[17:45:29][  32224| 31944] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
<- Timeout
[17:45:30][  31728| 30552] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:45:30][  31728| 30552] printToDebug( 103): LS: ReadAck   026 34 00             DHWTemp  52.00
[17:45:31][  31512| 31232] printToDebug( 101): LM: ReadData  128 00 00
[17:45:31][  31512| 31232] printToDebug( 103): LS: ReadAck   128 21 26
Not caputed READ_ACK for 128
[17:45:32][  31512| 31232] printToDebug( 101): LM: ReadData  128 00 00
[17:45:32][  31008| 30728] printToDebug( 103): LS: ReadAck   128 21 29
Not caputed READ_ACK for 128
[17:45:33][  31024| 30256] printToDebug( 101): LM: ReadData  003 00 00
[17:45:33][  31024| 30256] printToDebug( 103): LS: ReadAck   003 01 02
Not caputed READ_ACK for 3
[17:45:34][  31008| 30728] printToDebug( 101): LM: ReadData  006 00 00
[17:45:34][  31008| 30728] printToDebug( 103): LS: ReadAck   006 03 00
Not caputed READ_ACK for 6
[17:45:35][  31008| 30728] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:45:35][  31008| 30728] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:45:36][  31024| 30256] printToDebug( 101): LM: ReadData  005 00 00
[17:45:36][  31024| 30256] printToDebug( 103): LS: ReadAck   005 00 ff
[17:45:37][  31008| 30728] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: change disabled
[17:45:37][  31008| 30728] printToDebug( 103): LS: WriteAck  001 00 00                Tset   0.00
[17:45:38][  31008| 30728] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:45:38][  31008| 30728] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:45:39][  31024| 30256] printToDebug( 101): LM: ReadData  015 00 00
[17:45:39][  31024| 30256] printToDebug( 103): LS: Unknw.Id  015 00 00
[17:45:40][  31008| 30240] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: change disabled
[17:45:40][  31008| 30240] printToDebug( 103): LS: WriteAck  016 10 80               Trset  16.50
[17:45:41][  31008| 30240] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:45:41][  31008| 30240] printToDebug( 103): LS: ReadAck   017 05 00              RelMod   5.00
[17:45:42][  31024| 30728] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
<- Timeout
[17:45:43][  29336| 28944] processAPI  (  28): from[192.168.2.108] URI[/api/v0/status] method[PUT] 
[17:45:43][  30776| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:45:43][  30776| 28792] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:45:44][  30776| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:45:44][  30776| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:45:45][  30792| 28792] printToDebug( 101): LM: WriteData 024 15 99                  Tr  21.60
Override check 0
Override check 1
Override check 2
Override found: change disabled
[17:45:45][  31088| 28792] printToDebug( 103): LS: WriteAck  024 15 99                  Tr  21.60
[17:45:46][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:45:46][  30776| 28792] printToDebug( 103): LS: ReadAck   025 34 00             Tboiler  52.00
[17:45:47][  30776| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
<- Timeout
[17:45:48][  30792| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:45:48][  30792| 28792] printToDebug( 103): LS: ReadAck   026 34 00             DHWTemp  52.00
[17:45:49][  30368| 27896] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:45:49][  30856| 28792] printToDebug( 103): LS: ReadAck   028 29 00                Tret  41.00
[17:45:50][  30240| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:45:50][  30640| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:45:51][  31056| 28792] printToDebug( 101): LM: ReadData  057 00 00
[17:45:51][  31056| 28792] printToDebug( 103): LS: ReadAck   057 28 00
Not caputed READ_ACK for 57
[17:45:52][  30776| 28792] printToDebug( 101): LM: WriteData 002 00 30
Override check 0
Override check 1
Override check 2
[17:45:52][  30776| 28792] printToDebug( 103): LS: WriteAck  002 00 30
[17:45:53][  30056| 27584] printToDebug( 101): LM: ReadData  151 ef fe
[17:45:53][  31032| 28792] printToDebug( 103): LS: ReadAck   151 04 e2
Not caputed READ_ACK for 151
[17:45:54][  31072| 28792] printToDebug( 101): LM: ReadData  048 00 00
[17:45:54][  30736| 28792] printToDebug( 103): LS: ReadAck   048 4b 14
[17:45:55][  30776| 28792] printToDebug( 101): LM: ReadData  049 00 00
[17:45:55][  30776| 28792] printToDebug( 103): LS: ReadAck   049 28 00
[17:45:56][  30776| 28792] printToDebug( 101): LM: ReadData  027 1e 00            Toutside  30.00
[17:45:56][  30776| 28792] printToDebug( 103): LS: ReadAck   027 1e 00            Toutside  30.00
[17:45:57][  30792| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:45:58][  30056| 28144] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:45:58][  29456| 28144] processAPI  (  28): from[192.168.2.108] URI[/api/v0/override/1/40] method[PUT] 
[17:45:58][  29416| 28144] overrideAPI ( 377): Entering overrideAPI
[17:45:58][  29416| 28144] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/override/1/40] method[PUT] 
[17:45:58][  29456| 27496] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:45:58][  30800| 28792] processAPI  (  28): from[192.168.2.108] URI[/api/v0/override/16/22] method[PUT] 
[17:45:58][  29416| 28792] overrideAPI ( 377): Entering overrideAPI
[17:45:58][  29416| 28792] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/override/16/22] method[PUT] 
[17:45:58][  30800| 28792] processAPI  (  28): from[192.168.2.108] URI[/api/v0/override/24/17] method[PUT] 
[17:45:58][  29416| 28792] overrideAPI ( 377): Entering overrideAPI
[17:45:58][  29416| 28792] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/override/24/17] method[PUT] 
[17:45:59][  31048| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:45:59][  29704| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:45:59][  31048| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:00][  31120| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:00][  31120| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:01][  31144| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:01][  29704| 28792] printToDebug( 103): LS: ReadAck   025 2e 00             Tboiler  46.00
[17:46:02][  31080| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:02][  31080| 28792] printToDebug( 103): LS: ReadAck   028 2d 00                Tret  45.00
[17:46:03][  30776| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:46:03][  30776| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:46:04][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:04][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:05][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:05][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:05][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:06][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:06][  30104| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:06][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:07][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:07][  30760| 28792] printToDebug( 103): LS: ReadAck   025 2f 00             Tboiler  47.00
[17:46:08][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:08][  30760| 28792] printToDebug( 103): LS: ReadAck   028 31 00                Tret  49.00
[17:46:09][  30776| 28792] printToDebug( 101): LM: WriteData 002 00 30
Override check 0
Override check 1
Override check 2
[17:46:09][  30776| 28792] printToDebug( 103): LS: WriteAck  002 00 30
[17:46:10][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:10][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:11][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:11][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:11][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:11][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:12][  30776| 27848] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:12][  29432| 27848] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:13][  29416| 28304] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:13][  29416| 28304] printToDebug( 103): LS: ReadAck   025 33 00             Tboiler  51.00
[17:46:14][  30760| 28304] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:14][  30760| 28304] printToDebug( 103): LS: ReadAck   028 30 00                Tret  48.00
[17:46:15][  30776| 28792] printToDebug( 101): LM: ReadData  027 1e 00            Toutside  30.00
[17:46:15][  30776| 28792] printToDebug( 103): LS: ReadAck   027 1e 00            Toutside  30.00
[17:46:16][  30760| 28792] printToDebug( 101): LM: ReadData  057 00 00
[17:46:16][  30760| 28792] printToDebug( 103): LS: ReadAck   057 28 00
Not caputed READ_ACK for 57
[17:46:16][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:17][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:17][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:18][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:18][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:18][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:19][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:19][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:20][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:20][  30760| 28792] printToDebug( 103): LS: ReadAck   025 34 00             Tboiler  52.00
[17:46:21][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:21][  30776| 28792] printToDebug( 103): LS: ReadAck   028 2f 00                Tret  47.00
[17:46:22][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:22][  30760| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:46:22][  30088| 28144] printToDebug( 103): LS: ReadAck   005 00 ff
[17:46:23][  29416| 28144] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:23][  29416| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:24][  31040| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:24][  29696| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:24][  31040| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:25][  31016| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:25][  31016| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:26][  31016| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:26][  30800| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:46:27][  30776| 28320] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:27][  30776| 28320] printToDebug( 103): LS: ReadAck   025 34 00             Tboiler  52.00
[17:46:28][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:28][  31048| 28792] printToDebug( 103): LS: ReadAck   028 2f 00                Tret  47.00
[17:46:29][  31048| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:29][  31048| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:30][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:30][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:30][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:31][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:31][  31120| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:31][  30736| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:32][  30312| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:32][  29704| 28792] printToDebug( 103): LS: ReadAck   025 34 00             Tboiler  52.00
[17:46:33][  29800| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:33][  29800| 28792] printToDebug( 103): LS: ReadAck   028 31 00                Tret  49.00
[17:46:34][  29664| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:46:34][  29024| 28144] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:46:35][  31040| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:35][  31040| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:36][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:36][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:36][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:36][  29728| 27520] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:37][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:37][  30088| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:38][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:38][  31040| 28792] printToDebug( 103): LS: ReadAck   025 34 00             Tboiler  52.00
[17:46:39][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:39][  30776| 28792] printToDebug( 103): LS: ReadAck   028 32 00                Tret  50.00
[17:46:40][  30760| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:40][  29416| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:46:40][  30760| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:46:41][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:41][  31048| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:41][  30824| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:42][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:42][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:42][  30952| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:43][  30552| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:43][  31048| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:44][  29976| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:44][  31048| 28792] printToDebug( 103): LS: ReadAck   025 35 00             Tboiler  53.00
[17:46:45][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:45][  30776| 28792] printToDebug( 103): LS: ReadAck   028 32 00                Tret  50.00
[17:46:46][  30760| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:46:46][  29240| 26808] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:46:46][  30648| 28440] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:47][  30896| 28440] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:47][  30896| 28440] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:48][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:48][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:48][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:49][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:49][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:50][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:50][  30760| 28792] printToDebug( 103): LS: ReadAck   025 36 00             Tboiler  54.00
[17:46:50][  30512| 28792] processAPI  (  28): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
[17:46:50][  29128| 28144] overrideAPI ( 377): Entering overrideAPI
[17:46:50][  29128| 28144] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
Boiler API called!
[17:46:51][  30776| 28320] printToDebug( 103): LS: WriteAck  002 00 30
[17:46:51][  29432| 28320] printToDebug( 101): LM: WriteAck  002 00 30
Hijacked message, returning ACK
[17:46:51][  30528| 28320] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:52][  30760| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:46:52][  30760| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:46:53][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:53][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:46:54][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:54][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:46:54][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:46:55][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:46:55][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:46:56][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:46:56][  30760| 28792] printToDebug( 103): LS: ReadAck   025 37 00             Tboiler  55.00
[17:46:56][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:46:57][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:46:57][  30776| 28792] printToDebug( 103): LS: ReadAck   028 32 00                Tret  50.00
[17:46:58][  30760| 28792] printToDebug( 101): LM: WriteData 024 15 80                  Tr  21.50
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:46:58][  29416| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:46:58][  30760| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:46:59][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:46:59][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:00][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:00][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:00][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:01][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:01][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:01][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:02][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:02][  30760| 28792] printToDebug( 103): LS: ReadAck   025 37 00             Tboiler  55.00
[17:47:03][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:03][  30776| 28792] printToDebug( 103): LS: ReadAck   028 33 00                Tret  51.00
[17:47:04][  30760| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
<- Timeout
[17:47:05][  30760| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:47:05][  30760| 28792] printToDebug( 103): LS: ReadAck   026 34 00             DHWTemp  52.00
[17:47:06][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:06][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:06][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:07][  30808| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:07][  29464| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:07][  30808| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:08][  30808| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:08][  30808| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:09][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:47:10][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:47:11][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:11][  30760| 28792] printToDebug( 103): LS: ReadAck   025 37 00             Tboiler  55.00
[17:47:11][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:12][  30776| 27672] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:12][  30776| 27672] printToDebug( 103): LS: ReadAck   028 34 00                Tret  52.00
[17:47:12][  30528| 27672] processAPI  (  28): from[192.168.2.108] URI[/api/v0/boiler/on] method[PUT] 
[17:47:12][  29144| 27672] overrideAPI ( 377): Entering overrideAPI
[17:47:12][  29144| 27672] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/boiler/on] method[PUT] 
Boiler API called!
[17:47:12][  30776| 27672] printToDebug( 103): LS: WriteAck  002 01 30
[17:47:12][  29432| 27672] printToDebug( 101): LM: WriteAck  002 01 30
Hijacked message, returning ACK
[17:47:13][  30760| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:47:13][  30760| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:47:14][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:14][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:15][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:15][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:15][  30528| 28792] processAPI  (  28): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
[17:47:15][  29144| 28144] overrideAPI ( 377): Entering overrideAPI
[17:47:15][  29144| 28144] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
Boiler API called!
[17:47:15][  30776| 28792] printToDebug( 103): LS: WriteAck  002 00 30
[17:47:15][  29432| 28144] printToDebug( 101): LM: WriteAck  002 00 30
Hijacked message, returning ACK
[17:47:16][  30808| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:16][  29464| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:16][  30808| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:16][  30560| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:17][  30808| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:17][  30808| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:18][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:18][  30776| 28792] printToDebug( 103): LS: ReadAck   025 38 00             Tboiler  56.00
[17:47:19][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:19][  30760| 28792] printToDebug( 103): LS: ReadAck   028 34 00                Tret  52.00
[17:47:20][  30760| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:47:21][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:21][  30640| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:47:22][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:22][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:23][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:23][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:23][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:24][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:24][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:25][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:25][  30760| 28792] printToDebug( 103): LS: ReadAck   025 38 00             Tboiler  56.00
[17:47:26][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:26][  30760| 28792] printToDebug( 103): LS: ReadAck   028 34 00                Tret  52.00
[17:47:26][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:27][  30776| 28792] printToDebug( 101): LM: ReadData  027 1e 00            Toutside  30.00
[17:47:27][  30776| 28792] printToDebug( 103): LS: ReadAck   027 1e 00            Toutside  30.00
[17:47:28][  30760| 28792] printToDebug( 101): LM: ReadData  151 ef fe
<- Timeout
[17:47:29][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:29][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:30][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:30][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:30][  30104| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:31][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:31][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:31][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:32][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:32][  30760| 28792] printToDebug( 103): LS: ReadAck   025 38 00             Tboiler  56.00
[17:47:33][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:33][  30776| 28792] printToDebug( 103): LS: ReadAck   028 34 00                Tret  52.00
[17:47:34][  30760| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:47:34][  30760| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:47:35][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:35][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:36][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:36][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:36][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:36][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:37][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:37][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:38][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:38][  30760| 28792] printToDebug( 103): LS: ReadAck   025 39 00             Tboiler  57.00
[17:47:39][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:39][  30776| 28792] printToDebug( 103): LS: ReadAck   028 35 00                Tret  53.00
[17:47:40][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:47:41][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:41][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:41][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:42][  31136| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:42][  29792| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:42][  31136| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:43][  31048| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:43][  29416| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:44][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:44][  30760| 28792] printToDebug( 103): LS: ReadAck   025 39 00             Tboiler  57.00
[17:47:45][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:47:46][  29432| 28144] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:46][  30104| 28144] printToDebug( 103): LS: ReadAck   028 35 00                Tret  53.00
[17:47:46][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:47][  31072| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:47:47][  31072| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:47:48][  30888| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:48][  30888| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:49][  30888| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:49][  29544| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:49][  29432| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:50][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:50][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:51][  30888| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:51][  30888| 28792] printToDebug( 103): LS: ReadAck   025 39 00             Tboiler  57.00
[17:47:51][  30640| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:52][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:52][  30760| 28792] printToDebug( 103): LS: ReadAck   028 35 00                Tret  53.00
[17:47:53][  30760| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:53][  29416| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:47:53][  30760| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:47:54][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:47:54][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:47:55][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:47:55][  29432| 28320] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:47:55][  30760| 27856] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:47:56][  30760| 27856] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:47:56][  30760| 27856] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:47:56][  30512| 27856] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:47:57][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:47:58][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:47:58][  30760| 28792] printToDebug( 103): LS: ReadAck   025 39 00             Tboiler  57.00
[17:47:59][  30952| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:47:59][  30952| 28792] printToDebug( 103): LS: ReadAck   028 35 00                Tret  53.00
[17:48:00][  31040| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:48:00][  30672| 28792] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:48:01][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:01][  31040| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:01][  30792| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:02][  31040| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:02][  29696| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:02][  30952| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:03][  30160| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:03][  30744| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:04][  30800| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:04][  31048| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:05][  30968| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:05][  31064| 28792] printToDebug( 103): LS: ReadAck   028 35 00                Tret  53.00
[17:48:06][  30264| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:48:06][  30880| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:48:06][  30784| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:07][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:07][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:08][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:08][  29216| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:08][  31048| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:09][  30912| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:09][  31056| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:10][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:10][  31048| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:11][  31048| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:11][  31048| 28792] printToDebug( 103): LS: ReadAck   028 36 00                Tret  54.00
[17:48:11][  30800| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:12][  30776| 28792] printToDebug( 101): LM: WriteData 024 15 80                  Tr  21.50
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:12][  29432| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:48:12][  30776| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:48:13][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:13][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:14][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:14][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:14][  31040| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:15][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:15][  31080| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:16][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:16][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:16][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:17][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:17][  30760| 28792] printToDebug( 103): LS: ReadAck   028 36 00                Tret  54.00
[17:48:18][  30776| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:48:18][  30776| 28792] printToDebug( 103): LS: ReadAck   026 33 00             DHWTemp  51.00
[17:48:19][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:19][  30088| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:20][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:20][  29416| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:20][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:21][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:21][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:21][  30704| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:22][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:22][  30552| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:23][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:23][  31048| 28792] printToDebug( 103): LS: ReadAck   028 36 00                Tret  54.00
[17:48:24][  31040| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:48:24][  31040| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:48:25][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:25][  30088| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:26][  30016| 27560] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:26][  28672| 27560] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:26][  30016| 27560] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:26][  29768| 27560] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:27][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:27][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:28][  30800| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:48:29][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:29][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:30][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:30][  30776| 28792] printToDebug( 103): LS: ReadAck   028 36 00                Tret  54.00
[17:48:31][  30760| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:48:31][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:32][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:32][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:33][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:33][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:33][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:34][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:34][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:35][  31040| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:35][  31040| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:36][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:36][  30776| 28792] printToDebug( 103): LS: ReadAck   028 36 00                Tret  54.00
[17:48:36][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:37][  30800| 28792] printToDebug( 101): LM: ReadData  027 1e 00            Toutside  30.00
[17:48:37][  30760| 28304] printToDebug( 103): LS: ReadAck   027 1d 00            Toutside  29.00
[17:48:38][  30760| 28304] printToDebug( 101): LM: ReadData  048 00 00
[17:48:38][  30760| 28304] printToDebug( 103): LS: ReadAck   048 4b 14
[17:48:39][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:39][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:40][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:40][  29416| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:40][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:41][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:41][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:41][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:42][  31136| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:42][  31120| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:43][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:43][  30760| 28792] printToDebug( 103): LS: ReadAck   028 36 00                Tret  54.00
[17:48:44][  30760| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:48:44][  30760| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:48:45][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:48:46][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:46][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:46][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:47][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:47][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:47][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:48][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:48][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:49][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:49][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3a 00             Tboiler  58.00
[17:48:50][  31048| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:48:51][  30776| 27672] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:51][  30776| 27672] printToDebug( 103): LS: ReadAck   028 36 00                Tret  54.00
[17:48:51][  30528| 27672] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:52][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:52][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:53][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:53][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:53][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:48:54][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:48:54][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:48:55][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:48:55][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3b 00             Tboiler  59.00
[17:48:56][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:48:56][  30760| 28792] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:48:57][  30560| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:48:57][  30776| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:48:57][  30776| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:48:58][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:48:58][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:48:59][  31120| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:48:59][  29776| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:48:59][  31120| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:00][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:00][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:01][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:01][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3b 00             Tboiler  59.00
[17:49:01][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:02][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:02][  30760| 28792] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:03][  30776| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:03][  29432| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:49:03][  30776| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:49:04][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:04][  30088| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:05][  30992| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:05][  29648| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:05][  30992| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:06][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:06][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:07][  30712| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:07][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:49:08][  30760| 27656] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:08][  30760| 27656] printToDebug( 103): LS: ReadAck   025 3b 00             Tboiler  59.00
[17:49:09][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:09][  30776| 28792] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:10][  30800| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:49:10][  30760| 28304] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:49:11][  30760| 28304] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:11][  30760| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:11][  30512| 28304] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:12][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:12][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:12][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:13][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:13][  29416| 27656] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:14][  30760| 27656] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:14][  30968| 28792] printToDebug( 103): LS: ReadAck   025 3b 00             Tboiler  59.00
[17:49:15][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:15][  30776| 28792] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:16][  30776| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:49:16][  30760| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:49:16][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:17][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:17][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:18][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:18][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:18][  29432| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:19][  29456| 28144] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:19][  29416| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:20][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:20][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3b 00             Tboiler  59.00
[17:49:21][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:21][  30720| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:49:22][  30968| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:22][  30760| 28792] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:23][  30760| 28792] printToDebug( 101): LM: WriteData 024 15 66                  Tr  21.40
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:23][  29416| 28792] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:49:23][  30760| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:49:24][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:24][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:25][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:25][  29432| 27672] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:25][  30088| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:26][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:26][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:26][  29840| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:27][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:27][  30776| 28792] printToDebug( 103): LS: ReadAck   025 3b 00             Tboiler  59.00
[17:49:28][  30800| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:49:29][  30760| 28304] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:29][  30760| 28304] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:30][  30776| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:49:30][  30776| 28792] printToDebug( 103): LS: ReadAck   026 33 00             DHWTemp  51.00
[17:49:31][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:31][  29840| 28144] processAPI  (  28): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
[17:49:31][  29128| 28144] overrideAPI ( 377): Entering overrideAPI
[17:49:31][  29128| 28144] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
Boiler API called!
[17:49:31][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:49:32][  30088| 28144] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:32][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:33][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:33][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:33][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:34][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:34][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:35][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:35][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:49:36][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:36][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:49:37][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:37][  30760| 28304] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:38][  30760| 28304] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:49:38][  30760| 28304] printToDebug( 103): LS: WriteAck  056 3c 00
[17:49:39][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:39][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:40][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:40][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:40][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:41][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:41][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:41][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:42][  31136| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:42][  31120| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:49:43][  31120| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:43][  30760| 28792] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:44][  30760| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:49:45][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:45][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:46][  30984| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:46][  29432| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:46][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:46][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:47][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:47][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:48][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:48][  30776| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:49:49][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:49][  30760| 28792] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:50][  30760| 28792] printToDebug( 101): LM: ReadData  027 1d 00            Toutside  29.00
<- Timeout
[17:49:51][  30776| 27672] printToDebug( 101): LM: ReadData  027 1d 00            Toutside  29.00
[17:49:51][  30776| 27672] printToDebug( 103): LS: ReadAck   027 1d 00            Toutside  29.00
[17:49:51][  30528| 27672] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:49:52][  30776| 27672] printToDebug( 101): LM: ReadData  049 00 00
[17:49:52][  30760| 28792] printToDebug( 103): LS: ReadAck   049 28 00
[17:49:53][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:49:53][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:49:54][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:49:54][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:49:54][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:49:55][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:49:55][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:49:56][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:56][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:49:57][  29432| 28144] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:49:57][  30776| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:49:58][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:49:58][  29416| 28304] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:49:59][  31048| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:49:59][  31048| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:50:00][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:00][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:01][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:01][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:01][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:01][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:02][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:02][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:03][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:03][  30776| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:50:04][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:04][  30088| 28144] printToDebug( 103): LS: ReadAck   028 37 00                Tret  55.00
[17:50:05][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:05][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:06][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:06][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:06][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:06][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:07][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:07][  30088| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:08][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:08][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:50:09][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:09][  30776| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:10][  30776| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:50:10][  30128| 28144] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:50:11][  31064| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:11][  30952| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:11][  30736| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:12][  30800| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:12][  29432| 28320] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:12][  31032| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:13][  31032| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:13][  30088| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:14][  30472| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:14][  31048| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:50:15][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:15][  31040| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:16][  30344| 27888] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:16][  29000| 27888] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:50:16][  31048| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:50:16][  30480| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:17][  30728| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:17][  31048| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:18][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:18][  29432| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:18][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:19][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:19][  29416| 28304] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:20][  30976| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:20][  30976| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:50:21][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:50:22][  30808| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:22][  30088| 27360] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:22][  30208| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:23][  30456| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:50:23][  31056| 28792] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:50:24][  30800| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:24][  31056| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:25][  29400| 27616] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:25][  29424| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:25][  29416| 28304] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:26][  31048| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:26][  31064| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:27][  30552| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:27][  31040| 28792] printToDebug( 103): LS: ReadAck   025 3c 00             Tboiler  60.00
[17:50:27][  30568| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:28][  30104| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:28][  30088| 27496] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:29][  31096| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:50:29][  30560| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:50:30][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:30][  30776| 27672] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:31][  29952| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:31][  28608| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:31][  30088| 27496] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:32][  31032| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:32][  31048| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:33][  30800| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:33][  30776| 28320] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:50:34][  30528| 28320] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:34][  30776| 28320] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:34][  30760| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:35][  31032| 28792] printToDebug( 101): LM: WriteData 024 15 4c                  Tr  21.30
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:35][  29688| 28792] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:50:35][  31032| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:50:36][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:36][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:37][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:37][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:37][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:38][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:38][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:38][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:39][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:39][  30776| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:50:40][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:40][  30800| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:41][  30760| 28304] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:50:41][  30760| 28304] printToDebug( 103): LS: ReadAck   026 34 00             DHWTemp  52.00
[17:50:42][  30760| 28304] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:42][  31136| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:43][  31136| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:43][  29792| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:43][  30088| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:43][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:44][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:44][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:45][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:50:46][  30776| 28320] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:46][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:50:47][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:47][  30760| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:48][  30776| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:50:48][  30528| 28320] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:48][  27840| 27024] printToDebug( 103): LS: WriteAck  056 3c 00
[17:50:49][  30960| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:49][  30760| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:50][  30760| 28304] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:50][  29416| 28304] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:50][  30760| 28304] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:51][  30760| 28304] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:51][  30776| 28320] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:52][  30808| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:52][  30800| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:50:53][  30808| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:50:53][  30560| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:50:53][  29888| 27496] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:50:54][  30752| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:50:55][  30776| 27848] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:50:55][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:50:56][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:50:56][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:50:56][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:50:57][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:50:57][  31016| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:50:58][  30952| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:58][  30120| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:50:59][  31056| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:50:59][  31048| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:00][  30752| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:00][  31056| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:51:01][  31056| 28792] printToDebug( 101): LM: ReadData  027 1d 00            Toutside  29.00
[17:51:01][  31040| 28792] printToDebug( 103): LS: ReadAck   027 1d 00            Toutside  29.00
[17:51:02][  30184| 27728] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:51:03][  30752| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:03][  30616| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:03][  30032| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:04][  31064| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:04][  29720| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:04][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:05][  30848| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:05][  30848| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:06][  30800| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:06][  30560| 28104] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:07][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:07][  30800| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:51:08][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:08][  31048| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:51:09][  30752| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:51:09][  30776| 27672] printToDebug( 103): LS: ReadAck   005 00 ff
[17:51:10][  31032| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:10][  29432| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:11][  31040| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:11][  29696| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:11][  31040| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:12][  31040| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:12][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:13][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:13][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:14][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:14][  29304| 28144] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:14][  29416| 28144] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:51:15][  29432| 27672] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:15][  30776| 27672] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:16][  30776| 27672] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:16][  29432| 27672] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:16][  30800| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:17][  30760| 28304] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:17][  30760| 28304] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:18][  30504| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:18][  27816| 26848] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:18][  30776| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:19][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:19][  30776| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:51:20][  30760| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:51:20][  30760| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:51:21][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:21][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:22][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:22][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:22][  30128| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:23][  30808| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:23][  30808| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:23][  29888| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:24][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:24][  30880| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:25][  30880| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:25][  30760| 28792] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:51:26][  30760| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:26][  29416| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:51:26][  30760| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:51:27][  30752| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:27][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:28][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:28][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:28][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:28][  29840| 27856] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:29][  31120| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:29][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:30][  31064| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:30][  30816| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:31][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:51:32][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:32][  30560| 28104] printToDebug( 103): LS: ReadAck   028 38 00                Tret  56.00
[17:51:33][  30752| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:51:33][  30776| 27672] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:51:33][  29856| 27672] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:34][  30776| 27672] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:34][  30088| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:35][  31032| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:35][  29688| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:35][  30560| 28104] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:36][  30800| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:36][  31120| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:37][  31048| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:37][  30776| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:38][  30800| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:38][  31048| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:51:39][  31048| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:39][  30776| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:51:40][  31048| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:51:40][  31048| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:51:41][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:41][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:42][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:42][  29792| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:42][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:43][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:43][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:44][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:44][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:44][  31120| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:45][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:51:46][  30848| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:46][  30760| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:51:47][  31040| 28792] printToDebug( 101): LM: WriteData 024 15 4c                  Tr  21.30
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:47][  29696| 28792] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:51:47][  30848| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:51:48][  30712| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:48][  29456| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:48][  29640| 26808] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:49][  31040| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:49][  29696| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:49][  31040| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:50][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:50][  31048| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:51][  31016| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:51:52][  29432| 27648] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:52][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3d 00             Tboiler  61.00
[17:51:53][  30944| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:51:53][  30672| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:53][  28656| 27496] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:51:54][  30664| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:51:54][  30776| 27672] printToDebug( 103): LS: ReadAck   026 34 00             DHWTemp  52.00
[17:51:55][  30808| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:51:56][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:51:56][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:51:57][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:51:57][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:51:57][  30776| 27672] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:51:58][  30776| 27672] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:51:58][  30776| 27672] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:51:58][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:51:59][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:51:59][  30760| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:00][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:00][  31120| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:01][  31120| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:52:01][  30776| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:52:02][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:02][  30816| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:03][  30752| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:03][  29456| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:03][  30512| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:03][  29256| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:04][  30848| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:04][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:05][  31000| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:05][  30952| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:06][  30768| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:06][  31040| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:07][  31040| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:52:07][  30800| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:08][  31048| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:08][  31048| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:09][  31048| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:09][  29704| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:09][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:10][  31048| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:10][  31048| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:11][  31048| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:11][  31048| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:12][  31048| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:52:13][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:13][  30776| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:14][  30400| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:14][  27824| 26848] printToDebug( 101): LM: ReadData  027 1d 00            Toutside  29.00
[17:52:14][  27824| 26848] printToDebug( 103): LS: ReadAck   027 1d 00            Toutside  29.00
[17:52:15][  27904| 26440] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:15][  27936| 26848] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:16][  29528| 26848] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:16][  28184| 26848] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:16][  29312| 26848] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:17][  28832| 26848] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:17][  28168| 26848] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:18][  28168| 26848] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:18][  28160| 26848] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:19][  28960| 26096] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:19][  28960| 26096] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:20][  29512| 26848] printToDebug( 101): LM: ReadData  005 00 00
[17:52:20][  29512| 26848] printToDebug( 103): LS: ReadAck   005 00 ff
[17:52:21][  29496| 26848] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:21][  29240| 26848] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:21][  30336| 28320] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:22][  30224| 28128] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:22][  30840| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:22][  29496| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:22][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:23][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:23][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:24][  30840| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:24][  30584| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:25][  30616| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:25][  30616| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:26][  30616| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:26][  30848| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:26][  30600| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:27][  30848| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:27][  29504| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:27][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:28][  29736| 27472] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:28][  29736| 27472] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:29][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:29][  30568| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:30][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:52:31][  30768| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:52:32][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:32][  30928| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:33][  30680| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:33][  27992| 27496] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:52:33][  29256| 26616] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:52:34][  28608| 27496] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:34][  27776| 26480] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:35][  29848| 27496] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:35][  28504| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:35][  29656| 27496] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:36][  30664| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:36][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:37][  30656| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:37][  30656| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:38][  30416| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:38][  30664| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:52:39][  30648| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:39][  30176| 28104] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:40][  30648| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:40][  29304| 28792] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:52:40][  30648| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:52:41][  30656| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:41][  30656| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:42][  30656| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:42][  29392| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:42][  30392| 27400] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:43][  30392| 27400] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:43][  30392| 27400] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:43][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:44][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:44][  30376| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:45][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:45][  30392| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:46][  30392| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:52:46][  30392| 28792] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:52:47][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:47][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:48][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:48][  29032| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:48][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:48][  27552| 26848] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:49][  30680| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:49][  30680| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:50][  30464| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:52:51][  30464| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:51][  30176| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:52][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:52][  30656| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:52:53][  30376| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:52:53][  30416| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:52:53][  29072| 27328] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:52:54][  30648| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:52:54][  30392| 27400] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:52:55][  30648| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:52:55][  29304| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:52:55][  30648| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:52:56][  30424| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:52:56][  30664| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:52:57][  30424| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:57][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:52:58][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:52:58][  30392| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:52:59][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:52:59][  30376| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:53:00][  30376| 28792] printToDebug( 101): LM: WriteData 024 15 33                  Tr  21.20
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:00][  29032| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:53:00][  30392| 28320] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:53:01][  30392| 28320] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:01][  30392| 28320] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:02][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:02][  29032| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:02][  30376| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:03][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:03][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:04][  30432| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:04][  30680| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:04][  30464| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:53:05][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:05][  30464| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:53:06][  30464| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:53:06][  30640| 28792] printToDebug( 103): LS: ReadAck   026 34 00             DHWTemp  52.00
[17:53:07][  30656| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:07][  30656| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:08][  30376| 27856] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:08][  29032| 27856] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:08][  30128| 27856] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:08][  30664| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:09][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:09][  30168| 28096] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:10][  30656| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:10][  30648| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:53:11][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:11][  30656| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:53:12][  30664| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:53:12][  30392| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:53:12][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:13][  29632| 27560] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:13][  29632| 27560] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:14][  30376| 27856] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:14][  29032| 27856] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:14][  30376| 27856] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:15][  30664| 28792] printToDebug( 101): LM: ReadData  151 ef fe
<- Timeout
[17:53:16][  30392| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:16][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:17][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:17][  30376| 28792] printToDebug( 103): LS: ReadAck   025 3e 00             Tboiler  62.00
[17:53:18][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:19][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:53:19][  30392| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:53:20][  30008| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:20][  30336| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:53:21][  30656| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:53:22][  30464| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:22][  30048| 27976] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:23][  30232| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:23][  30480| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:23][  29136| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:23][  30480| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:24][  30480| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:24][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:25][  30648| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:25][  30176| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:53:26][  30648| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:26][  30664| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:53:27][  30736| 28792] printToDebug( 101): LM: ReadData  027 1d 00            Toutside  29.00
<- Timeout
[17:53:28][  30424| 28792] printToDebug( 101): LM: ReadData  027 1d 00            Toutside  29.00
[17:53:28][  30424| 28792] printToDebug( 103): LS: ReadAck   027 1d 00            Toutside  29.00
[17:53:28][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:29][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:29][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:30][  30736| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:30][  29392| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:30][  30392| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:31][  30392| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:31][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:32][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:32][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:53:33][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:53:34][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:34][  30392| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:53:35][  30680| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:35][  30432| 28792] printToDebug( 103): LS: ReadAck   028 39 00                Tret  57.00
[17:53:36][  30656| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:53:36][  30392| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:53:37][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:37][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:37][  29248| 27424] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:38][  30656| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:38][  29312| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:38][  30656| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:39][  30656| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:39][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:40][  30664| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:40][  30648| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:53:41][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:41][  30176| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:53:42][  30656| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:42][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:53:43][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:43][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:44][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:44][  29032| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:44][  30376| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:45][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:45][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:46][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:46][  30392| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:53:47][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:47][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:53:47][  29456| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:48][  30376| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:53:48][  30392| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:53:49][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:49][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:50][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:50][  29032| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:50][  30488| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:51][  30680| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:51][  30464| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:53:52][  30656| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:53:53][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:53:53][  29544| 27472] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:53:54][  30408| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:54][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:53:54][  30392| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:53:55][  30392| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:55][  29048| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:53:55][  30664| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:53:56][  30648| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:53:57][  30648| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:53:57][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:53:58][  30320| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:53:58][  28648| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:53:58][  29064| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:53:58][  27720| 26848] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:53:59][  30424| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:53:59][  30424| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:00][  30424| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:54:01][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:01][  30392| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:02][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:54:03][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:03][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:03][  28800| 26848] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:04][  30392| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:54:04][  30392| 28792] printToDebug( 103): LS: ReadAck   018 01 b2             CH-pres   1.70
[17:54:05][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:05][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:06][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:06][  29032| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:06][  30392| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:07][  30680| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:07][  30680| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:08][  29848| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:08][  28144| 26472] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:08][  29544| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:09][  30216| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:09][  30144| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:10][  30408| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:54:10][  30408| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:54:11][  30128| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:11][  30128| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:12][  30416| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:12][  29072| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:12][  30144| 28320] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:13][  30328| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:13][  30400| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:13][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:14][  28280| 26200] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:14][  27720| 26200] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:15][  29256| 26200] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:15][  28992| 26200] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:16][  29048| 26200] printToDebug( 101): LM: WriteData 024 15 19                  Tr  21.10
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:16][  27704| 26200] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:54:16][  30392| 28320] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:54:17][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:17][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:17][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:18][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:18][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:18][  30392| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:19][  30392| 27672] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:19][  30392| 27672] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:20][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:20][  30376| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:21][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:54:22][  30680| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:22][  30680| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:22][  30128| 28304] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:23][  30656| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:54:23][  30464| 28792] printToDebug( 103): LS: ReadAck   026 35 00             DHWTemp  53.00
[17:54:24][  30464| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:54:25][  30656| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:25][  30656| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:26][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:26][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:26][  30664| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:27][  30664| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:27][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:28][  30176| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:28][  30648| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:28][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:29][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:29][  30656| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:30][  30424| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:54:30][  30416| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:54:31][  30392| 27200] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:31][  30392| 27200] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:32][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:32][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:32][  30768| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:32][  29848| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:33][  30768| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:33][  30392| 28320] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:34][  30392| 28320] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:34][  30392| 28320] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:35][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:35][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:36][  30376| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:54:37][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:37][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:37][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:38][  30872| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:38][  29528| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:38][  30656| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:39][  30848| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:39][  30848| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:40][  30584| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:40][  30584| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:41][  30848| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:41][  30848| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:42][  30880| 28792] printToDebug( 101): LM: ReadData  027 1d 00            Toutside  29.00
[17:54:42][  30584| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[17:54:42][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:43][  30856| 28792] printToDebug( 101): LM: ReadData  128 00 00
[17:54:43][  30840| 28792] printToDebug( 103): LS: ReadAck   128 3f 3a
Not caputed READ_ACK for 128
[17:54:44][  30832| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:44][  30840| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:45][  30848| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:45][  29504| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:45][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:46][  30664| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:46][  30664| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:47][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:47][  30568| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:47][  29648| 27496] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:48][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:48][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:49][  30584| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:54:49][  30584| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:54:50][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:54:51][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:51][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:52][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:52][  29240| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:52][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:53][  30872| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:53][  30872| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:54][  30600| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:54][  30848| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:54][  30560| 28792] printToDebug( 103): LS: ReadAck   025 3f 00             Tboiler  63.00
[17:54:55][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:54:55][  30656| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:54:56][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:54:56][  30848| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:54:57][  30848| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:54:57][  29504| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:54:57][  30848| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:54:58][  30608| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:54:58][  29264| 26848] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:54:58][  30840| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:54:59][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:54:59][  30840| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:00][  30928| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:00][  30560| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:01][  30928| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:55:01][  30840| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:55:02][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:02][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:03][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:03][  29224| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:03][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:03][  30336| 27672] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:04][  30584| 27672] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:04][  30584| 27672] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:55:05][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:05][  30840| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:06][  30840| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:55:07][  30752| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:07][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:55:08][  27632| 26200] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:08][  27632| 26200] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:09][  28976| 26200] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:09][  27632| 26200] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:55:09][  28976| 26200] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:55:10][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:10][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:11][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:11][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:11][  30376| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:12][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:12][  30392| 28792] printToDebug( 103): LS: ReadAck   017 01 00              RelMod   1.00
[17:55:12][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:13][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:13][  30392| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:14][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:14][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:15][  30376| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:55:15][  30376| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[17:55:16][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:16][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:17][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:17][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:17][  30376| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:18][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:18][  30376| 28792] printToDebug( 103): LS: ReadAck   017 01 00              RelMod   1.00
[17:55:19][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:19][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:19][  30392| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:20][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:20][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:21][  30376| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:55:21][  30416| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:55:22][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:22][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:23][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:23][  29456| 26200] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:23][  28112| 26200] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:23][  30376| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:24][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:24][  30376| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:55:25][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:25][  30392| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:26][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:26][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:27][  30376| 28792] printToDebug( 101): LM: WriteData 024 15 19                  Tr  21.10
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:27][  29032| 27496] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:55:27][  30376| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:55:28][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:28][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:55:29][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:29][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:30][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:30][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:30][  30368| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:31][  30424| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:31][  30424| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:55:32][  30424| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:32][  30424| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:33][  30424| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:33][  30176| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:33][  29504| 26200] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:34][  30392| 27024] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:55:34][  30392| 27024] printToDebug( 103): LS: ReadAck   026 35 00             DHWTemp  53.00
[17:55:35][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:35][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:36][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:36][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:36][  30376| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:37][  30392| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:37][  30392| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:55:37][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:38][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:38][  30376| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:39][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:39][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:40][  30392| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:55:40][  30392| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:55:41][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:41][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:42][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:42][  29408| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:42][  30736| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:43][  30392| 28320] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:43][  30392| 28320] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:55:44][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:44][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:44][  30376| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:45][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:55:46][  30680| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:46][  30680| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:47][  30656| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:55:48][  30128| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:48][  28872| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:48][  30464| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:49][  30656| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:49][  29312| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:49][  30656| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:50][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:50][  30376| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:55:51][  30656| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:55:52][  30392| 28320] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:52][  30392| 28320] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:52][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:53][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:53][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:55:54][  30376| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[17:55:54][  30376| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[17:55:55][  30576| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:55:55][  30576| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:55:56][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:55:56][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:55:56][  30376| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:55:57][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:55:57][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:55:57][  30376| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:55:58][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:55:58][  30392| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:55:59][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:55:59][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:56:00][  30680| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:56:00][  30680| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:56:01][  30656| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:01][  30656| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:01][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:02][  30424| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:02][  29080| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:02][  30424| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:03][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:03][  30456| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:04][  30232| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:04][  30232| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:56:05][  30664| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:05][  30648| 28792] printToDebug( 103): LS: ReadAck   028 3a 00                Tret  58.00
[17:56:06][  30664| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:06][  30664| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:06][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:07][  30392| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:07][  28280| 26256] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:07][  29624| 26256] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:08][  30624| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:08][  30648| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:09][  30664| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:09][  30664| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:56:10][  30392| 28320] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:10][  30392| 28320] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:11][  30656| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:56:11][  30656| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:56:11][  30408| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:12][  30656| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:12][  30656| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:13][  30392| 27672] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:13][  29048| 27672] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:13][  30392| 27672] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:14][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:14][  30376| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:15][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:15][  30376| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:56:16][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:16][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:16][  30360| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:17][  30568| 26360] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:17][  29224| 26360] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:56:17][  30568| 26360] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:56:18][  30568| 26360] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:56:19][  30872| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:56:20][  30400| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:20][  30848| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:21][  30656| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:21][  29312| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:21][  30656| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:21][  30336| 27672] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:22][  30848| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:22][  30848| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:23][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:23][  30568| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:56:24][  30848| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:24][  30848| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:25][  30584| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:56:25][  29240| 27496] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[17:56:26][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:26][  30896| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:26][  30680| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:27][  30928| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:27][  29584| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:27][  30928| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:28][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:28][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:29][  30856| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:29][  30856| 28792] printToDebug( 103): LS: ReadAck   025 40 00             Tboiler  64.00
[17:56:30][  29968| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:30][  29968| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:31][  30848| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:56:31][  30848| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:56:31][  30480| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:32][  27912| 27328] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:32][  27960| 27328] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:33][  29168| 27032] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:33][  27936| 27328] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:33][  29280| 27328] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:34][  30424| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:34][  30440| 27720] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:35][  30464| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:56:36][  29600| 27528] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:36][  29600| 27528] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:56:36][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:37][  30392| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:37][  30392| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:38][  30664| 28792] printToDebug( 101): LM: WriteData 024 15 00                  Tr  21.00
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:38][  29320| 28792] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:56:38][  30656| 28584] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:56:39][  30656| 28584] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:39][  30656| 28584] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:40][  30064| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:40][  29392| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:40][  29392| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:41][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:41][  30376| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:41][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:42][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:42][  30752| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:56:43][  30392| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:43][  30688| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:44][  30376| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:56:44][  30376| 28792] printToDebug( 103): LS: ReadAck   026 36 00             DHWTemp  54.00
[17:56:45][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:56:46][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:46][  30392| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:46][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:47][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:47][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:47][  30680| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:48][  30656| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:48][  30656| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:49][  30464| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:49][  30464| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:56:50][  30656| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:50][  30656| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:51][  30664| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:56:51][  30664| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:56:51][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:52][  30656| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:52][  30656| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:56:53][  30376| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:56:53][  29032| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:56:53][  30688| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:56:54][  30688| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:56:54][  30472| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:56:55][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:56:56][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:56:56][  30376| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:56:56][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:56:57][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:56:57][  30472| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:56:58][  30392| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:56:59][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:56:59][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:00][  30680| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:00][  29336| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:00][  30680| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:01][  30656| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:01][  30656| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:01][  30408| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:02][  30464| 26928] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:02][  30464| 26928] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:03][  30176| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:03][  30176| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:03][  30144| 28792] processAPI  (  28): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
[17:57:03][  28760| 28144] overrideAPI ( 377): Entering overrideAPI
[17:57:04][  28760| 28144] overrideAPI ( 387): from[192.168.2.108] URI[/api/v0/boiler/off] method[PUT] 
Boiler API called!
[17:57:04][  30736| 28016] printToDebug( 103): LS: WriteAck  002 00 30
[17:57:04][  29392| 28016] printToDebug( 101): LM: WriteAck  002 00 30
Hijacked message, returning ACK
[17:57:05][  30664| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:05][  30664| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:06][  30176| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:06][  28832| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:06][  30176| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:06][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:07][  30656| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:07][  30656| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:08][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:08][  30376| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:09][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:09][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:10][  30584| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:57:10][  30584| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:57:11][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:11][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:12][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:12][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:12][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:13][  30224| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:13][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:13][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:14][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:14][  30568| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:15][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:15][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:16][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:16][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:16][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:17][  29648| 26848] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:17][  28304| 26848] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:17][  29648| 26848] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:18][  29648| 26848] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:18][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:19][  30584| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:57:20][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:20][  30568| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:21][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:21][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:21][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:22][  30584| 26376] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:57:22][  30584| 26376] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:57:23][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:23][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:24][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:24][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:24][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:25][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:25][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:26][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:26][  30568| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:26][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:27][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:27][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:28][  30584| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:28][  29240| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:57:28][  30584| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:57:29][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:29][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:30][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:30][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:30][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:31][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:31][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:32][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:32][  30568| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:33][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:33][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:33][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:34][  30584| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:57:34][  30584| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[17:57:35][  30616| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:35][  30616| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:36][  30616| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:36][  29272| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:36][  30616| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:37][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:37][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:38][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:38][  30568| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:38][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:39][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:39][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:40][  30648| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:57:40][  30648| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:57:41][  30456| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:41][  30456| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:42][  30688| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:42][  29344| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:42][  30944| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:43][  30360| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:43][  29352| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:43][  28768| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:44][  30848| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:44][  30848| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:45][  30848| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:45][  30848| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:46][  30584| 28792] printToDebug( 101): LM: WriteData 024 15 00                  Tr  21.00
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:46][  29240| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:57:46][  29240| 28144] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:57:47][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:57:48][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:48][  30848| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:48][  30600| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:49][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:49][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:49][  29240| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:50][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:50][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:51][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:51][  30568| 28792] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[17:57:52][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:52][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:53][  30232| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:53][  27912| 26848] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:57:53][  30848| 28792] printToDebug( 103): LS: ReadAck   026 36 00             DHWTemp  54.00
[17:57:54][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:57:54][  30848| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:57:55][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:57:55][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:57:55][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:57:56][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:57:56][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:57:57][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:57:57][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:57:58][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:57:58][  29240| 28144] printToDebug( 103): LS: ReadAck   028 3b 00                Tret  59.00
[17:57:58][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:57:59][  30568| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:57:59][  30568| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[17:58:00][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:00][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:01][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:01][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:01][  29912| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:02][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:02][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:03][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:03][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:03][  27520| 26848] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:04][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:04][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:05][  30568| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:58:06][  30832| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:06][  30872| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:07][  30848| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:07][  29504| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:07][  30840| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:08][  30360| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:08][  28304| 26848] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:08][  28976| 26848] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:09][  28688| 26848] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:58:10][  27512| 25512] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:10][  28648| 26848] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:11][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:11][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:12][  30088| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[17:58:13][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:58:13][  30392| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[17:58:13][  30392| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[17:58:14][  30376| 28792] printToDebug( 101): LM: ReadData  003 00 00
[17:58:14][  30376| 28792] printToDebug( 103): LS: ReadAck   003 01 02
Not caputed READ_ACK for 3
[17:58:15][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:15][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:16][  30392| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:16][  29048| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:16][  30392| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:17][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:17][  30376| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:18][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:18][  30376| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:19][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:19][  30392| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:58:20][  30024| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:20][  30696| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:21][  30536| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:58:21][  30736| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:58:22][  30392| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:22][  29720| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:23][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:23][  27824| 27496] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:23][  27824| 27496] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:23][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:24][  30664| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:24][  30664| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:25][  30392| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:25][  30392| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:26][  30376| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:26][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:27][  30376| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:27][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:28][  30392| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:28][  29048| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:28][  29048| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:28][  30144| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:29][  30376| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:29][  30376| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:30][  30376| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:30][  29704| 28144] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:31][  30392| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:31][  29720| 28144] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:32][  30376| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:58:32][  30376| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:58:33][  30128| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:33][  30264| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:33][  30376| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:34][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:34][  29240| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:34][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:35][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:35][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:36][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:36][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:37][  30616| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:37][  30368| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:58:38][  30616| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:38][  30616| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:39][  30616| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:39][  29272| 28792] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:58:39][  30616| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:58:40][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:40][  29240| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:41][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:41][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:41][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:42][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:42][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:43][  30584| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:44][  30208| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[17:58:44][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:44][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:45][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:45][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:46][  30584| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:58:46][  30584| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[17:58:46][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:47][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:47][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:48][  30928| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:48][  29584| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:48][  30928| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:49][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:49][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:50][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:50][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:51][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:58:52][  29912| 28144] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:52][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:52][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:53][  30568| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[17:58:53][  30568| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[17:58:54][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:58:54][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:58:55][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:55][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:58:55][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:58:56][  30608| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:58:56][  30608| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:58:56][  29688| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:58:57][  30608| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:58:57][  30608| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:58:58][  30824| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:58:58][  30824| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:58:59][  30528| 28792] printToDebug( 101): LM: WriteData 024 14 e6                  Tr  20.90
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:58:59][  29184| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[17:58:59][  30528| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[17:59:00][  30856| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:00][  30856| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:01][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:01][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:01][  30248| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:01][  28992| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:02][  30136| 27872] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:02][  30136| 27872] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:03][  30136| 27872] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:03][  30136| 27872] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:04][  30848| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:04][  30848| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:59:05][  30856| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[17:59:05][  30856| 28792] printToDebug( 103): LS: ReadAck   026 37 00             DHWTemp  55.00
[17:59:06][  30856| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:06][  30856| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:07][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:07][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:07][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:07][  28320| 26848] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:08][  30616| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:08][  30616| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:09][  30928| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:09][  30928| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:10][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:10][  29240| 28144] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:59:11][  29952| 27688] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[17:59:11][  29952| 27688] printToDebug( 103): LS: WriteAck  056 3c 00
[17:59:12][  29952| 27688] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:12][  29952| 27688] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:13][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:13][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:13][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:13][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:14][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:14][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:15][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:15][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:16][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:16][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3c 00                Tret  60.00
[17:59:17][  30568| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[17:59:18][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:18][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:18][  29856| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:19][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:19][  29432| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:19][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:20][  30920| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:20][  30920| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:21][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[17:59:22][  29912| 28144] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:22][  29240| 28144] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:23][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:23][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:23][  28976| 26848] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[17:59:24][  30568| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[17:59:24][  30568| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[17:59:25][  30776| 28792] printToDebug( 101): LM: ReadData  006 00 00
[17:59:25][  30776| 28792] printToDebug( 103): LS: ReadAck   006 03 00
Not caputed READ_ACK for 6
[17:59:26][  30832| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:26][  30832| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:27][  30832| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:27][  29488| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:27][  30832| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:28][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:28][  29240| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:28][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:29][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:29][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:30][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[17:59:31][  29912| 28144] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:31][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[17:59:32][  30568| 28792] printToDebug( 101): LM: ReadData  005 00 00
[17:59:32][  30856| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[17:59:33][  30856| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:33][  30608| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:33][  29936| 27496] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:34][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:34][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:34][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:35][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:35][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:36][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:36][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:37][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:37][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[17:59:38][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:38][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:38][  27632| 26848] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:39][  30616| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:39][  29272| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:39][  30616| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:40][  30616| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:40][  29272| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:41][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:41][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:42][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:42][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[17:59:43][  30584| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[17:59:43][  29912| 28144] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[17:59:43][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:44][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:44][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:45][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:45][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:45][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:46][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:46][  29240| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:47][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:47][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:48][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:48][  30568| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[17:59:48][  29648| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:49][  30584| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:49][  29240| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[17:59:49][  30584| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[17:59:50][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[17:59:51][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:51][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:52][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:52][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:52][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:53][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:53][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:53][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[17:59:54][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[17:59:54][  30568| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[17:59:55][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[17:59:55][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[17:59:56][  30568| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[17:59:56][  30568| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[17:59:57][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[17:59:57][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[17:59:58][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[17:59:58][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[17:59:58][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[17:59:58][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[17:59:59][  30752| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[17:59:59][  30928| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
Transmit NTP Request
3.nl.pool.ntp.org: 194.5.96.11
[16:00:00] Received NTP Response => new time [16:00:00]  (Winter)
[16:00:00][  29584| 28792] synchronizeN(  86): [16:00:00] (UTC) ->timeZone[0]
[18:00:00][  29584| 28792] synchronizeN(  91): [18:00:00] (Central European) ->timeZone[2]
[18:00:00][  30928| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:00][  30928| 28792] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[18:00:01][  30824| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:01][  29416| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:02][  30592| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:00:02][  30648| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:00:03][  30856| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:03][  30520| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:03][  29264| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:04][  30864| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:04][  29520| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:04][  30664| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:05][  30352| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:05][  30768| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:06][  30848| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:06][  30848| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:00:07][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:07][  30584| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:07][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:08][  30568| 28792] printToDebug( 101): LM: WriteData 024 14 e6                  Tr  20.90
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:08][  29224| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:00:08][  30568| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:00:09][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:00:10][  30808| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:00:11][  30432| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:00:12][  31048| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:12][  31048| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:13][  30120| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:13][  28776| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:13][  29696| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:14][  28744| 28144] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:14][  28792| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:14][  28728| 27216] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:15][  29472| 28144] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:00:16][  30640| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:16][  30640| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:00:17][  30224| 28016] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:17][  30704| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:17][  30032| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:18][  31048| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:00:18][  31048| 28792] printToDebug( 103): LS: ReadAck   026 37 00             DHWTemp  55.00
[18:00:19][  31040| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:19][  29696| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:20][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:20][  29208| 27448] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:20][  31040| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:21][  31040| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:21][  31040| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:22][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:22][  30104| 28144] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:00:22][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:23][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:23][  31040| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:24][  31048| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:00:24][  31048| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[18:00:25][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:25][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:26][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:26][  29416| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:26][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:27][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:27][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:27][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:28][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:00:29][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:29][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:00:30][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:30][  31040| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:31][  30776| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:00:32][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:32][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:32][  29840| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:33][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:33][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:33][  30088| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:34][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:34][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:35][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:35][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:00:36][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:00:37][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:37][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:38][  30760| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:00:38][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:00:39][  30760| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:00:39][  30760| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[18:00:40][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:40][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:41][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:41][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:41][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:42][  31120| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:42][  31120| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:43][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:43][  29528| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:43][  28184| 27496] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:00:44][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:44][  30808| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:45][  30808| 28792] printToDebug( 101): LM: ReadData  005 00 00
<- Timeout
[18:00:46][  30776| 28792] printToDebug( 101): LM: ReadData  005 00 00
[18:00:46][  30776| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[18:00:47][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:00:48][  29840| 28144] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:48][  29168| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:00:49][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:49][  30104| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:50][  30800| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:50][  29456| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:50][  30800| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:51][  30800| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:51][  30800| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:52][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:52][  30104| 28144] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:00:53][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:00:53][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:00:53][  29840| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:54][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:00:55][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:00:56][  30088| 28304] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:00:56][  30760| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:00:57][  30760| 28304] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:00:57][  29416| 28304] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:00:57][  30760| 28304] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:00:57][  30512| 28304] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:00:58][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:00:58][  29432| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:00:59][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:00:59][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:00][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:00][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:01:01][  30776| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:01:01][  30104| 28144] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:01:02][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:02][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:03][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:03][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:03][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:03][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:04][  31120| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:04][  31120| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:05][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:05][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:06][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:06][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:01:07][  30776| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:07][  29432| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:01:07][  30776| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:01:08][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:08][  28496| 26848] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:08][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:09][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:09][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:09][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:10][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:10][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:11][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:11][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:12][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:12][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:01:13][  30776| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:01:13][  30104| 28144] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:01:13][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:14][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:14][  30808| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:15][  31120| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:15][  29776| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:15][  30808| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:16][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:16][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:17][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:17][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:18][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:18][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:18][  29168| 26848] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:01:19][  30776| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:01:19][  30776| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:01:20][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:20][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:21][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:21][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:21][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:22][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:22][  30104| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:23][  31048| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:23][  30400| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:23][  28384| 26848] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:24][  30648| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:24][  31048| 28792] printToDebug( 103): LS: ReadAck   028 3d 00                Tret  61.00
[18:01:25][  31040| 28792] printToDebug( 101): LM: WriteData 024 14 e6                  Tr  20.90
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:25][  29696| 28792] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:01:25][  31040| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:01:26][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:01:27][  28664| 27552] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:27][  30008| 27552] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:28][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:28][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:28][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:28][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:29][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:29][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:30][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:30][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:31][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:31][  29432| 28144] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:01:32][  30760| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:01:32][  30760| 28792] printToDebug( 103): LS: ReadAck   026 38 00             DHWTemp  56.00
[18:01:33][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:33][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:33][  29840| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:34][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:34][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:34][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:35][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:35][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:36][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:36][  30944| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:37][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:37][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:01:37][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:38][  30760| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:01:38][  30760| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[18:01:39][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:39][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:40][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:40][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:40][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:41][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:41][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:42][  31120| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:42][  31120| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:43][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:43][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:01:43][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:44][  30760| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:01:45][  31120| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:01:46][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:46][  30808| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:47][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:47][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:47][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:47][  29840| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:48][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:48][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:49][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:49][  30776| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:50][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:50][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:01:51][  30760| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:01:51][  30760| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[18:01:52][  30776| 28792] printToDebug( 101): LM: ReadData  015 00 00
[18:01:52][  30776| 28792] printToDebug( 103): LS: Unknw.Id  015 00 00
[18:01:53][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:53][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:01:53][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:54][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:01:54][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:01:54][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:01:55][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:01:55][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:01:56][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:01:56][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:01:57][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:01:57][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:01:58][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:01:58][  27840| 26848] printToDebug( 101): LM: ReadData  005 00 00
[18:01:58][  30776| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[18:01:59][  30800| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:01:59][  30760| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:00][  30760| 28304] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:00][  29416| 28304] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:00][  30760| 28304] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:01][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:01][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:02][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:02:03][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:03][  30760| 28792] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:02:03][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:04][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:04][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:05][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:05][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:06][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:06][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:06][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:07][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:07][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:07][  28512| 26848] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:08][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:08][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:09][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:09][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:10][  30776| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:02:10][  30776| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:02:11][  30800| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:11][  30760| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:12][  30760| 28304] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:12][  29416| 28304] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:12][  30760| 28304] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:13][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:13][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:13][  29856| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:14][  30648| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:14][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:15][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:15][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:16][  30776| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:16][  29432| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:02:16][  30808| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:02:17][  30760| 28792] printToDebug( 101): LM: ReadData  151 ef fe
[18:02:17][  30808| 28792] printToDebug( 103): LS: ReadAck   151 04 e2
Not caputed READ_ACK for 151
[18:02:18][  30560| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:18][  27872| 27496] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:18][  29216| 27496] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:19][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:19][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:19][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:20][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:02:21][  30088| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:21][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:22][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:22][  30776| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:23][  30800| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:23][  30424| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:23][  29168| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:24][  30760| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:02:24][  30760| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:02:25][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:25][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:26][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:26][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:26][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:27][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:27][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:28][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:28][  29856| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:28][  30776| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:29][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:29][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:30][  30760| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:02:30][  30760| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:02:31][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:31][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:32][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:32][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:32][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:33][  31024| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:33][  31048| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:33][  30768| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:34][  31040| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:02:35][  30128| 28144] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:35][  29704| 28144] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:36][  30816| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:36][  31048| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:37][  30776| 28792] printToDebug( 101): LM: WriteData 024 14 cc                  Tr  20.80
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:37][  29208| 27448] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:02:37][  30112| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:02:37][  28856| 27496] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:38][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:02:39][  31040| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:39][  30528| 28072] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:40][  30472| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:40][  29128| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:40][  31040| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:41][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:41][  30760| 27856] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:42][  31120| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:42][  31120| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:42][  30872| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:43][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:43][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:44][  30760| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
<- Timeout
[18:02:45][  30760| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:02:45][  30760| 28792] printToDebug( 103): LS: ReadAck   026 38 00             DHWTemp  56.00
[18:02:46][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:02:47][  30088| 27656] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:47][  30808| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:47][  30448| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:48][  30808| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:48][  29464| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:48][  30808| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:49][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:49][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:50][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:50][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:51][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:51][  30088| 28144] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:52][  30776| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:02:52][  30776| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[18:02:52][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:53][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:53][  30760| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:02:54][  30760| 28304] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:02:54][  29416| 28304] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:02:54][  30088| 28304] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:02:55][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:02:55][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:02:56][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:02:56][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:02:57][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:02:57][  30088| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:02:58][  30776| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:02:58][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:02:59][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:02:59][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:00][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:00][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:00][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:01][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:01][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:02][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:02][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:03][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:03][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:03][  27824| 26848] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:03:04][  30776| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:03:04][  30776| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[18:03:05][  30800| 28792] printToDebug( 101): LM: ReadData  057 00 00
[18:03:05][  30760| 28304] printToDebug( 103): LS: ReadAck   057 28 00
Not caputed READ_ACK for 57
[18:03:06][  30760| 28304] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:06][  30088| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:07][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:07][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:07][  30440| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:07][  29184| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:08][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:08][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:09][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:09][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:10][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:10][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:03:11][  30776| 28792] printToDebug( 101): LM: ReadData  005 00 00
[18:03:11][  30760| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[18:03:12][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:12][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:12][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:13][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:13][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:13][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:14][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:14][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:15][  31040| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:15][  29696| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:16][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:16][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:03:17][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:17][  30088| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:18][  31040| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:18][  29696| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:18][  30136| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:18][  30560| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:19][  31120| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:19][  30808| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:20][  30808| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:20][  30760| 28304] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:21][  30760| 28304] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:03:22][  30104| 28144] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:22][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3e 00                Tret  62.00
[18:03:23][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:23][  27824| 26848] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:03:23][  30760| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:03:24][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:03:25][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:25][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:26][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:26][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:26][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:27][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:27][  30088| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:28][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:28][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:28][  29184| 26848] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:29][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:29][  30760| 27656] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:03:30][  30760| 27656] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:30][  29416| 27656] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:03:30][  30088| 27656] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:03:31][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:31][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:32][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:32][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:32][  30760| 27656] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:33][  30760| 27656] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:33][  29840| 27656] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:33][  29168| 27008] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:34][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:34][  30776| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:35][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:35][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:03:36][  30760| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:03:36][  29416| 28144] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:03:37][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:37][  30440| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:37][  29184| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:38][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:38][  29432| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:38][  30760| 28304] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:39][  30760| 28304] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:39][  30088| 28304] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:40][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:40][  30776| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:41][  30976| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:41][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:03:42][  30976| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:03:42][  30976| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:03:43][  31040| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:43][  30624| 28168] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:43][  30376| 28168] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:44][  31040| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:44][  29696| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:44][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:45][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:45][  29416| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:46][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:46][  30136| 27680] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:47][  30136| 27680] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:47][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:03:48][  30728| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:48][  29384| 27496] printToDebug( 101): LM: WriteData 024 14 cc                  Tr  20.80
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:48][  28712| 27496] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:03:48][  31048| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:03:49][  31120| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:49][  31064| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:50][  31032| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:50][  29688| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:50][  31048| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:51][  30808| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:51][  31048| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:52][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:52][  30776| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:53][  29952| 27496] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:53][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:03:53][  29840| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:54][  30760| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:03:54][  31048| 28792] printToDebug( 103): LS: ReadAck   026 39 00             DHWTemp  57.00
[18:03:55][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:03:55][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:03:56][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:03:56][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:03:56][  30088| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:03:57][  31040| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:03:57][  31040| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:03:58][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:03:58][  29856| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:03:58][  30776| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:03:59][  31064| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:03:59][  30376| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:00][  30816| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:04:00][  31048| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[18:04:01][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:01][  31040| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:02][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:02][  29208| 27448] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:02][  30088| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:02][  29712| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:03][  29960| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:03][  29960| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:04][  31048| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:04:05][  30368| 28144] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:05][  30360| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:06][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:06][  31040| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:07][  30776| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:04:07][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:08][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:04:09][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:04:10][  29432| 28144] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:10][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:11][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:11][  29216| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:11][  29456| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:12][  31040| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:12][  31040| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:13][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:13][  31048| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:14][  30784| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:14][  31032| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:14][  30760| 27856] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:15][  30560| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:04:15][  31040| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[18:04:16][  30776| 28792] printToDebug( 101): LM: ReadData  151 ef fe
[18:04:16][  30776| 28792] printToDebug( 103): LS: ReadAck   151 04 e2
Not caputed READ_ACK for 151
[18:04:17][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:17][  29416| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:18][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:18][  30648| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:18][  29304| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:18][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:19][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:19][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:20][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:20][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:21][  30808| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:04:22][  30104| 27672] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:04:23][  30840| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:23][  30088| 28144] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:23][  30800| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:24][  31064| 28792] printToDebug( 101): LM: ReadData  005 00 00
[18:04:24][  31048| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[18:04:25][  31040| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:25][  31120| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:26][  31040| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:26][  29696| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:26][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:27][  31040| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:27][  30792| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:27][  29448| 27496] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:28][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:28][  30776| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:29][  31048| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:29][  31032| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:30][  31032| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:30][  31032| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:31][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:31][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:31][  31120| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:32][  31120| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:04:33][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:33][  31024| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:33][  30816| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:34][  30736| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:04:35][  30176| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:35][  30088| 27856] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:36][  30560| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:36][  31040| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:37][  30776| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:04:37][  30776| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:04:38][  30408| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:38][  28512| 26848] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:38][  29168| 26848] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:39][  31032| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:39][  29688| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:39][  31032| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:40][  30560| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:40][  30560| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:41][  31040| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:41][  29416| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:42][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:42][  30424| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:42][  29168| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:43][  30776| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:43][  29432| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:04:43][  30776| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:04:44][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:44][  30088| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:45][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:45][  29416| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:45][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:46][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:46][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:47][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:47][  30088| 28144] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:47][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:48][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:48][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:49][  30776| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:04:49][  30776| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:04:50][  30952| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:04:51][  30624| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:51][  31048| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:52][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:52][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:52][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:52][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:53][  30920| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:53][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:04:54][  30136| 27680] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:04:54][  30136| 27680] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:04:55][  30552| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:04:55][  31040| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:04:56][  31040| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:04:56][  30776| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:04:57][  30760| 28304] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:04:57][  30424| 28304] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:04:57][  29168| 28304] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:04:58][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:04:58][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:04:58][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:04:59][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:04:59][  29456| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:00][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:00][  30760| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:05:01][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:01][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:02][  30776| 28792] printToDebug( 101): LM: WriteData 024 14 b3                  Tr  20.70
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:02][  29432| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:05:02][  30088| 28144] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:05:03][  31064| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:03][  30816| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:03][  31064| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:04][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:04][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:04][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:05][  30848| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:05][  29432| 27848] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:06][  31040| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:06][  31040| 28792] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:05:07][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:07][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:07][  30464| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:08][  30800| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:05:08][  29856| 28792] printToDebug( 103): LS: ReadAck   026 39 00             DHWTemp  57.00
[18:05:09][  30312| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:09][  30784| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:10][  30528| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:10][  29184| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:10][  30528| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:11][  30528| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:11][  30512| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:12][  30512| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:12][  30512| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:12][  29840| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:13][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:05:14][  29432| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:14][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:15][  30760| 28304] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:05:15][  30760| 28304] printToDebug( 103): LS: WriteAck  056 3c 00
[18:05:16][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:16][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:17][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:17][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:17][  30104| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:17][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:18][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:18][  30760| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:19][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:19][  30776| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:20][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:20][  29456| 28144] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:21][  30760| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:05:22][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:22][  30104| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:22][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:23][  30808| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:23][  29464| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:23][  30088| 27360] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:24][  30808| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:24][  30808| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:25][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:25][  30776| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:26][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:26][  30104| 28144] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:27][  30760| 27656] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:05:27][  30512| 27656] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:27][  27824| 27008] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[18:05:28][  30776| 28792] printToDebug( 101): LM: ReadData  048 00 00
<- Timeout
[18:05:29][  30776| 28792] printToDebug( 101): LM: ReadData  048 00 00
[18:05:29][  30776| 28792] printToDebug( 103): LS: ReadAck   048 4b 14
[18:05:30][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:30][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:31][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:31][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:31][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:32][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:32][  30088| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:33][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:33][  30760| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:33][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:34][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:34][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:35][  30776| 28792] printToDebug( 101): LM: ReadData  005 00 00
[18:05:35][  30104| 28144] printToDebug( 103): LS: ReadAck   005 00 ff
[18:05:36][  30760| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:36][  30760| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:37][  30776| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:37][  29432| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:37][  30776| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:38][  30440| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:38][  29184| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:38][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:39][  30760| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:39][  30760| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:40][  30776| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:40][  30776| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:41][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:41][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:42][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:42][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:42][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:43][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:43][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:43][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:44][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:44][  30104| 28144] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:45][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:45][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:46][  30776| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:05:46][  30776| 28792] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:05:47][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:47][  30104| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:48][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:48][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:48][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:48][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:49][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:49][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:50][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:50][  30760| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:51][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:51][  30760| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:52][  30776| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:52][  29432| 28144] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:05:52][  30776| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:05:53][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:53][  30104| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:05:53][  29840| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:54][  30808| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:05:54][  29464| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:05:54][  30808| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:05:55][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:05:55][  30080| 27648] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:05:56][  30952| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:05:56][  30280| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:05:57][  31048| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:05:57][  31048| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:05:58][  30776| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:05:58][  29856| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:05:58][  30776| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:05:59][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:05:59][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:00][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:00][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:00][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:01][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:01][  31040| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:02][  31064| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:02][  29720| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:03][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:03][  30792| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:03][  30928| 28792] printToDebug( 103): LS: ReadAck   028 3f 00                Tret  63.00
[18:06:04][  30776| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:06:04][  30776| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:06:05][  31040| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:05][  31040| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:06][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:06][  29416| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:06][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:07][  31048| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:07][  31048| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:07][  30112| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:08][  29432| 27496] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:08][  28760| 27496] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:09][  30120| 27496] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:06:10][  29104| 27496] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:06:11][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:11][  30584| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:12][  30568| 28792] printToDebug( 101): LM: WriteData 024 14 b3                  Tr  20.70
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:12][  29224| 28792] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:06:12][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:12][  27632| 27328] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:06:13][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:06:14][  29240| 28144] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:06:15][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:15][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:16][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:16][  29216| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:16][  30176| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:17][  29960| 27696] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:17][  29960| 27696] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:18][  30856| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:18][  30856| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:18][  30608| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:19][  30560| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:19][  30776| 28512] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:20][  29808| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
<- Timeout
[18:06:21][  30104| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:06:21][  30776| 28792] printToDebug( 103): LS: ReadAck   026 39 00             DHWTemp  57.00
[18:06:22][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:22][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:23][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:23][  27648| 26848] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:23][  27648| 26848] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:23][  30472| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:24][  30776| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:24][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:25][  30584| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:25][  30584| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:26][  30616| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:26][  30616| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:27][  30568| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:06:27][  30568| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[18:06:28][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:28][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:06:29][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:29][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:30][  30728| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:30][  29384| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:30][  30928| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:31][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:31][  30824| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:32][  30648| 28384] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:32][  29304| 28384] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:33][  30856| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:33][  30608| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:33][  30856| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:34][  30584| 28792] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:06:35][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:06:36][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:36][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:37][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:37][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:37][  30848| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:37][  30600| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:38][  30760| 28208] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:38][  30872| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:39][  30848| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:39][  30848| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:40][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:40][  30584| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:41][  30368| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:06:41][  30368| 28792] printToDebug( 103): LS: ReadAck   027 1c 00            Toutside  28.00
[18:06:42][  30568| 28792] printToDebug( 101): LM: ReadData  049 00 00
[18:06:42][  30568| 28792] printToDebug( 103): LS: ReadAck   049 28 00
[18:06:43][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:43][  30184| 28144] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:43][  30592| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:44][  30368| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:44][  29024| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:44][  29696| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:45][  30848| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:45][  30848| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:46][  30848| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:46][  30584| 27400] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:47][  30584| 27400] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:47][  30584| 27400] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:48][  30232| 28792] printToDebug( 101): LM: ReadData  005 00 00
[18:06:48][  28976| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:48][  30568| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[18:06:49][  30560| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:49][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:50][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:50][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:50][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:51][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:51][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:52][  30584| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:52][  30584| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:53][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:53][  29240| 28144] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:53][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:54][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:06:54][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:06:55][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:06:55][  29216| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:06:55][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:06:56][  30616| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:06:56][  29944| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:06:57][  30616| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:06:57][  30616| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:06:58][  30616| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:06:58][  29664| 27400] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:06:58][  29664| 26752] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:06:59][  30584| 27400] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:06:59][  30584| 27400] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:07:00][  30928| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:00][  30656| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:01][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:01][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:01][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:02][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:02][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:02][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:03][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:03][  30568| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:07:04][  30560| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:04][  30584| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:05][  30584| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:05][  29240| 28792] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:07:05][  29912| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:07:06][  30648| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:06][  30648| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:07][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:07][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:07][  30848| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:07][  30600| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:08][  30848| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:08][  30848| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:09][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:09][  30568| 28792] printToDebug( 103): LS: ReadAck   025 45 00             Tboiler  69.00
[18:07:10][  30584| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:10][  30584| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:11][  30584| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:07:11][  29240| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:07:12][  30832| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:12][  30872| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:13][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:13][  29216| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:13][  30176| 28144] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:13][  30072| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:14][  30408| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:14][  30408| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:15][  30600| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:15][  30600| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:07:16][  29608| 27592] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:16][  30336| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:17][  30608| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:07:17][  30608| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:07:18][  30120| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:18][  30368| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:18][  30368| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:19][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:19][  29240| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:19][  30584| 27672] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:20][  30584| 27672] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:20][  29240| 27672] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:21][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:21][  30568| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:07:22][  30560| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:22][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:07:23][  29912| 28144] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:23][  30584| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:24][  30568| 28792] printToDebug( 101): LM: WriteData 024 14 99                  Tr  20.60
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:24][  29224| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:07:24][  30568| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:07:25][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:25][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:26][  30584| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:26][  29240| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:26][  29912| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:27][  30616| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:27][  30616| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:28][  30616| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:28][  30336| 27848] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:07:29][  30584| 27848] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:29][  30584| 27848] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:07:30][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:30][  30568| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:31][  30560| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
<- Timeout
[18:07:32][  30584| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:07:32][  30584| 28792] printToDebug( 103): LS: ReadAck   026 3a 00             DHWTemp  58.00
[18:07:33][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:33][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:33][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:34][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:34][  29104| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:34][  30584| 27672] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:35][  30584| 27672] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:35][  30584| 27672] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:36][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:36][  30568| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:07:37][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:37][  30584| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:37][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:38][  30584| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:07:38][  29240| 28144] printToDebug( 103): LS: WriteAck  056 3c 00
[18:07:39][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:39][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:40][  30560| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:40][  29216| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:40][  30584| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:41][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:41][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:42][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:42][  30568| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:07:43][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:43][  30584| 27672] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:43][  30336| 27672] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:44][  30584| 27672] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:07:45][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:07:46][  29488| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:46][  29240| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:47][  29240| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:47][  29240| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:47][  29912| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:48][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:48][  28304| 27328] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:48][  30568| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:49][  30768| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:49][  29240| 27400] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:07:50][  30584| 27400] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:50][  30584| 27400] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:51][  30568| 28792] printToDebug( 101): LM: ReadData  027 1c 00            Toutside  28.00
[18:07:51][  30568| 28792] printToDebug( 103): LS: ReadAck   027 1b 00            Toutside  27.00
[18:07:52][  30848| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:07:53][  29240| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:07:53][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:07:53][  30216| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:07:54][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:07:54][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:07:54][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:07:55][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:07:55][  30584| 27672] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:07:56][  30584| 27672] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:07:56][  29912| 27672] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:07:57][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:07:57][  30568| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:07:58][  30616| 28792] printToDebug( 101): LM: ReadData  005 00 00
[18:07:58][  29664| 28320] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:07:59][  30616| 28792] printToDebug( 101): LM: ReadData  005 00 00
[18:07:59][  30616| 28792] printToDebug( 103): LS: ReadAck   005 00 ff
[18:08:00][  30568| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:00][  30568| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:01][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:01][  29224| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:01][  29240| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:02][  30584| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:02][  29240| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:03][  30568| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:03][  30320| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:03][  29648| 26848] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:08:04][  30568| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:04][  30584| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:08:05][  30584| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:05][  30584| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:06][  30568| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:06][  29224| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:06][  30568| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:07][  30568| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:07][  30584| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:07][  30336| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:08][  30584| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:08][  30752| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:08:09][  30728| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:09][  30728| 28792] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:08:10][  30728| 28792] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:08:10][  30584| 27848] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:08:11][  30584| 27848] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:11][  29240| 27848] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:12][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:12][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:12][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:13][  30840| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:13][  29880| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:14][  30776| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:14][  27824| 26448] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:14][  27824| 26448] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:08:15][  31040| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:15][  31040| 28792] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:08:16][  31048| 28792] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:16][  29704| 28792] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:08:16][  29432| 28792] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:08:17][  30072| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:17][  30072| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:17][  30808| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:18][  31056| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:18][  29712| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:18][  31056| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:19][  31048| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:19][  30104| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:20][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:20][  30776| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:08:21][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:21][  30760| 28792] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:08:22][  31056| 28792] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:08:22][  30776| 28792] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:08:23][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:23][  29432| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:23][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:24][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:24][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:24][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:25][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:25][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:26][  31040| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:08:27][  30960| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:27][  30960| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:08:28][  30592| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:28][  29248| 28144] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:08:29][  30808| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:29][  30808| 28792] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:08:30][  30808| 28792] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:08:30][  30808| 28792] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:08:31][  30600| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:08:32][  31048| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:32][  31048| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:33][  31048| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:33][  29704| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:33][  30800| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:33][  30936| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:34][  31048| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:34][  30104| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:35][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:35][  30104| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:08:36][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:36][  30760| 28792] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:08:37][  30760| 28792] printToDebug( 101): LM: WriteData 024 14 99                  Tr  20.60
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:37][  29416| 28144] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:08:37][  30776| 28792] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:08:37][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:38][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:38][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:39][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:39][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:39][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:40][  31040| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:40][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:41][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:41][  29432| 28792] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:08:42][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:42][  30760| 28792] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:08:43][  30760| 28792] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:08:43][  30104| 28144] printToDebug( 103): LS: ReadAck   026 3a 00             DHWTemp  58.00
[18:08:43][  30528| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:44][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:44][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:45][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:45][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:45][  30760| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:46][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:46][  30776| 28792] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:47][  30776| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:47][  30104| 28144] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:08:48][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:48][  29168| 26848] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:48][  30760| 28792] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:08:49][  30760| 28792] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:08:49][  30776| 28792] printToDebug( 103): LS: WriteAck  056 3c 00
[18:08:50][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:50][  30776| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:51][  31048| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:51][  29704| 28792] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:51][  30160| 28792] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:52][  30160| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:52][  29880| 28144] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:53][  31040| 28792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:53][  29696| 28792] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:08:53][  30792| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:54][  30760| 28792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:08:54][  30008| 27552] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:08:55][  30008| 27552] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:08:56][  30776| 28792] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:08:56][  30104| 28792] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:08:57][  30760| 28792] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:08:57][  29416| 28144] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:08:57][  30512| 28792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:08:57][  27824| 26848] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:08:58][  30760| 28792] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:08:58][  26064| 25688] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:08:59][  29960| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:08:59][  29960| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:00][  29944| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:00][  29944| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:01][  30584| 26000] printToDebug( 101): LM: ReadData  027 1b 00            Toutside  27.00
[18:09:01][  30296| 26000] printToDebug( 103): LS: ReadAck   027 1b 00            Toutside  27.00
[18:09:02][  30328| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:02][  30328| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:03][  29664| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:03][  28320| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:03][  29664| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:03][  30000| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:04][  30384| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:04][  30352| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:05][  30640| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:05][  29968| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:06][  30336| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:06][  30336| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:07][  30528| 26000] printToDebug( 101): LM: ReadData  005 00 00
[18:09:07][  30352| 26000] printToDebug( 103): LS: ReadAck   005 00 ff
[18:09:07][  29696| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:08][  30224| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:08][  30224| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:09][  30624| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:09][  29280| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:09][  30624| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:10][  30624| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:10][  30352| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:11][  29576| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:11][  28232| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:12][  30336| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:12][  30336| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:13][  30624| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:13][  29680| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:13][  30104| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:14][  29432| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:14][  28088| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:14][  28088| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:15][  29000| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:15][  29304| 26000] processAPI  (  28): from[192.168.2.108] URI[/api/v0/devinfo] method[PUT] 
<- Timeout
[18:09:16][  30336| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:16][  30352| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:17][  30352| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:17][  30352| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:17][  30088| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:18][  30336| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:18][  30336| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:19][  30336| 26000] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:09:19][  30352| 26000] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:09:20][  30352| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:20][  30352| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:21][  30336| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:21][  28992| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:21][  30336| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:22][  30336| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:22][  30352| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:23][  30352| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:23][  30088| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:09:24][  30336| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:24][  30336| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:25][  30336| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:25][  29680| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:26][  30352| 26000] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:26][  29008| 26000] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:09:26][  29680| 26000] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:09:27][  30336| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:27][  30336| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:28][  30088| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:28][  28072| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:28][  27400| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:28][  30352| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:29][  30352| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:29][  30352| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:30][  30336| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:30][  30336| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:31][  30536| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:31][  30352| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:32][  30352| 26000] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
<- Timeout
[18:09:33][  30384| 26000] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:09:33][  30384| 26000] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:09:33][  30184| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:34][  30384| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:34][  29680| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:35][  30352| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:35][  29008| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:35][  29680| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:36][  30336| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:36][  30336| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:37][  30432| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:09:38][  29432| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:38][  27416| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:09:39][  29664| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:39][  30336| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:40][  30336| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:40][  29680| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:41][  30352| 26000] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:09:41][  30352| 26000] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:09:42][  30336| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:42][  30336| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:43][  30336| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:43][  28992| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:43][  29680| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:43][  30104| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:44][  30352| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:44][  29008| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:45][  30336| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:45][  30336| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:46][  30696| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:46][  30376| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:47][  30496| 26000] printToDebug( 101): LM: WriteData 024 14 99                  Tr  20.60
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:47][  29152| 26000] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:09:47][  29824| 26000] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:09:47][  30248| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:48][  30336| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:48][  30336| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:49][  30336| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:49][  28992| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:49][  29680| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:50][  30352| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:50][  30352| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:51][  30336| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:51][  30336| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:52][  30336| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:52][  30352| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:09:53][  30352| 26000] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:09:53][  29680| 26000] printToDebug( 103): LS: ReadAck   026 3a 00             DHWTemp  58.00
[18:09:53][  30088| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:54][  30336| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:09:54][  29408| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:09:55][  30224| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:09:55][  28544| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:09:55][  30088| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:09:55][  28784| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:09:56][  30352| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:09:56][  29744| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:09:57][  30424| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:57][  30360| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:09:58][  30608| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:09:58][  30328| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:09:59][  30352| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:09:59][  30592| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:00][  30632| 26000] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:10:00][  29696| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:00][  27680| 26000] printToDebug( 103): LS: WriteAck  056 3c 00
[18:10:01][  29272| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:01][  30352| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:02][  30352| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:02][  28704| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:02][  28704| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:03][  30336| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:03][  29880| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:04][  28960| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:04][  29880| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:04][  30328| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:05][  29760| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:05][  28840| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:05][  26824| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:06][  30624| 26000] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:10:07][  30624| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:07][  30136| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:10:08][  30384| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:08][  28904| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:09][  30336| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:09][  28992| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:09][  30336| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:10][  30624| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:10][  29432| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:10][  28760| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:11][  30352| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:11][  30352| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:12][  30336| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:12][  30336| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:13][  30336| 26000] printToDebug( 101): LM: ReadData  027 1b 00            Toutside  27.00
[18:10:13][  30016| 26000] printToDebug( 103): LS: ReadAck   027 1b 00            Toutside  27.00
[18:10:13][  28760| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:14][  28760| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:14][  28088| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:15][  28072| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:15][  28072| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:15][  27744| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:15][  25728| 24704] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:16][  30144| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:16][  30144| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:17][  30160| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:17][  29488| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:17][  29912| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:18][  30144| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:18][  30144| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:19][  30144| 26000] printToDebug( 101): LM: ReadData  005 00 00
<- Timeout
[18:10:20][  30160| 26000] printToDebug( 101): LM: ReadData  005 00 00
[18:10:20][  29240| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:20][  29240| 26000] printToDebug( 103): LS: ReadAck   005 00 ff
[18:10:21][  30144| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:21][  30144| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:22][  30144| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:22][  28800| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:22][  30160| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:23][  30160| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:23][  28816| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:24][  29896| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:24][  27208| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:24][  30144| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:25][  30144| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:25][  29896| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:25][  30144| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:26][  30160| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:26][  29488| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:27][  30448| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:27][  29104| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:27][  30200| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:27][  29952| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:28][  30200| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:28][  29528| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:29][  30424| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:29][  30424| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:30][  30432| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:30][  29512| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:10:31][  30432| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:31][  30160| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:32][  30416| 26000] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:10:32][  28600| 26000] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:10:33][  30432| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:33][  28904| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:10:34][  27248| 24704] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:10:35][  27248| 24704] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:35][  27960| 24704] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:36][  27728| 24704] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:36][  26384| 24704] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:36][  27728| 24704] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:37][  29072| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:37][  29072| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:37][  29360| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:38][  29880| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:38][  30240| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:38][  30240| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:39][  29952| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:39][  29952| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:40][  30208| 26000] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:40][  28864| 26000] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:10:40][  29128| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:40][  27008| 24856] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:10:41][  27320| 25352] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:41][  27104| 25352] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:42][  27304| 25352] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:42][  26632| 25352] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:42][  26488| 25352] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:43][  29112| 24216] printToDebug( 101): LM: ReadData  151 ef fe
[18:10:43][  28888| 26000] printToDebug( 103): LS: ReadAck   151 04 e2
Not caputed READ_ACK for 151
[18:10:44][  29328| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:44][  28072| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:44][  28448| 25352] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:45][  30040| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:45][  29128| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:45][  30048| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:46][  30032| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:46][  30032| 26000] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:10:47][  30032| 26000] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:10:47][  29360| 26000] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:10:47][  29792| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:48][  30040| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:48][  30040| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:49][  30032| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:49][  28688| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:49][  29128| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:50][  30048| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:50][  29128| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:50][  27112| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:51][  30048| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:51][  30048| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:52][  30048| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:52][  30040| 26000] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:10:53][  30048| 26000] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:10:53][  28704| 26000] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:10:53][  29528| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:54][  29760| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:10:54][  29760| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:10:55][  29760| 26000] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:55][  28416| 26000] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:10:55][  28840| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:55][  29648| 26000] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:10:56][  29776| 26000] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:10:56][  29104| 26000] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:10:57][  29736| 26000] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:10:57][  28976| 26000] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:10:57][  28392| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:10:58][  29312| 26000] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:10:58][  29752| 26000] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:10:59][  29776| 26000] printToDebug( 101): LM: WriteData 024 14 99                  Tr  20.60
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:10:59][  28432| 26000] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:10:59][  28432| 26000] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:11:00][  29760| 26000] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:00][  28840| 26000] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:00][  29312| 26000] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:01][  30312| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:01][  28968| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:01][  29944| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:02][  30248| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:02][  30248| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:03][  30232| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:03][  30232| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:03][  29896| 27616] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:04][  30232| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:04][  30232| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:05][  30248| 27912] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:11:05][  29328| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:05][  29328| 26616] printToDebug( 103): LS: ReadAck   026 3b 00             DHWTemp  59.00
[18:11:06][  30240| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:06][  30240| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:07][  30240| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:07][  28896| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:07][  30240| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:08][  28864| 26584] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:08][  28192| 25288] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:08][  28440| 26584] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:09][  30240| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:09][  30208| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:10][  30240| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:10][  29320| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:11:11][  30232| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:11:12][  29952| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:12][  29952| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:13][  29264| 27912] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:11:13][  29264| 27912] printToDebug( 103): LS: WriteAck  056 3c 00
[18:11:13][  29048| 26616] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:14][  29968| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:14][  29968| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:15][  29952| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:15][  28608| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:15][  29032| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:15][  29952| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:16][  29952| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:16][  29952| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:17][  30264| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:17][  30264| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:18][  29616| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:18][  28360| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:18][  29952| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:19][  29952| 27912] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:11:20][  29968| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:20][  29048| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:20][  29048| 25968] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:21][  29952| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:21][  28608| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:21][  29952| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:22][  29952| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:22][  29952| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:23][  30136| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:23][  30064| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:11:24][  29952| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:24][  29952| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:25][  29952| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:25][  29032| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:25][  29952| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:26][  29968| 26792] printToDebug( 101): LM: ReadData  027 1b 00            Toutside  27.00
<- Timeout
[18:11:27][  28608| 27264] printToDebug( 101): LM: ReadData  027 1b 00            Toutside  27.00
[18:11:27][  29952| 27912] printToDebug( 103): LS: ReadAck   027 1b 00            Toutside  27.00
[18:11:28][  29952| 27912] printToDebug( 101): LM: ReadData  128 00 00
[18:11:28][  29032| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:11:29][  29968| 27912] printToDebug( 101): LM: ReadData  128 00 00
[18:11:29][  29968| 27912] printToDebug( 103): LS: ReadAck   128 47 42
Not caputed READ_ACK for 128
[18:11:30][  29952| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:30][  29032| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:11:31][  30144| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:31][  30144| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:32][  28888| 27264] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:32][  28888| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:32][  28888| 27264] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:33][  30248| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:33][  30000| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:33][  30248| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:34][  30240| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:34][  30240| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:35][  30232| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:35][  29312| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:35][  28640| 26616] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:36][  29952| 27912] printToDebug( 101): LM: ReadData  005 00 00
[18:11:36][  29952| 27912] printToDebug( 103): LS: ReadAck   005 00 ff
[18:11:37][  30240| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:37][  30240| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:37][  29720| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:38][  29968| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:38][  28624| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:38][  29296| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:39][  29952| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:39][  30000| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:40][  30000| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:40][  29752| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:11:41][  29968| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:41][  29968| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:42][  29952| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:42][  30000| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:43][  30000| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:43][  30000| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:43][  30016| 27736] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:44][  30264| 27736] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:44][  28920| 27736] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:44][  30264| 27736] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:45][  29952| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:45][  29032| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:45][  29952| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:46][  29952| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:46][  29952| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:47][  29968| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:47][  29968| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:48][  29704| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:48][  27016| 25968] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:11:48][  29952| 27912] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:11:49][  29952| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:49][  29952| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:50][  29968| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:50][  28624| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:50][  29048| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:50][  27704| 25968] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:51][  29952| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:11:52][  28608| 27264] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:52][  29952| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:53][  29968| 26792] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:53][  28624| 26792] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:11:53][  29720| 26792] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:54][  29952| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:11:54][  29952| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:11:55][  29952| 27912] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:55][  28608| 27264] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:11:55][  29032| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:55][  29840| 27912] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:11:56][  28944| 27264] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:11:56][  28944| 27264] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:11:57][  30168| 27640] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:11:57][  28824| 27640] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:11:57][  30168| 27640] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:11:58][  30240| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:11:58][  29992| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:11:58][  30240| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:11:59][  29968| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:11:59][  29968| 27912] printToDebug( 103): LS: ReadAck   025 47 00             Tboiler  71.00
[18:12:00][  29952| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:00][  29032| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:00][  29952| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:01][  29952| 27912] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:12:01][  29952| 27912] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:12:02][  29968| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:02][  29968| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:03][  29952| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:03][  28608| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:03][  29704| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:03][  29952| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:04][  29952| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:04][  29952| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:05][  29968| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:05][  29048| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:05][  29048| 25968] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:06][  29952| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:06][  29952| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:07][  29952| 27912] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:12:07][  29952| 27912] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:12:07][  29720| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:08][  29968| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:08][  29296| 27264] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:09][  29992| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:09][  28648| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:09][  29992| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:10][  29992| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:10][  29072| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:10][  30000| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:11][  29968| 27440] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:11][  29968| 27440] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:12][  29952| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:12][  29952| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:13][  29952| 27912] printToDebug( 101): LM: WriteData 024 14 99                  Tr  20.60
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:13][  28608| 27912] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:12:13][  29952| 27912] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:12:14][  28712| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:14][  28376| 27264] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:14][  28376| 27264] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:15][  29704| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:15][  28360| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:15][  29072| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:16][  29072| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:16][  29072| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:17][  29088| 26144] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:17][  28416| 26144] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:18][  29072| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:18][  29784| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:18][  30032| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:18][  30144| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:19][  30144| 27912] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:12:19][  30144| 27912] printToDebug( 103): LS: ReadAck   026 3b 00             DHWTemp  59.00
[18:12:20][  30160| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:20][  29240| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:12:21][  29472| 27264] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:12:22][  28800| 27264] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:22][  30144| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:23][  30160| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:23][  28816| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:23][  28816| 27264] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:23][  29912| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:24][  30144| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:24][  30144| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:25][  30144| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:25][  29808| 27912] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:25][  28552| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:26][  30160| 26792] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:26][  30160| 26792] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:27][  30144| 27912] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:12:27][  30144| 27912] printToDebug( 103): LS: WriteAck  056 3c 00
[18:12:28][  30144| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:28][  29224| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:12:29][  30160| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:29][  30160| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:30][  30144| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:30][  28800| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:30][  29224| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:30][  30144| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:31][  30144| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:31][  30144| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:32][  30160| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:32][  28816| 27264] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:33][  30144| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:33][  29896| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:33][  30224| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:34][  30336| 27912] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:12:35][  30424| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:35][  30176| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:35][  29504| 26616] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:36][  30424| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:36][  29080| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:36][  30616| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:37][  30616| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:37][  30616| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:38][  29680| 26768] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:38][  29432| 26768] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:38][  27416| 25472] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:39][  30624| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:39][  30624| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:40][  30128| 27912] printToDebug( 101): LM: ReadData  027 1b 00            Toutside  27.00
[18:12:40][  29208| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:40][  30128| 27912] printToDebug( 103): LS: ReadAck   027 1b 00            Toutside  27.00
[18:12:41][  30352| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:41][  30352| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:42][  30336| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:42][  28992| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:42][  30576| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:43][  30576| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:43][  30640| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:43][  28624| 26616] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:44][  30544| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:44][  29872| 27912] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:45][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:45][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:45][  30528| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:46][  30528| 27912] printToDebug( 101): LM: ReadData  005 00 00
[18:12:46][  30528| 27912] printToDebug( 103): LS: ReadAck   005 00 ff
[18:12:47][  30544| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:47][  30544| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:48][  30528| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:48][  29184| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:48][  29608| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:48][  30528| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:49][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:49][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:50][  30544| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:50][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:12:51][  30528| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:51][  30528| 27912] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:52][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:52][  30528| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:53][  30544| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:53][  29536| 27912] printToDebug( 103): LS: ReadAck   000 02 0c[ Status HB -> DHW  LB <- DHW FLM ]
[18:12:53][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:54][  30528| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:12:54][  29184| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:12:54][  30528| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:12:55][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:12:55][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:55][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:12:56][  30544| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:12:56][  30544| 27912] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:12:57][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:12:57][  30528| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:12:58][  30528| 27912] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:12:58][  29608| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:12:58][  30416| 27912] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:12:59][  30544| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:12:59][  30544| 27912] printToDebug( 103): LS: ReadAck   000 02 08[ Status HB -> DHW  LB <- FLM ]
[18:13:00][  30528| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:00][  29184| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:00][  29912| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:00][  30832| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:01][  30832| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:01][  30832| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:13:02][  30888| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
<- Timeout
[18:13:03][  30528| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:03][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:03][  29608| 26616] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:13:04][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:04][  30528| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:05][  30544| 27912] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:05][  29200| 27912] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:13:05][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:05][  29624| 27264] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:13:06][  30528| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:06][  30528| 27912] printToDebug( 103): LS: ReadAck   000 02 08[ Status HB -> DHW  LB <- FLM ]
[18:13:07][  30528| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:07][  29184| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:07][  30528| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:08][  30544| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:08][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:08][  28280| 27264] printToDebug( 103): LS: ReadAck   017 64 00              RelMod 100.00
[18:13:09][  30528| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:09][  30528| 27912] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:13:10][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:10][  29608| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:10][  30528| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:11][  30544| 27912] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:13:11][  30544| 27912] printToDebug( 103): LS: ReadAck   018 01 99             CH-pres   1.60
[18:13:12][  30568| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:12][  30576| 27912] printToDebug( 103): LS: ReadAck   000 02 08[ Status HB -> DHW  LB <- FLM ]
[18:13:13][  30576| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:13][  29232| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:13][  30328| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:13][  28312| 26616] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:14][  29872| 26144] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:14][  29200| 26144] printToDebug( 103): LS: ReadAck   017 5a 00              RelMod  90.00
[18:13:15][  29184| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:15][  28936| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:15][  29184| 27912] printToDebug( 103): LS: ReadAck   025 48 00             Tboiler  72.00
[18:13:16][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:13:17][  29872| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:17][  30544| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:18][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:18][  30528| 27912] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:13:18][  30528| 27912] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:13:19][  30528| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:19][  30528| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:13:20][  30544| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:20][  29200| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:20][  29200| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:20][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:21][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:21][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:13:22][  30528| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:22][  30528| 27912] printToDebug( 103): LS: ReadAck   025 46 00             Tboiler  70.00
[18:13:23][  30544| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:23][  30544| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:23][  30296| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:24][  30528| 27912] printToDebug( 101): LM: WriteData 024 14 99                  Tr  20.60
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:24][  29184| 27912] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:13:24][  30728| 27912] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:13:25][  30728| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:25][  30480| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:25][  30728| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:13:26][  30544| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:26][  29200| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:26][  30544| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:27][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:13:28][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:28][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:28][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:13:29][  30544| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:29][  30544| 27912] printToDebug( 103): LS: ReadAck   025 44 00             Tboiler  68.00
[18:13:30][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:30][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:30][  30528| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:31][  30528| 27912] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:13:31][  30528| 27912] printToDebug( 103): LS: ReadAck   026 3c 00             DHWTemp  60.00
[18:13:32][  30544| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:32][  30544| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:13:33][  30528| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:33][  29184| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:33][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:33][  30528| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:34][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:34][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:13:35][  30544| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:35][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:35][  28952| 26616] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:13:36][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:13:37][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:37][  30528| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:38][  30888| 27912] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:13:38][  29968| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:38][  29296| 26616] printToDebug( 103): LS: WriteAck  056 3c 00
[18:13:39][  30528| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:39][  30528| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:13:40][  30528| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:40][  29184| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:40][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:40][  30528| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:41][  30544| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:13:42][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:42][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:13:43][  30528| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:43][  30328| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:43][  28200| 26616] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:13:44][  30544| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:44][  29872| 27912] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:45][  30528| 27912] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:13:45][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:46][  30528| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:46][  30528| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:13:47][  30544| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:47][  29200| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:47][  30544| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:48][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:48][  28264| 27264] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:48][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:13:49][  30528| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:49][  30528| 27912] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:13:50][  30544| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:50][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:50][  28952| 26616] printToDebug( 103): LS: ReadAck   028 42 00                Tret  66.00
[18:13:51][  30528| 27912] printToDebug( 101): LM: ReadData  027 1b 00            Toutside  27.00
[18:13:51][  30528| 27912] printToDebug( 103): LS: ReadAck   027 1b 00            Toutside  27.00
[18:13:52][  30528| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:52][  30528| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:13:53][  30544| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:13:53][  29200| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:13:53][  30208| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:13:53][  29624| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:54][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:13:54][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:13:55][  30528| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:55][  29608| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:13:56][  29200| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:13:56][  30544| 27912] printToDebug( 103): LS: ReadAck   025 43 00             Tboiler  67.00
[18:13:57][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:13:57][  30528| 27912] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:13:58][  30528| 27912] printToDebug( 101): LM: ReadData  005 00 00
[18:13:58][  29608| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:13:58][  30528| 27912] printToDebug( 103): LS: ReadAck   005 00 ff
[18:13:59][  30544| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:13:59][  30544| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:00][  30528| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:00][  29184| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:00][  29608| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:00][  30528| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:01][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:01][  30528| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:02][  30544| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:02][  29200| 27912] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[18:14:02][  30280| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:03][  30528| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:03][  30528| 27912] printToDebug( 103): LS: ReadAck   028 41 00                Tret  65.00
[18:14:04][  30528| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:04][  30528| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:05][  30544| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:05][  29200| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:05][  30296| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:05][  28280| 27264] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:06][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:06][  30840| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:07][  30840| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:07][  30624| 27912] printToDebug( 103): LS: ReadAck   025 42 00             Tboiler  66.00
[18:14:08][  29960| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:08][  30208| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:08][  30296| 27912] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:09][  30280| 27912] printToDebug( 101): LM: WriteData 014 64 00           MaxRelMod 100.00
Override check 0
Override check 1
Override check 2
[18:14:09][  30280| 27912] printToDebug( 103): LS: WriteAck  014 64 00           MaxRelMod 100.00
[18:14:10][  30376| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:10][  29744| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:11][  29664| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:11][  28320| 27264] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:11][  29664| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:12][  29648| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:12][  29648| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:13][  29648| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:13][  29280| 27264] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:13][  28072| 25968] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:14:13][  29976| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:14][  30352| 26144] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:14][  30352| 26144] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:15][  30336| 27912] printToDebug( 101): LM: WriteData 016 10 80               Trset  16.50
Override check 0
Override check 1
Override found: and changed to 22.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:15][  28992| 27912] printToDebug( 101): LM: WriteData 016 16 00               Trset  22.00
[18:14:15][  29416| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:15][  30384| 27912] printToDebug( 103): LS: WriteAck  016 16 00               Trset  22.00
[18:14:16][  30384| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:16][  30384| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:17][  30352| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:17][  29008| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:17][  30352| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:18][  30088| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:18][  30336| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:18][  30336| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:19][  30336| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:19][  30336| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:14:20][  30352| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:20][  30104| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:20][  28088| 26616] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:21][  30336| 27912] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
<- Timeout
[18:14:22][  30416| 27912] printToDebug( 101): LM: ReadData  018 00 00             CH-pres   0.00
[18:14:22][  30416| 27912] printToDebug( 103): LS: ReadAck   018 01 7f             CH-pres   1.50
[18:14:23][  30224| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:23][  30224| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:23][  29976| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:24][  30624| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:24][  29280| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:24][  30624| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:25][  30624| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:25][  30376| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:25][  30624| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:26][  29576| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:26][  29576| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:14:27][  30336| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:27][  30336| 27912] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:28][  30336| 27912] printToDebug( 101): LM: ReadData  019 00 00         DHWflowRate   0.00
[18:14:28][  29416| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:28][  30336| 27912] printToDebug( 103): LS: DataInv.  019 00 00         DHWflowRate   0.00
[18:14:29][  30352| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:29][  30352| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:30][  30336| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:30][  28992| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:30][  30088| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:30][  30336| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:31][  30336| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:14:32][  30352| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:32][  30352| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:33][  30336| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:33][  30088| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:33][  30336| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:14:34][  30336| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:14:35][  30616| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:35][  30368| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:35][  29696| 26616] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:36][  30624| 27912] printToDebug( 101): LM: WriteData 024 14 99                  Tr  20.60
Override check 0
Override check 1
Override check 2
Override found: and changed to 17.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:36][  29280| 27912] printToDebug( 101): LM: WriteData 024 11 00                  Tr  17.00
[18:14:36][  30624| 27912] printToDebug( 103): LS: WriteAck  024 11 00                  Tr  17.00
[18:14:37][  30624| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:37][  30624| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:38][  30352| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:38][  29008| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:38][  30104| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:38][  27416| 26616] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:39][  30336| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:39][  30336| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:40][  30696| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:40][  30448| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:40][  29776| 26616] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:14:41][  30352| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:41][  30352| 27912] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:42][  30336| 27912] printToDebug( 101): LM: ReadData  026 00 00             DHWTemp   0.00
[18:14:42][  30576| 27912] printToDebug( 103): LS: ReadAck   026 3c 00             DHWTemp  60.00
[18:14:43][  30528| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:43][  29608| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:14:44][  30616| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:44][  30616| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:45][  30624| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:45][  29280| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:45][  30376| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:45][  30384| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:46][  30128| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:46][  29456| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:47][  30352| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:47][  30352| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:14:48][  30336| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:48][  29416| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:48][  30336| 27912] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:49][  30336| 27912] printToDebug( 101): LM: WriteData 056 3c 00
Override check 0
Override check 1
Override check 2
[18:14:49][  30336| 27912] printToDebug( 103): LS: WriteAck  056 3c 00
[18:14:50][  30616| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:50][  30368| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:50][  29696| 26616] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:51][  30632| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:51][  29288| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:51][  30632| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:52][  30624| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:14:53][  30288| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:53][  29032| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:53][  29704| 26616] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:14:54][  30336| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:14:54][  30336| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:14:55][  30336| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:14:55][  30088| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:55][  30224| 27912] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:14:56][  30352| 27912] printToDebug( 101): LM: WriteData 002 00 30
Hijacked message, returning ACK
[18:14:57][  30336| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:14:57][  30000| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:14:57][  29416| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:14:58][  30336| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:14:58][  28992| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:14:58][  30336| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:14:59][  30352| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:14:59][  30352| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:15:00][  30632| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:15:00][  30384| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:00][  30528| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:15:01][  30624| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:15:01][  30624| 27912] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:15:02][  30616| 27912] printToDebug( 101): LM: ReadData  027 1b 00            Toutside  27.00
[18:15:02][  29272| 27912] printToDebug( 103): LS: ReadAck   027 1b 00            Toutside  27.00
[18:15:02][  30368| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:03][  30336| 27912] printToDebug( 101): LM: ReadData  003 00 00
[18:15:03][  30080| 27912] printToDebug( 103): LS: ReadAck   003 01 02
Not caputed READ_ACK for 3
[18:15:04][  30080| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:15:05][  29944| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:15:05][  30368| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:05][  30504| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:15:06][  30624| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:15:06][  29280| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:15:06][  30536| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:15:07][  30528| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:15:07][  30640| 27912] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:15:08][  30392| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:15:08][  29048| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:15:08][  30376| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:09][  29032| 26616] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
<- Timeout
[18:15:10][  29280| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:15:10][  30376| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:10][  29032| 27264] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:15:11][  30056| 27912] printToDebug( 101): LM: ReadData  005 00 00
[18:15:11][  30056| 27912] printToDebug( 103): LS: ReadAck   005 00 ff
[18:15:12][  30584| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:15:12][  30368| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
<- Timeout
[18:15:13][  30616| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:15:14][  29272| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:15:14][  29272| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
[18:15:15][  30336| 27912] printToDebug( 101): LM: WriteData 001 00 00                Tset   0.00
Override check 0
Override found: and changed to 40.0
>> [MODIFIED - NEW VERSION BELOW] << 
[18:15:15][  28992| 27912] printToDebug( 101): LM: WriteData 001 28 00                Tset  40.00
[18:15:15][  29416| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:15][  30336| 27912] printToDebug( 103): LS: WriteAck  001 28 00                Tset  40.00
[18:15:16][  30696| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:15:17][  29680| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
<- Timeout
[18:15:18][  28992| 27912] printToDebug( 101): LM: ReadData  017 00 00              RelMod   0.00
[18:15:18][  30088| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:18][  27400| 26616] printToDebug( 103): LS: ReadAck   017 00 00              RelMod   0.00
[18:15:19][  30336| 27912] printToDebug( 101): LM: ReadData  025 00 00             Tboiler   0.00
[18:15:19][  30336| 27912] printToDebug( 103): LS: ReadAck   025 41 00             Tboiler  65.00
[18:15:20][  30352| 27912] printToDebug( 101): LM: ReadData  028 00 00                Tret   0.00
[18:15:20][  28672| 27912] printToDebug( 103): LS: ReadAck   028 40 00                Tret  64.00
[18:15:20][  29432| 27912] processAPI  (  25): from[192.168.2.108] URI[/api/v0/status] method[GET] 
[18:15:21][  30336| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
<- Timeout
[18:15:22][  28992| 27912] printToDebug( 101): LM: ReadData  000 02 00[ Status HB -> DHW ]
[18:15:22][  30336| 27912] printToDebug( 103): LS: ReadAck   000 02 00[ Status HB -> DHW ]
