
---------- Begin Simulation Statistics ----------
final_tick                                 1019976500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  89786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 849804                       # Number of bytes of host memory used
host_op_rate                                    90409                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    11.14                       # Real time elapsed on the host
host_tick_rate                               91578495                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000001                       # Number of instructions simulated
sim_ops                                       1006944                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001020                       # Number of seconds simulated
sim_ticks                                  1019976500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.629361                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  200259                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               201004                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               909                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            202230                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  1                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             174                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              173                       # Number of indirect misses.
system.cpu.branchPred.lookups                  207960                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2373                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           43                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    763698                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   764214                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               711                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     134686                       # Number of branches committed
system.cpu.commit.bw_lim_events                 48876                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              31                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          202647                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              1000027                       # Number of instructions committed
system.cpu.commit.committedOps                1006970                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      1980069                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.508553                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.551478                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1700610     85.89%     85.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        86232      4.35%     90.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        12636      0.64%     90.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        49497      2.50%     93.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        58375      2.95%     96.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        21656      1.09%     97.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1122      0.06%     97.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1065      0.05%     97.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        48876      2.47%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1980069                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 2158                       # Number of function calls committed.
system.cpu.commit.int_insts                    879162                       # Number of committed integer instructions.
system.cpu.commit.loads                        161698                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            5      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           625681     62.14%     62.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             633      0.06%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                2      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             1      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              19      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              20      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     62.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             23      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     62.21% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          161698     16.06%     78.26% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         218868     21.74%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1006970                       # Class of committed instruction
system.cpu.commit.refs                         380566                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                       339                       # Number of committed Vector instructions.
system.cpu.committedInsts                     1000001                       # Number of Instructions Simulated
system.cpu.committedOps                       1006944                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.039952                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.039952                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               1723089                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   200                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved               185220                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                1244382                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    79865                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    142993                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   2235                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   731                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 57631                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                      207960                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     65542                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       1928986                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   425                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           73                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                        1301416                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    4866                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.101943                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              74316                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             202633                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.637963                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2005813                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.653261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.737018                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1719997     85.75%     85.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3064      0.15%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    25860      1.29%     87.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1134      0.06%     87.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   190750      9.51%     96.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     5007      0.25%     97.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     6339      0.32%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     3232      0.16%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    50430      2.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2005813                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           34141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  787                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   184878                       # Number of branches executed
system.cpu.iew.exec_nop                            48                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.594085                       # Inst execution rate
system.cpu.iew.exec_refs                       433072                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     268800                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   25077                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                163652                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 45                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               340                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               269813                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1215696                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                164272                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               870                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1211907                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     19                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 98037                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   2235                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 98052                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked         79867                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             3761                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            4                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1954                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        50944                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              9                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          487                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            300                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1572543                       # num instructions consuming a value
system.cpu.iew.wb_count                       1163055                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.418707                       # average fanout of values written-back
system.cpu.iew.wb_producers                    658435                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.570138                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1209874                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1604767                       # number of integer regfile reads
system.cpu.int_regfile_writes                  758466                       # number of integer regfile writes
system.cpu.ipc                               0.490208                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.490208                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 7      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                778565     64.20%     64.20% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  635      0.05%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     3      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  1      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   27      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   28      0.00%     64.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   28      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  25      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     64.26% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               164416     13.56%     77.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              269043     22.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1212778                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       23043                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019000                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     501      2.17%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      2.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.01%      2.18% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      3      0.01%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      2.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  21776     94.50%     96.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   761      3.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1235196                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            4453310                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1162587                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1423183                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1215603                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1212778                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  45                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          208699                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               184                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             14                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       244626                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2005813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.604632                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.371844                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1589415     79.24%     79.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              121707      6.07%     85.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               32727      1.63%     86.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              100683      5.02%     91.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              109857      5.48%     97.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               28103      1.40%     98.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               20343      1.01%     99.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                2257      0.11%     99.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 721      0.04%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2005813                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.594512                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                    618                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads               1285                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses          468                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              1173                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads              2490                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2607                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               163652                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              269813                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1879193                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     81                       # number of misc regfile writes
system.cpu.numCycles                          2039954                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  123771                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1270067                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   8647                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   101284                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    360                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     2                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               2968789                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1219744                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1533712                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    177646                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                1584907                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   2235                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               1596635                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   263630                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups          1616311                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           4242                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                110                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    380064                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             50                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              861                       # Number of vector rename lookups
system.cpu.rob.rob_reads                      3121102                       # The number of ROB reads
system.cpu.rob.rob_writes                     2444992                       # The number of ROB writes
system.cpu.timesIdled                             325                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      523                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     126                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        83432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        182615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        94889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          419                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       194135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            419                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                545                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        78175                       # Transaction distribution
system.membus.trans_dist::CleanEvict              104                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2717                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2717                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           545                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         95921                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       180724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 180724                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5211968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5211968                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             99183                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   99183    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               99183                       # Request fanout histogram
system.membus.reqLayer0.occupancy           506494750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              49.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17363000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               546                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       172737                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             628                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2717                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2717                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           422                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        95924                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        95921                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       292191                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                293035                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        27008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      6233600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                6260608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           78701                       # Total snoops (count)
system.tol2bus.snoopTraffic                   5003392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           177947                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002360                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.048525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 177527     99.76%     99.76% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    420      0.24%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             177947                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          191738479                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             18.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52222000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            633000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                    1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        1                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   1                       # number of overall hits
system.l2.overall_hits::total                       1                       # number of overall hits
system.l2.demand_misses::.cpu.inst                421                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2841                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3262                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               421                       # number of overall misses
system.l2.overall_misses::.cpu.data              2841                       # number of overall misses
system.l2.overall_misses::total                  3262                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     33556500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    225493500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        259050000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     33556500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    225493500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       259050000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              422                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2841                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 3263                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             422                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2841                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                3263                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.997630                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999694                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.997630                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999694                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79706.650831                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79371.172122                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79414.469651                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79706.650831                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79371.172122                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79414.469651                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               78178                       # number of writebacks
system.l2.writebacks::total                     78178                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           421                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2841                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3262                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          421                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2841                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3262                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     29346500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    197083500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    226430000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     29346500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    197083500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    226430000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.997630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999694                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.997630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999694                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69706.650831                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69371.172122                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69414.469651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69706.650831                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69371.172122                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69414.469651                       # average overall mshr miss latency
system.l2.replacements                          78701                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        94559                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            94559                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        94559                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        94559                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data            2717                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2717                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    214780000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     214780000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2717                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79050.423261                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79050.423261                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2717                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    187610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    187610000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69050.423261                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69050.423261                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              421                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     33556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     33556500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            422                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.997630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.997630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79706.650831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79706.650831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          421                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     29346500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     29346500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.997630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.997630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69706.650831                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69706.650831                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.cpu.data          124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             124                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     10713500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     10713500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           124                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86399.193548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86399.193548                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          124                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      9473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      9473500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76399.193548                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76399.193548                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data        95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           95924                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data        95924                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         95924                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        95924                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   2020403945                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   2020403945                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 21062.548945                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21062.548945                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 12702.052227                       # Cycle average of tags in use
system.l2.tags.total_refs                       97926                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     95085                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.029879                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks   11417.668244                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       175.283495                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1109.100487                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.696879                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.010698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.067694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.775272                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0         1137                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         7078                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         8165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3196685                       # Number of tag accesses
system.l2.tags.data_accesses                  3196685                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          26944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         181824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             208768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         26944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      5003200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         5003200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2841                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        78175                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              78175                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          26416295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         178262931                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             204679225                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     26416295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26416295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     4905211051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           4905211051                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     4905211051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         26416295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        178262931                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5109890277                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     78175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2841.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000028814750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           23                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           24                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                6985                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              78750                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3262                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      78175                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3262                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    78175                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               192                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               208                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              178                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              302                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              4740                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              4729                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              4886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4900                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              4937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              4964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4890                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             4856                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             4822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             4840                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4966                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4963                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.19                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      40.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     30510250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16310000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                91672750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      9353.23                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                28103.23                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                      5153                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     2875                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   43492                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.14                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.63                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3262                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                78175                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1468                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1237                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     70                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    208                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    698                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    774                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1005                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2870                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   3425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   4074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   4382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   5172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   5573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   6161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   6495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  18896                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        34995                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    148.795657                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   119.540198                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   115.519427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        15051     43.01%     43.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13457     38.45%     81.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4563     13.04%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1407      4.02%     98.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          288      0.82%     99.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           74      0.21%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           33      0.09%     99.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            6      0.02%     99.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          116      0.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        34995                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     135.916667                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    665.852962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            23     95.83%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      4.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            24                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           23                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      77.869565                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     41.638362                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    133.815105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31            13     56.52%     56.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47             5     21.74%     78.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95             1      4.35%     82.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111            1      4.35%     86.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127            1      4.35%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415            1      4.35%     95.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::560-575            1      4.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            23                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 208768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 4999232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  208768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              5003200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       204.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      4901.32                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    204.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   4905.21                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        39.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   38.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1019960500                       # Total gap between requests
system.mem_ctrls.avgGap                      12524.53                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        26944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       181824                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      4999232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 26416294.885225296021                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 178262930.567517966032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 4901320765.723524093628                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2841                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        78175                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12021250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     79651500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  44247186000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28554.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28036.43                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    566001.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            124999980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             66412500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            12616380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          205010280                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        402032400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         53117760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          944092500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        925.602208                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    132747000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     33800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    853429500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            124942860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             66378345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            10674300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          202723920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     79903200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        398472750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         56115360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          939210735                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        920.816053                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    140448000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     33800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    845728500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst        64973                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            64973                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        64973                       # number of overall hits
system.cpu.icache.overall_hits::total           64973                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          569                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            569                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          569                       # number of overall misses
system.cpu.icache.overall_misses::total           569                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     43609997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     43609997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     43609997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     43609997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        65542                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        65542                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        65542                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        65542                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008681                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008681                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008681                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008681                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76643.228471                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76643.228471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76643.228471                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76643.228471                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          711                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    64.636364                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          147                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          422                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          422                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          422                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     34205997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     34205997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     34205997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     34205997                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006439                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81056.864929                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81056.864929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81056.864929                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81056.864929                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        64973                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           64973                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          569                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           569                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     43609997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     43609997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        65542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        65542                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008681                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76643.228471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76643.228471                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          422                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     34205997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     34205997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81056.864929                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81056.864929                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.886405                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               65395                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               422                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.964455                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.886405                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.100070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.100070                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          422                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.103027                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            262590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           262590                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       259632                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           259632                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       259637                       # number of overall hits
system.cpu.dcache.overall_hits::total          259637                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       118215                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         118215                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118218                       # number of overall misses
system.cpu.dcache.overall_misses::total        118218                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4704948175                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4704948175                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4704948175                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4704948175                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       377847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       377847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       377855                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       377855                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.312865                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.312865                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.312866                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.312866                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 39799.925348                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39799.925348                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 39798.915351                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39798.915351                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1551545                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             91840                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    16.894000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        94561                       # number of writebacks
system.cpu.dcache.writebacks::total             94561                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        19453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        19453                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        19453                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        19453                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        98762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        98762                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        98765                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        98765                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3455048042                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3455048042                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3455310042                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3455310042                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.261381                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.261381                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.261383                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.261383                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 34983.577105                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34983.577105                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 34985.167235                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34985.167235                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94666                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       158666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          158666                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26174000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       159026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       159026                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002264                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 72705.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72705.555556                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          240                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          240                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          120                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     10558500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     10558500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000755                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 87987.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87987.500000                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       100965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         100965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21935                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1357714625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1357714625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       122900                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.178478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.178478                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61897.179166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61897.179166                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        19213                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        19213                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2722                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2722                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    219345992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    219345992                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022148                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80582.656870                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80582.656870                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data            5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             5                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            8                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.375000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       262000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.375000                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 87333.333333                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            1                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data        95920                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total        95920                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   3321059550                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   3321059550                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total        95921                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.999990                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.999990                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 34623.222998                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 34623.222998                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data        95920                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total        95920                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   3225143550                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   3225143550                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.999990                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.999990                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 33623.264700                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 33623.264700                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.041667                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.041667                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           20                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3650.092021                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              358442                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             98762                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.629351                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            268500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3650.092021                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.891136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.891136                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0         1143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1         2953                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3121954                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3121954                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1019976500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1019976500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
