$date
	Sun Dec  4 14:32:07 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module compare_tb $end
$var wire 1 ! vga_pixelread_valid $end
$var wire 1 " vga_pixeladdr_valid $end
$var wire 1 # bram_pixelwrite_valid $end
$var wire 8 $ bram_pixel_out [7:0] $end
$var wire 17 % bram_pixel_addr [16:0] $end
$var reg 8 & bram_pixel_in [7:0] $end
$var reg 1 ' clk_in $end
$var reg 2 ( color_sel [1:0] $end
$var reg 1 ) com_valid_in $end
$var reg 11 * hcount_in [10:0] $end
$var reg 1 + rst_in $end
$var reg 10 , vcount_in [9:0] $end
$var reg 1 - write_erase_sel $end
$var reg 11 . x_com_in [10:0] $end
$var reg 10 / y_com_in [9:0] $end
$var reg 6 0 y_in [5:0] $end
$scope module uut $end
$var wire 1 ' clk_in $end
$var wire 2 1 color_select [1:0] $end
$var wire 1 ) com_valid_in $end
$var wire 11 2 hcount [10:0] $end
$var wire 8 3 pixel_from_bram [7:0] $end
$var wire 1 + rst_in $end
$var wire 10 4 vcount [9:0] $end
$var wire 1 - write_erase_select $end
$var wire 11 5 x_com_in [10:0] $end
$var wire 10 6 y_com_in [9:0] $end
$var wire 6 7 y_pixel [5:0] $end
$var reg 1 8 address_in_com_flag $end
$var reg 17 9 com_address [16:0] $end
$var reg 153 : com_addresses_around [152:0] $end
$var reg 1 ; com_received_flag $end
$var reg 11 < curr_hcount [10:0] $end
$var reg 10 = curr_vcount [9:0] $end
$var reg 3 > inner_state [2:0] $end
$var reg 17 ? pixel_addr_forbram [16:0] $end
$var reg 8 @ pixel_for_bram [7:0] $end
$var reg 8 A pixel_yvalue [7:0] $end
$var reg 1 " pixeladdr_forvga_valid $end
$var reg 1 ! pixelread_forvga_valid $end
$var reg 1 # valid_pixel_forbram $end
$var reg 11 B x_com_current [10:0] $end
$var reg 10 C y_com_current [9:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 D i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
x;
bx :
bx 9
x8
b0 7
b0 6
b0 5
b0 4
bx 3
b0 2
b1 1
b0 0
b0 /
b0 .
0-
b0 ,
0+
b0 *
0)
b1 (
0'
bx &
bx %
bx $
x#
x"
x!
$end
#5000
1'
#10000
0'
1+
#15000
b0 :
b0 A
b0 =
b0 <
0#
b0 >
1'
#20000
0'
0+
#25000
0!
b111110110010110 9
b1100100 C
b10010110 B
1;
1'
1)
b1100100 /
b1100100 6
b10010110 .
b10010110 5
#30000
0'
#35000
b111110101100100 %
b111110101100100 ?
b1100100 =
b1100100 <
b10101 A
b1 >
b1111110110101110011111101101011000111111011010101001111101100101110011111011001011000111110110010101001111100010101110011111000101011000111110001010101 :
0;
1'
b10101 0
b10101 7
b1100100 ,
b1100100 4
b1100100 *
b1100100 2
b1 D
#40000
0'
#45000
08
b10 >
1;
1'
b10 D
#50000
0'
#55000
b11 >
0;
1'
b11 D
#60000
0'
#65000
b10101 $
b10101 @
1#
b100 >
1;
1'
b111111 &
b111111 3
b100 D
#70000
0'
#75000
0#
b101 >
0;
1'
b101 D
#80000
0'
#85000
1"
b110 >
1;
1'
b110 D
#90000
0'
#95000
0"
b111 >
0;
1'
b111 D
#100000
0'
#105000
1!
b0 >
1;
1'
b1000 D
#110000
0'
#115000
0!
b111110110010111 %
b111110110010111 ?
b10010111 <
b10111 A
b1 >
0;
1'
b10111 0
b10111 7
b10010111 *
b10010111 2
b1001 D
#120000
0'
#125000
18
b10 >
1;
1'
b1010 D
#130000
0'
#135000
b11 >
0;
1'
b1011 D
#140000
0'
#145000
b11000001 $
b11000001 @
1#
b100 >
1;
1'
b100000 &
b100000 3
b1100 D
#150000
0'
#155000
0#
b101 >
0;
1'
b1101 D
#160000
0'
#165000
1"
b110 >
1;
1'
b1110 D
#170000
0'
#175000
0"
b111 >
0;
1'
b1111 D
#180000
0'
#185000
1!
b0 >
1;
1'
b10000 D
#190000
0'
#195000
0!
0;
1'
b10001 D
