<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Git\gowin\PolyphonyMatrix\impl\gwsynthesis\LEDMatrix.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Git\gowin\PolyphonyMatrix\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jan 14 18:08:02 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1076</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>835</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>7</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>oneSecondOverflow</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>inst_2/n4154_8</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_2/n4133_s5/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>50.490(MHz)</td>
<td>11</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>oneSecondOverflow</td>
<td>50.000(MHz)</td>
<td>507.711(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of inst_2/n4154_8!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oneSecondOverflow</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>oneSecondOverflow</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_2/n4154_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_2/n4154_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-90.386</td>
<td>inst_2/m_main_cj_time2_30_s2/Q</td>
<td>inst_2/FONT_DATA_0_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>0.164</td>
<td>99.791</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-89.988</td>
<td>inst_2/m_main_cj_time2_30_s2/Q</td>
<td>inst_2/FONT_DATA_5_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>0.164</td>
<td>99.393</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-89.988</td>
<td>inst_2/m_main_cj_time2_30_s2/Q</td>
<td>inst_2/FONT_DATA_6_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>0.164</td>
<td>99.393</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-89.325</td>
<td>inst_2/m_main_cj_time2_30_s2/Q</td>
<td>inst_2/FONT_DATA_7_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>0.164</td>
<td>98.730</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-87.562</td>
<td>inst_2/m_main_cj_time2_30_s2/Q</td>
<td>inst_2/FONT_DATA_3_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>0.164</td>
<td>96.967</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-86.881</td>
<td>inst_2/m_main_cj_time2_30_s2/Q</td>
<td>inst_2/FONT_DATA_2_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>0.164</td>
<td>96.287</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-86.816</td>
<td>inst_2/m_main_cj_time2_30_s2/Q</td>
<td>inst_2/FONT_DATA_4_s0/D</td>
<td>clk:[R]</td>
<td>inst_2/n4154_8:[F]</td>
<td>10.000</td>
<td>0.164</td>
<td>96.222</td>
</tr>
<tr>
<td>8</td>
<td>0.194</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.406</td>
</tr>
<tr>
<td>9</td>
<td>0.286</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.314</td>
</tr>
<tr>
<td>10</td>
<td>0.316</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.284</td>
</tr>
<tr>
<td>11</td>
<td>0.420</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.180</td>
</tr>
<tr>
<td>12</td>
<td>0.496</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.104</td>
</tr>
<tr>
<td>13</td>
<td>0.501</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.099</td>
</tr>
<tr>
<td>14</td>
<td>0.501</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.099</td>
</tr>
<tr>
<td>15</td>
<td>0.589</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
<td>inst_2/m_main_cj_t657_1_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>19.011</td>
</tr>
<tr>
<td>16</td>
<td>1.029</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_30_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>18.571</td>
</tr>
<tr>
<td>17</td>
<td>1.181</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
<td>inst_2/m_main_cj_time2_12_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>18.419</td>
</tr>
<tr>
<td>18</td>
<td>1.891</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
<td>inst_2/m_main_cj_time2_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.709</td>
</tr>
<tr>
<td>19</td>
<td>2.114</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_22_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.486</td>
</tr>
<tr>
<td>20</td>
<td>2.133</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_29_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.467</td>
</tr>
<tr>
<td>21</td>
<td>2.311</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_27_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>17.289</td>
</tr>
<tr>
<td>22</td>
<td>2.660</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
<td>inst_2/m_main_cj_time2_15_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.940</td>
</tr>
<tr>
<td>23</td>
<td>2.858</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
<td>inst_2/m_main_cj_time2_9_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.742</td>
</tr>
<tr>
<td>24</td>
<td>2.924</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
<td>inst_2/m_main_cj_time2_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.676</td>
</tr>
<tr>
<td>25</td>
<td>2.941</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/Q</td>
<td>inst_2/m_main_cj_i_inl13_21_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>16.659</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3/Q</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[31]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[31]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>4</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[31]_6_s2/Q</td>
<td>inst_2/m_main_cj_array743[31]_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[31]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[31]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[30]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[30]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[29]_2_s2/Q</td>
<td>inst_2/m_main_cj_array743[29]_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[29]_3_s2/Q</td>
<td>inst_2/m_main_cj_array743[29]_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[29]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[29]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[29]_6_s2/Q</td>
<td>inst_2/m_main_cj_array743[29]_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[28]_3_s2/Q</td>
<td>inst_2/m_main_cj_array743[28]_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[28]_6_s2/Q</td>
<td>inst_2/m_main_cj_array743[28]_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[27]_0_s2/Q</td>
<td>inst_2/m_main_cj_array743[27]_0_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[27]_4_s2/Q</td>
<td>inst_2/m_main_cj_array743[27]_4_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[26]_2_s2/Q</td>
<td>inst_2/m_main_cj_array743[26]_2_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[26]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[26]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[26]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[26]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[25]_6_s2/Q</td>
<td>inst_2/m_main_cj_array743[25]_6_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[24]_3_s2/Q</td>
<td>inst_2/m_main_cj_array743[24]_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[23]_7_s2/Q</td>
<td>inst_2/m_main_cj_array743[23]_7_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[22]_3_s2/Q</td>
<td>inst_2/m_main_cj_array743[22]_3_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>inst_2/m_main_cj_array743[22]_5_s2/Q</td>
<td>inst_2/m_main_cj_array743[22]_5_s2/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.990</td>
<td>9.240</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>oneSecondOverflow</td>
<td>oneSecondCLK_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/boardLED1_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/col_2_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/row_6_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_i_inl13_30_s2</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_old_rotary1_a2_s2</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_array743[14]_0_s2</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_array743[14]_2_s2</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clk</td>
<td>inst_2/m_main_cj_windowCounter2_14_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-90.386</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>101.017</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>inst_2/m_main_cj_time2_30_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_30_s2/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s330/I1</td>
</tr>
<tr>
<td>3.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s330/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s312/I3</td>
</tr>
<tr>
<td>5.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s312/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s283/I2</td>
</tr>
<tr>
<td>7.428</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s283/F</td>
</tr>
<tr>
<td>8.727</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s268/I1</td>
</tr>
<tr>
<td>9.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s268/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s358/I0</td>
</tr>
<tr>
<td>11.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s358/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s272/I0</td>
</tr>
<tr>
<td>12.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s272/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s246/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s246/F</td>
</tr>
<tr>
<td>16.160</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.064</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.163</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>20.984</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>21.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.115</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s173/I0</td>
</tr>
<tr>
<td>24.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s173/F</td>
</tr>
<tr>
<td>25.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s151/I2</td>
</tr>
<tr>
<td>26.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s151/F</td>
</tr>
<tr>
<td>26.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s163/I1</td>
</tr>
<tr>
<td>27.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s163/F</td>
</tr>
<tr>
<td>28.170</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s159/I3</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s159/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s143/I2</td>
</tr>
<tr>
<td>31.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s143/F</td>
</tr>
<tr>
<td>32.277</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s135/I3</td>
</tr>
<tr>
<td>33.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s135/F</td>
</tr>
<tr>
<td>34.158</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s107/I1</td>
</tr>
<tr>
<td>35.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s107/F</td>
</tr>
<tr>
<td>36.407</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I0</td>
</tr>
<tr>
<td>37.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>38.546</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s113/I2</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s113/F</td>
</tr>
<tr>
<td>40.135</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s83/I3</td>
</tr>
<tr>
<td>40.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s83/F</td>
</tr>
<tr>
<td>41.771</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I0</td>
</tr>
<tr>
<td>42.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s63/I2</td>
</tr>
<tr>
<td>44.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s63/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s31/I3</td>
</tr>
<tr>
<td>46.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s31/F</td>
</tr>
<tr>
<td>48.595</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s35/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s35/F</td>
</tr>
<tr>
<td>50.717</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s19/I0</td>
</tr>
<tr>
<td>51.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s19/F</td>
</tr>
<tr>
<td>52.360</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s12/I1</td>
</tr>
<tr>
<td>52.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s12/F</td>
</tr>
<tr>
<td>53.815</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s129/I1</td>
</tr>
<tr>
<td>54.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s129/F</td>
</tr>
<tr>
<td>55.299</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s93/I2</td>
</tr>
<tr>
<td>56.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s93/F</td>
</tr>
<tr>
<td>57.135</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s56/I3</td>
</tr>
<tr>
<td>58.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s56/F</td>
</tr>
<tr>
<td>59.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s91/I0</td>
</tr>
<tr>
<td>60.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s91/F</td>
</tr>
<tr>
<td>61.622</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s63/I0</td>
</tr>
<tr>
<td>62.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s63/F</td>
</tr>
<tr>
<td>63.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s36/I1</td>
</tr>
<tr>
<td>64.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s36/F</td>
</tr>
<tr>
<td>65.520</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s14/I1</td>
</tr>
<tr>
<td>66.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s14/F</td>
</tr>
<tr>
<td>67.373</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s9/I0</td>
</tr>
<tr>
<td>68.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s9/F</td>
</tr>
<tr>
<td>69.293</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s70/I2</td>
</tr>
<tr>
<td>70.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s70/F</td>
</tr>
<tr>
<td>71.442</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s82/I3</td>
</tr>
<tr>
<td>72.503</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s82/F</td>
</tr>
<tr>
<td>72.922</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s51/I2</td>
</tr>
<tr>
<td>73.954</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s51/F</td>
</tr>
<tr>
<td>75.275</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I1</td>
</tr>
<tr>
<td>76.301</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.734</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>77.766</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.580</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.396</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s6/I0</td>
</tr>
<tr>
<td>82.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s6/F</td>
</tr>
<tr>
<td>82.452</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s8/I0</td>
</tr>
<tr>
<td>83.484</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s8/F</td>
</tr>
<tr>
<td>83.820</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s2/I3</td>
</tr>
<tr>
<td>84.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s2/F</td>
</tr>
<tr>
<td>85.740</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s1/I0</td>
</tr>
<tr>
<td>86.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s1/F</td>
</tr>
<tr>
<td>87.708</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td>inst_2/m_main_cj_t636_inl2_2_s/I0</td>
</tr>
<tr>
<td>88.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_2_s/COUT</td>
</tr>
<tr>
<td>88.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/CIN</td>
</tr>
<tr>
<td>88.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>88.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>89.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/SUM</td>
</tr>
<tr>
<td>90.193</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>inst_2/m_main_cj_t637_inl2_4_s/I1</td>
</tr>
<tr>
<td>90.743</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/CIN</td>
</tr>
<tr>
<td>90.800</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>90.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>91.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>92.686</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>93.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>94.550</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][A]</td>
<td>inst_2/n4061_s5/I3</td>
</tr>
<tr>
<td>95.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s5/F</td>
</tr>
<tr>
<td>95.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>inst_2/n4061_s2/I1</td>
</tr>
<tr>
<td>96.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s2/F</td>
</tr>
<tr>
<td>97.698</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>inst_2/n4061_s0/I2</td>
</tr>
<tr>
<td>98.520</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s0/F</td>
</tr>
<tr>
<td>99.346</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[0][A]</td>
<td>inst_2/n4082_s0/I1</td>
</tr>
<tr>
<td>99.971</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C21[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s0/F</td>
</tr>
<tr>
<td>101.017</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C21[0][B]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/FONT_DATA_0_s0/G</td>
</tr>
<tr>
<td>11.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_0_s0</td>
</tr>
<tr>
<td>10.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[2][A]</td>
<td>inst_2/FONT_DATA_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 50.623, 50.729%; route: 48.710, 48.812%; tC2Q: 0.458, 0.459%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-89.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>inst_2/m_main_cj_time2_30_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_30_s2/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s330/I1</td>
</tr>
<tr>
<td>3.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s330/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s312/I3</td>
</tr>
<tr>
<td>5.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s312/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s283/I2</td>
</tr>
<tr>
<td>7.428</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s283/F</td>
</tr>
<tr>
<td>8.727</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s268/I1</td>
</tr>
<tr>
<td>9.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s268/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s358/I0</td>
</tr>
<tr>
<td>11.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s358/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s272/I0</td>
</tr>
<tr>
<td>12.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s272/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s246/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s246/F</td>
</tr>
<tr>
<td>16.160</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.064</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.163</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>20.984</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>21.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.115</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s173/I0</td>
</tr>
<tr>
<td>24.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s173/F</td>
</tr>
<tr>
<td>25.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s151/I2</td>
</tr>
<tr>
<td>26.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s151/F</td>
</tr>
<tr>
<td>26.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s163/I1</td>
</tr>
<tr>
<td>27.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s163/F</td>
</tr>
<tr>
<td>28.170</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s159/I3</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s159/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s143/I2</td>
</tr>
<tr>
<td>31.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s143/F</td>
</tr>
<tr>
<td>32.277</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s135/I3</td>
</tr>
<tr>
<td>33.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s135/F</td>
</tr>
<tr>
<td>34.158</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s107/I1</td>
</tr>
<tr>
<td>35.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s107/F</td>
</tr>
<tr>
<td>36.407</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I0</td>
</tr>
<tr>
<td>37.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>38.546</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s113/I2</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s113/F</td>
</tr>
<tr>
<td>40.135</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s83/I3</td>
</tr>
<tr>
<td>40.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s83/F</td>
</tr>
<tr>
<td>41.771</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I0</td>
</tr>
<tr>
<td>42.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s63/I2</td>
</tr>
<tr>
<td>44.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s63/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s31/I3</td>
</tr>
<tr>
<td>46.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s31/F</td>
</tr>
<tr>
<td>48.595</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s35/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s35/F</td>
</tr>
<tr>
<td>50.717</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s19/I0</td>
</tr>
<tr>
<td>51.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s19/F</td>
</tr>
<tr>
<td>52.360</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s12/I1</td>
</tr>
<tr>
<td>52.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s12/F</td>
</tr>
<tr>
<td>53.815</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s129/I1</td>
</tr>
<tr>
<td>54.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s129/F</td>
</tr>
<tr>
<td>55.299</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s93/I2</td>
</tr>
<tr>
<td>56.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s93/F</td>
</tr>
<tr>
<td>57.135</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s56/I3</td>
</tr>
<tr>
<td>58.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s56/F</td>
</tr>
<tr>
<td>59.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s91/I0</td>
</tr>
<tr>
<td>60.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s91/F</td>
</tr>
<tr>
<td>61.622</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s63/I0</td>
</tr>
<tr>
<td>62.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s63/F</td>
</tr>
<tr>
<td>63.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s36/I1</td>
</tr>
<tr>
<td>64.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s36/F</td>
</tr>
<tr>
<td>65.520</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s14/I1</td>
</tr>
<tr>
<td>66.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s14/F</td>
</tr>
<tr>
<td>67.373</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s9/I0</td>
</tr>
<tr>
<td>68.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s9/F</td>
</tr>
<tr>
<td>69.293</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s70/I2</td>
</tr>
<tr>
<td>70.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s70/F</td>
</tr>
<tr>
<td>71.442</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s82/I3</td>
</tr>
<tr>
<td>72.503</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s82/F</td>
</tr>
<tr>
<td>72.922</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s51/I2</td>
</tr>
<tr>
<td>73.954</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s51/F</td>
</tr>
<tr>
<td>75.275</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I1</td>
</tr>
<tr>
<td>76.301</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.734</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>77.766</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.580</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.396</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s6/I0</td>
</tr>
<tr>
<td>82.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s6/F</td>
</tr>
<tr>
<td>82.452</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s8/I0</td>
</tr>
<tr>
<td>83.484</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s8/F</td>
</tr>
<tr>
<td>83.820</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s2/I3</td>
</tr>
<tr>
<td>84.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s2/F</td>
</tr>
<tr>
<td>85.740</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s1/I0</td>
</tr>
<tr>
<td>86.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s1/F</td>
</tr>
<tr>
<td>87.708</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td>inst_2/m_main_cj_t636_inl2_2_s/I0</td>
</tr>
<tr>
<td>88.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_2_s/COUT</td>
</tr>
<tr>
<td>88.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/CIN</td>
</tr>
<tr>
<td>88.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>88.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>89.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/SUM</td>
</tr>
<tr>
<td>90.193</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>inst_2/m_main_cj_t637_inl2_4_s/I1</td>
</tr>
<tr>
<td>90.743</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/CIN</td>
</tr>
<tr>
<td>90.800</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>90.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>91.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>92.194</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>inst_2/n4063_s5/I1</td>
</tr>
<tr>
<td>93.220</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s5/F</td>
</tr>
<tr>
<td>93.651</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>inst_2/n4063_s11/I3</td>
</tr>
<tr>
<td>94.750</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s11/F</td>
</tr>
<tr>
<td>94.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>inst_2/n4063_s8/I2</td>
</tr>
<tr>
<td>95.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s8/F</td>
</tr>
<tr>
<td>95.793</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>inst_2/n4063_s4/I0</td>
</tr>
<tr>
<td>96.615</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s4/F</td>
</tr>
<tr>
<td>97.909</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>inst_2/n4063_s0/I3</td>
</tr>
<tr>
<td>98.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s0/F</td>
</tr>
<tr>
<td>99.993</td>
<td>1.458</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>inst_2/n4066_s0/I0</td>
</tr>
<tr>
<td>100.619</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4066_s0/F</td>
</tr>
<tr>
<td>100.619</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C21[0][B]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>inst_2/FONT_DATA_5_s0/G</td>
</tr>
<tr>
<td>11.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_5_s0</td>
</tr>
<tr>
<td>10.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[2][B]</td>
<td>inst_2/FONT_DATA_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>56</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.521, 51.835%; route: 47.414, 47.703%; tC2Q: 0.458, 0.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-89.988</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>100.619</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>inst_2/m_main_cj_time2_30_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_30_s2/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s330/I1</td>
</tr>
<tr>
<td>3.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s330/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s312/I3</td>
</tr>
<tr>
<td>5.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s312/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s283/I2</td>
</tr>
<tr>
<td>7.428</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s283/F</td>
</tr>
<tr>
<td>8.727</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s268/I1</td>
</tr>
<tr>
<td>9.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s268/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s358/I0</td>
</tr>
<tr>
<td>11.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s358/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s272/I0</td>
</tr>
<tr>
<td>12.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s272/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s246/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s246/F</td>
</tr>
<tr>
<td>16.160</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.064</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.163</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>20.984</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>21.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.115</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s173/I0</td>
</tr>
<tr>
<td>24.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s173/F</td>
</tr>
<tr>
<td>25.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s151/I2</td>
</tr>
<tr>
<td>26.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s151/F</td>
</tr>
<tr>
<td>26.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s163/I1</td>
</tr>
<tr>
<td>27.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s163/F</td>
</tr>
<tr>
<td>28.170</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s159/I3</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s159/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s143/I2</td>
</tr>
<tr>
<td>31.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s143/F</td>
</tr>
<tr>
<td>32.277</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s135/I3</td>
</tr>
<tr>
<td>33.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s135/F</td>
</tr>
<tr>
<td>34.158</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s107/I1</td>
</tr>
<tr>
<td>35.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s107/F</td>
</tr>
<tr>
<td>36.407</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I0</td>
</tr>
<tr>
<td>37.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>38.546</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s113/I2</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s113/F</td>
</tr>
<tr>
<td>40.135</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s83/I3</td>
</tr>
<tr>
<td>40.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s83/F</td>
</tr>
<tr>
<td>41.771</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I0</td>
</tr>
<tr>
<td>42.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s63/I2</td>
</tr>
<tr>
<td>44.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s63/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s31/I3</td>
</tr>
<tr>
<td>46.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s31/F</td>
</tr>
<tr>
<td>48.595</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s35/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s35/F</td>
</tr>
<tr>
<td>50.717</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s19/I0</td>
</tr>
<tr>
<td>51.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s19/F</td>
</tr>
<tr>
<td>52.360</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s12/I1</td>
</tr>
<tr>
<td>52.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s12/F</td>
</tr>
<tr>
<td>53.815</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s129/I1</td>
</tr>
<tr>
<td>54.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s129/F</td>
</tr>
<tr>
<td>55.299</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s93/I2</td>
</tr>
<tr>
<td>56.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s93/F</td>
</tr>
<tr>
<td>57.135</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s56/I3</td>
</tr>
<tr>
<td>58.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s56/F</td>
</tr>
<tr>
<td>59.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s91/I0</td>
</tr>
<tr>
<td>60.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s91/F</td>
</tr>
<tr>
<td>61.622</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s63/I0</td>
</tr>
<tr>
<td>62.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s63/F</td>
</tr>
<tr>
<td>63.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s36/I1</td>
</tr>
<tr>
<td>64.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s36/F</td>
</tr>
<tr>
<td>65.520</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s14/I1</td>
</tr>
<tr>
<td>66.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s14/F</td>
</tr>
<tr>
<td>67.373</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s9/I0</td>
</tr>
<tr>
<td>68.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s9/F</td>
</tr>
<tr>
<td>69.293</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s70/I2</td>
</tr>
<tr>
<td>70.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s70/F</td>
</tr>
<tr>
<td>71.442</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s82/I3</td>
</tr>
<tr>
<td>72.503</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s82/F</td>
</tr>
<tr>
<td>72.922</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s51/I2</td>
</tr>
<tr>
<td>73.954</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s51/F</td>
</tr>
<tr>
<td>75.275</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I1</td>
</tr>
<tr>
<td>76.301</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.734</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>77.766</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.580</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.396</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s6/I0</td>
</tr>
<tr>
<td>82.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s6/F</td>
</tr>
<tr>
<td>82.452</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s8/I0</td>
</tr>
<tr>
<td>83.484</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s8/F</td>
</tr>
<tr>
<td>83.820</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s2/I3</td>
</tr>
<tr>
<td>84.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s2/F</td>
</tr>
<tr>
<td>85.740</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s1/I0</td>
</tr>
<tr>
<td>86.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s1/F</td>
</tr>
<tr>
<td>87.708</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td>inst_2/m_main_cj_t636_inl2_2_s/I0</td>
</tr>
<tr>
<td>88.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_2_s/COUT</td>
</tr>
<tr>
<td>88.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/CIN</td>
</tr>
<tr>
<td>88.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>88.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>89.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/SUM</td>
</tr>
<tr>
<td>90.193</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>inst_2/m_main_cj_t637_inl2_4_s/I1</td>
</tr>
<tr>
<td>90.743</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/CIN</td>
</tr>
<tr>
<td>90.800</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>90.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>91.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>92.194</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>inst_2/n4063_s5/I1</td>
</tr>
<tr>
<td>93.220</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s5/F</td>
</tr>
<tr>
<td>93.651</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>inst_2/n4063_s11/I3</td>
</tr>
<tr>
<td>94.750</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s11/F</td>
</tr>
<tr>
<td>94.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>inst_2/n4063_s8/I2</td>
</tr>
<tr>
<td>95.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s8/F</td>
</tr>
<tr>
<td>95.793</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>inst_2/n4063_s4/I0</td>
</tr>
<tr>
<td>96.615</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s4/F</td>
</tr>
<tr>
<td>97.909</td>
<td>1.294</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C21[3][B]</td>
<td>inst_2/n4063_s0/I3</td>
</tr>
<tr>
<td>98.535</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C21[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s0/F</td>
</tr>
<tr>
<td>100.619</td>
<td>2.084</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C21[0][B]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>inst_2/FONT_DATA_6_s0/G</td>
</tr>
<tr>
<td>11.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_6_s0</td>
</tr>
<tr>
<td>10.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C13[2][A]</td>
<td>inst_2/FONT_DATA_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 50.895, 51.206%; route: 48.040, 48.333%; tC2Q: 0.458, 0.461%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-89.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>99.956</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>inst_2/m_main_cj_time2_30_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_30_s2/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s330/I1</td>
</tr>
<tr>
<td>3.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s330/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s312/I3</td>
</tr>
<tr>
<td>5.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s312/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s283/I2</td>
</tr>
<tr>
<td>7.428</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s283/F</td>
</tr>
<tr>
<td>8.727</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s268/I1</td>
</tr>
<tr>
<td>9.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s268/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s358/I0</td>
</tr>
<tr>
<td>11.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s358/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s272/I0</td>
</tr>
<tr>
<td>12.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s272/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s246/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s246/F</td>
</tr>
<tr>
<td>16.160</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.064</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.163</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>20.984</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>21.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.115</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s173/I0</td>
</tr>
<tr>
<td>24.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s173/F</td>
</tr>
<tr>
<td>25.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s151/I2</td>
</tr>
<tr>
<td>26.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s151/F</td>
</tr>
<tr>
<td>26.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s163/I1</td>
</tr>
<tr>
<td>27.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s163/F</td>
</tr>
<tr>
<td>28.170</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s159/I3</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s159/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s143/I2</td>
</tr>
<tr>
<td>31.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s143/F</td>
</tr>
<tr>
<td>32.277</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s135/I3</td>
</tr>
<tr>
<td>33.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s135/F</td>
</tr>
<tr>
<td>34.158</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s107/I1</td>
</tr>
<tr>
<td>35.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s107/F</td>
</tr>
<tr>
<td>36.407</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I0</td>
</tr>
<tr>
<td>37.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>38.546</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s113/I2</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s113/F</td>
</tr>
<tr>
<td>40.135</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s83/I3</td>
</tr>
<tr>
<td>40.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s83/F</td>
</tr>
<tr>
<td>41.771</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I0</td>
</tr>
<tr>
<td>42.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s63/I2</td>
</tr>
<tr>
<td>44.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s63/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s31/I3</td>
</tr>
<tr>
<td>46.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s31/F</td>
</tr>
<tr>
<td>48.595</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s35/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s35/F</td>
</tr>
<tr>
<td>50.717</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s19/I0</td>
</tr>
<tr>
<td>51.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s19/F</td>
</tr>
<tr>
<td>52.360</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s12/I1</td>
</tr>
<tr>
<td>52.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s12/F</td>
</tr>
<tr>
<td>53.815</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s129/I1</td>
</tr>
<tr>
<td>54.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s129/F</td>
</tr>
<tr>
<td>55.299</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s93/I2</td>
</tr>
<tr>
<td>56.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s93/F</td>
</tr>
<tr>
<td>57.135</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s56/I3</td>
</tr>
<tr>
<td>58.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s56/F</td>
</tr>
<tr>
<td>59.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s91/I0</td>
</tr>
<tr>
<td>60.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s91/F</td>
</tr>
<tr>
<td>61.622</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s63/I0</td>
</tr>
<tr>
<td>62.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s63/F</td>
</tr>
<tr>
<td>63.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s36/I1</td>
</tr>
<tr>
<td>64.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s36/F</td>
</tr>
<tr>
<td>65.520</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s14/I1</td>
</tr>
<tr>
<td>66.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s14/F</td>
</tr>
<tr>
<td>67.373</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s9/I0</td>
</tr>
<tr>
<td>68.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s9/F</td>
</tr>
<tr>
<td>69.293</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s70/I2</td>
</tr>
<tr>
<td>70.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s70/F</td>
</tr>
<tr>
<td>71.442</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s82/I3</td>
</tr>
<tr>
<td>72.503</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s82/F</td>
</tr>
<tr>
<td>72.922</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s51/I2</td>
</tr>
<tr>
<td>73.954</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s51/F</td>
</tr>
<tr>
<td>75.275</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I1</td>
</tr>
<tr>
<td>76.301</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.734</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>77.766</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.580</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.396</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s6/I0</td>
</tr>
<tr>
<td>82.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s6/F</td>
</tr>
<tr>
<td>82.452</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s8/I0</td>
</tr>
<tr>
<td>83.484</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s8/F</td>
</tr>
<tr>
<td>83.820</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s2/I3</td>
</tr>
<tr>
<td>84.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s2/F</td>
</tr>
<tr>
<td>85.740</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s1/I0</td>
</tr>
<tr>
<td>86.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s1/F</td>
</tr>
<tr>
<td>87.708</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td>inst_2/m_main_cj_t636_inl2_2_s/I0</td>
</tr>
<tr>
<td>88.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_2_s/COUT</td>
</tr>
<tr>
<td>88.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/CIN</td>
</tr>
<tr>
<td>88.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>88.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>89.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/SUM</td>
</tr>
<tr>
<td>90.193</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>inst_2/m_main_cj_t637_inl2_4_s/I1</td>
</tr>
<tr>
<td>90.743</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/CIN</td>
</tr>
<tr>
<td>90.800</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>90.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>91.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>92.686</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>93.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>94.550</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][A]</td>
<td>inst_2/n4061_s5/I3</td>
</tr>
<tr>
<td>95.582</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s5/F</td>
</tr>
<tr>
<td>95.587</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td>inst_2/n4061_s2/I1</td>
</tr>
<tr>
<td>96.409</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C23[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s2/F</td>
</tr>
<tr>
<td>97.698</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[0][B]</td>
<td>inst_2/n4061_s0/I2</td>
</tr>
<tr>
<td>98.520</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C22[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4061_s0/F</td>
</tr>
<tr>
<td>99.956</td>
<td>1.436</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C21[0][B]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>inst_2/FONT_DATA_7_s0/G</td>
</tr>
<tr>
<td>11.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_7_s0</td>
</tr>
<tr>
<td>10.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C20[2][B]</td>
<td>inst_2/FONT_DATA_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>54</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 49.998, 50.641%; route: 48.274, 48.895%; tC2Q: 0.458, 0.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-87.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>98.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>inst_2/m_main_cj_time2_30_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_30_s2/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s330/I1</td>
</tr>
<tr>
<td>3.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s330/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s312/I3</td>
</tr>
<tr>
<td>5.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s312/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s283/I2</td>
</tr>
<tr>
<td>7.428</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s283/F</td>
</tr>
<tr>
<td>8.727</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s268/I1</td>
</tr>
<tr>
<td>9.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s268/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s358/I0</td>
</tr>
<tr>
<td>11.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s358/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s272/I0</td>
</tr>
<tr>
<td>12.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s272/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s246/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s246/F</td>
</tr>
<tr>
<td>16.160</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.064</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.163</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>20.984</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>21.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.115</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s173/I0</td>
</tr>
<tr>
<td>24.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s173/F</td>
</tr>
<tr>
<td>25.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s151/I2</td>
</tr>
<tr>
<td>26.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s151/F</td>
</tr>
<tr>
<td>26.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s163/I1</td>
</tr>
<tr>
<td>27.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s163/F</td>
</tr>
<tr>
<td>28.170</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s159/I3</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s159/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s143/I2</td>
</tr>
<tr>
<td>31.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s143/F</td>
</tr>
<tr>
<td>32.277</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s135/I3</td>
</tr>
<tr>
<td>33.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s135/F</td>
</tr>
<tr>
<td>34.158</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s107/I1</td>
</tr>
<tr>
<td>35.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s107/F</td>
</tr>
<tr>
<td>36.407</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I0</td>
</tr>
<tr>
<td>37.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>38.546</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s113/I2</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s113/F</td>
</tr>
<tr>
<td>40.135</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s83/I3</td>
</tr>
<tr>
<td>40.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s83/F</td>
</tr>
<tr>
<td>41.771</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I0</td>
</tr>
<tr>
<td>42.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s63/I2</td>
</tr>
<tr>
<td>44.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s63/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s31/I3</td>
</tr>
<tr>
<td>46.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s31/F</td>
</tr>
<tr>
<td>48.595</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s35/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s35/F</td>
</tr>
<tr>
<td>50.717</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s19/I0</td>
</tr>
<tr>
<td>51.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s19/F</td>
</tr>
<tr>
<td>52.360</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s12/I1</td>
</tr>
<tr>
<td>52.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s12/F</td>
</tr>
<tr>
<td>53.815</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s129/I1</td>
</tr>
<tr>
<td>54.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s129/F</td>
</tr>
<tr>
<td>55.299</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s93/I2</td>
</tr>
<tr>
<td>56.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s93/F</td>
</tr>
<tr>
<td>57.135</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s56/I3</td>
</tr>
<tr>
<td>58.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s56/F</td>
</tr>
<tr>
<td>59.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s91/I0</td>
</tr>
<tr>
<td>60.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s91/F</td>
</tr>
<tr>
<td>61.622</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s63/I0</td>
</tr>
<tr>
<td>62.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s63/F</td>
</tr>
<tr>
<td>63.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s36/I1</td>
</tr>
<tr>
<td>64.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s36/F</td>
</tr>
<tr>
<td>65.520</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s14/I1</td>
</tr>
<tr>
<td>66.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s14/F</td>
</tr>
<tr>
<td>67.373</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s9/I0</td>
</tr>
<tr>
<td>68.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s9/F</td>
</tr>
<tr>
<td>69.293</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s70/I2</td>
</tr>
<tr>
<td>70.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s70/F</td>
</tr>
<tr>
<td>71.442</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s82/I3</td>
</tr>
<tr>
<td>72.503</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s82/F</td>
</tr>
<tr>
<td>72.922</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s51/I2</td>
</tr>
<tr>
<td>73.954</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s51/F</td>
</tr>
<tr>
<td>75.275</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I1</td>
</tr>
<tr>
<td>76.301</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.734</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>77.766</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.580</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.396</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s6/I0</td>
</tr>
<tr>
<td>82.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s6/F</td>
</tr>
<tr>
<td>82.452</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s8/I0</td>
</tr>
<tr>
<td>83.484</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s8/F</td>
</tr>
<tr>
<td>83.820</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s2/I3</td>
</tr>
<tr>
<td>84.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s2/F</td>
</tr>
<tr>
<td>85.740</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s1/I0</td>
</tr>
<tr>
<td>86.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s1/F</td>
</tr>
<tr>
<td>87.708</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td>inst_2/m_main_cj_t636_inl2_2_s/I0</td>
</tr>
<tr>
<td>88.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_2_s/COUT</td>
</tr>
<tr>
<td>88.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/CIN</td>
</tr>
<tr>
<td>88.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>88.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>89.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/SUM</td>
</tr>
<tr>
<td>90.193</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>inst_2/m_main_cj_t637_inl2_4_s/I1</td>
</tr>
<tr>
<td>90.743</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/CIN</td>
</tr>
<tr>
<td>90.800</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>90.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>91.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>92.686</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>93.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>94.543</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>inst_2/n4072_s5/I1</td>
</tr>
<tr>
<td>95.642</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s5/F</td>
</tr>
<tr>
<td>95.647</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>inst_2/n4072_s2/I0</td>
</tr>
<tr>
<td>96.673</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s2/F</td>
</tr>
<tr>
<td>97.094</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>inst_2/n4072_s0/I1</td>
</tr>
<tr>
<td>98.193</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s0/F</td>
</tr>
<tr>
<td>98.193</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C21[0][B]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>inst_2/FONT_DATA_3_s0/G</td>
</tr>
<tr>
<td>11.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_3_s0</td>
</tr>
<tr>
<td>10.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C22[2][B]</td>
<td>inst_2/FONT_DATA_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>54</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 50.546, 52.127%; route: 45.963, 47.401%; tC2Q: 0.458, 0.473%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-86.881</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>97.512</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>inst_2/m_main_cj_time2_30_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_30_s2/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s330/I1</td>
</tr>
<tr>
<td>3.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s330/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s312/I3</td>
</tr>
<tr>
<td>5.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s312/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s283/I2</td>
</tr>
<tr>
<td>7.428</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s283/F</td>
</tr>
<tr>
<td>8.727</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s268/I1</td>
</tr>
<tr>
<td>9.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s268/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s358/I0</td>
</tr>
<tr>
<td>11.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s358/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s272/I0</td>
</tr>
<tr>
<td>12.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s272/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s246/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s246/F</td>
</tr>
<tr>
<td>16.160</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.064</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.163</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>20.984</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>21.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.115</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s173/I0</td>
</tr>
<tr>
<td>24.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s173/F</td>
</tr>
<tr>
<td>25.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s151/I2</td>
</tr>
<tr>
<td>26.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s151/F</td>
</tr>
<tr>
<td>26.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s163/I1</td>
</tr>
<tr>
<td>27.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s163/F</td>
</tr>
<tr>
<td>28.170</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s159/I3</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s159/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s143/I2</td>
</tr>
<tr>
<td>31.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s143/F</td>
</tr>
<tr>
<td>32.277</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s135/I3</td>
</tr>
<tr>
<td>33.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s135/F</td>
</tr>
<tr>
<td>34.158</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s107/I1</td>
</tr>
<tr>
<td>35.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s107/F</td>
</tr>
<tr>
<td>36.407</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I0</td>
</tr>
<tr>
<td>37.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>38.546</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s113/I2</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s113/F</td>
</tr>
<tr>
<td>40.135</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s83/I3</td>
</tr>
<tr>
<td>40.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s83/F</td>
</tr>
<tr>
<td>41.771</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I0</td>
</tr>
<tr>
<td>42.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s63/I2</td>
</tr>
<tr>
<td>44.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s63/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s31/I3</td>
</tr>
<tr>
<td>46.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s31/F</td>
</tr>
<tr>
<td>48.595</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s35/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s35/F</td>
</tr>
<tr>
<td>50.717</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s19/I0</td>
</tr>
<tr>
<td>51.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s19/F</td>
</tr>
<tr>
<td>52.360</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s12/I1</td>
</tr>
<tr>
<td>52.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s12/F</td>
</tr>
<tr>
<td>53.815</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s129/I1</td>
</tr>
<tr>
<td>54.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s129/F</td>
</tr>
<tr>
<td>55.299</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s93/I2</td>
</tr>
<tr>
<td>56.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s93/F</td>
</tr>
<tr>
<td>57.135</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s56/I3</td>
</tr>
<tr>
<td>58.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s56/F</td>
</tr>
<tr>
<td>59.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s91/I0</td>
</tr>
<tr>
<td>60.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s91/F</td>
</tr>
<tr>
<td>61.622</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s63/I0</td>
</tr>
<tr>
<td>62.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s63/F</td>
</tr>
<tr>
<td>63.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s36/I1</td>
</tr>
<tr>
<td>64.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s36/F</td>
</tr>
<tr>
<td>65.520</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s14/I1</td>
</tr>
<tr>
<td>66.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s14/F</td>
</tr>
<tr>
<td>67.373</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s9/I0</td>
</tr>
<tr>
<td>68.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s9/F</td>
</tr>
<tr>
<td>69.293</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s70/I2</td>
</tr>
<tr>
<td>70.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s70/F</td>
</tr>
<tr>
<td>71.442</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s82/I3</td>
</tr>
<tr>
<td>72.503</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s82/F</td>
</tr>
<tr>
<td>72.922</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s51/I2</td>
</tr>
<tr>
<td>73.954</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s51/F</td>
</tr>
<tr>
<td>75.275</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I1</td>
</tr>
<tr>
<td>76.301</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.734</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>77.766</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.580</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.396</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s6/I0</td>
</tr>
<tr>
<td>82.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s6/F</td>
</tr>
<tr>
<td>82.452</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s8/I0</td>
</tr>
<tr>
<td>83.484</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s8/F</td>
</tr>
<tr>
<td>83.820</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s2/I3</td>
</tr>
<tr>
<td>84.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s2/F</td>
</tr>
<tr>
<td>85.740</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s1/I0</td>
</tr>
<tr>
<td>86.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s1/F</td>
</tr>
<tr>
<td>87.708</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td>inst_2/m_main_cj_t636_inl2_2_s/I0</td>
</tr>
<tr>
<td>88.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_2_s/COUT</td>
</tr>
<tr>
<td>88.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/CIN</td>
</tr>
<tr>
<td>88.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>88.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>89.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/SUM</td>
</tr>
<tr>
<td>90.193</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>inst_2/m_main_cj_t637_inl2_4_s/I1</td>
</tr>
<tr>
<td>90.743</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/CIN</td>
</tr>
<tr>
<td>90.800</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>90.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>91.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>92.686</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C21[1][B]</td>
<td>inst_2/n4082_s1/I1</td>
</tr>
<tr>
<td>93.718</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C21[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4082_s1/F</td>
</tr>
<tr>
<td>94.543</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td>inst_2/n4072_s5/I1</td>
</tr>
<tr>
<td>95.642</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s5/F</td>
</tr>
<tr>
<td>95.647</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>inst_2/n4072_s2/I0</td>
</tr>
<tr>
<td>96.679</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4072_s2/F</td>
</tr>
<tr>
<td>96.690</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td>inst_2/n4075_s0/I0</td>
</tr>
<tr>
<td>97.512</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4075_s0/F</td>
</tr>
<tr>
<td>97.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C21[0][B]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[2][A]</td>
<td>inst_2/FONT_DATA_2_s0/G</td>
</tr>
<tr>
<td>11.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_2_s0</td>
</tr>
<tr>
<td>10.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C22[2][A]</td>
<td>inst_2/FONT_DATA_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>54</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 50.275, 52.214%; route: 45.553, 47.310%; tC2Q: 0.458, 0.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-86.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>97.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.631</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_time2_30_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/FONT_DATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_2/n4154_8:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[2][A]</td>
<td>inst_2/m_main_cj_time2_30_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>13</td>
<td>R13C36[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_30_s2/Q</td>
</tr>
<tr>
<td>3.023</td>
<td>1.339</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s330/I1</td>
</tr>
<tr>
<td>3.845</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s330/F</td>
</tr>
<tr>
<td>4.665</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C37[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s312/I3</td>
</tr>
<tr>
<td>5.487</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s312/F</td>
</tr>
<tr>
<td>6.329</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C39[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s283/I2</td>
</tr>
<tr>
<td>7.428</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R15C39[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s283/F</td>
</tr>
<tr>
<td>8.727</td>
<td>1.299</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C36[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s268/I1</td>
</tr>
<tr>
<td>9.826</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s268/F</td>
</tr>
<tr>
<td>10.646</td>
<td>0.820</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s358/I0</td>
</tr>
<tr>
<td>11.468</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s358/F</td>
</tr>
<tr>
<td>11.821</td>
<td>0.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C36[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s272/I0</td>
</tr>
<tr>
<td>12.642</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R18C36[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s272/F</td>
</tr>
<tr>
<td>13.475</td>
<td>0.832</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s246/I1</td>
</tr>
<tr>
<td>14.507</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s246/F</td>
</tr>
<tr>
<td>16.160</td>
<td>1.653</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C34[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s220/I1</td>
</tr>
<tr>
<td>16.786</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s220/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C32[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s212/I2</td>
</tr>
<tr>
<td>18.635</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R18C32[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s212/F</td>
</tr>
<tr>
<td>19.064</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C32[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s194/I3</td>
</tr>
<tr>
<td>20.163</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>R17C32[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s194/F</td>
</tr>
<tr>
<td>20.984</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C33[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s176/I1</td>
</tr>
<tr>
<td>21.806</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C33[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s176/F</td>
</tr>
<tr>
<td>23.115</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s173/I0</td>
</tr>
<tr>
<td>24.214</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C32[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s173/F</td>
</tr>
<tr>
<td>25.035</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s151/I2</td>
</tr>
<tr>
<td>26.134</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s151/F</td>
</tr>
<tr>
<td>26.944</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C32[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s163/I1</td>
</tr>
<tr>
<td>27.746</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R16C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s163/F</td>
</tr>
<tr>
<td>28.170</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C31[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s159/I3</td>
</tr>
<tr>
<td>29.269</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R16C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s159/F</td>
</tr>
<tr>
<td>30.085</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C30[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s143/I2</td>
</tr>
<tr>
<td>31.117</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R17C30[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s143/F</td>
</tr>
<tr>
<td>32.277</td>
<td>1.160</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s135/I3</td>
</tr>
<tr>
<td>33.309</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s135/F</td>
</tr>
<tr>
<td>34.158</td>
<td>0.849</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C29[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s107/I1</td>
</tr>
<tr>
<td>35.257</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R16C29[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s107/F</td>
</tr>
<tr>
<td>36.407</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s104/I0</td>
</tr>
<tr>
<td>37.229</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s104/F</td>
</tr>
<tr>
<td>38.546</td>
<td>1.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s113/I2</td>
</tr>
<tr>
<td>39.645</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s113/F</td>
</tr>
<tr>
<td>40.135</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C27[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s83/I3</td>
</tr>
<tr>
<td>40.957</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s83/F</td>
</tr>
<tr>
<td>41.771</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C25[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s49/I0</td>
</tr>
<tr>
<td>42.803</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C25[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s49/F</td>
</tr>
<tr>
<td>43.650</td>
<td>0.847</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C27[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s63/I2</td>
</tr>
<tr>
<td>44.749</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R18C27[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s63/F</td>
</tr>
<tr>
<td>45.570</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C25[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s31/I3</td>
</tr>
<tr>
<td>46.602</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R17C25[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s31/F</td>
</tr>
<tr>
<td>48.595</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s35/I1</td>
</tr>
<tr>
<td>49.417</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s35/F</td>
</tr>
<tr>
<td>50.717</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C28[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s19/I0</td>
</tr>
<tr>
<td>51.539</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C28[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s19/F</td>
</tr>
<tr>
<td>52.360</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C28[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s12/I1</td>
</tr>
<tr>
<td>52.986</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R16C28[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s12/F</td>
</tr>
<tr>
<td>53.815</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s129/I1</td>
</tr>
<tr>
<td>54.876</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R14C29[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s129/F</td>
</tr>
<tr>
<td>55.299</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s93/I2</td>
</tr>
<tr>
<td>56.331</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s93/F</td>
</tr>
<tr>
<td>57.135</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_4_s56/I3</td>
</tr>
<tr>
<td>58.234</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R15C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_4_s56/F</td>
</tr>
<tr>
<td>59.059</td>
<td>0.825</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s91/I0</td>
</tr>
<tr>
<td>60.158</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s91/F</td>
</tr>
<tr>
<td>61.622</td>
<td>1.465</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s63/I0</td>
</tr>
<tr>
<td>62.721</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R13C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s63/F</td>
</tr>
<tr>
<td>63.537</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s36/I1</td>
</tr>
<tr>
<td>64.359</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>R12C29[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s36/F</td>
</tr>
<tr>
<td>65.520</td>
<td>1.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C27[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s14/I1</td>
</tr>
<tr>
<td>66.552</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C27[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s14/F</td>
</tr>
<tr>
<td>67.373</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C28[2][A]</td>
<td>inst_2/m_main_cj_t636_inl2_0_s9/I0</td>
</tr>
<tr>
<td>68.472</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C28[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_0_s9/F</td>
</tr>
<tr>
<td>69.293</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C29[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s70/I2</td>
</tr>
<tr>
<td>70.115</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C29[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s70/F</td>
</tr>
<tr>
<td>71.442</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s82/I3</td>
</tr>
<tr>
<td>72.503</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C25[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s82/F</td>
</tr>
<tr>
<td>72.922</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C25[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s51/I2</td>
</tr>
<tr>
<td>73.954</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R12C25[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s51/F</td>
</tr>
<tr>
<td>75.275</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[3][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s28/I1</td>
</tr>
<tr>
<td>76.301</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>7</td>
<td>R9C27[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s28/F</td>
</tr>
<tr>
<td>76.734</td>
<td>0.433</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C28[3][A]</td>
<td>inst_2/m_main_cj_t636_inl2_1_s10/I1</td>
</tr>
<tr>
<td>77.766</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R9C28[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_1_s10/F</td>
</tr>
<tr>
<td>78.580</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C27[2][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s18/I0</td>
</tr>
<tr>
<td>79.612</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R9C27[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s18/F</td>
</tr>
<tr>
<td>81.396</td>
<td>1.784</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C24[2][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_3_s6/I0</td>
</tr>
<tr>
<td>82.021</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>5</td>
<td>R12C24[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_3_s6/F</td>
</tr>
<tr>
<td>82.452</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s8/I0</td>
</tr>
<tr>
<td>83.484</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s8/F</td>
</tr>
<tr>
<td>83.820</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s2/I3</td>
</tr>
<tr>
<td>84.919</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C24[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s2/F</td>
</tr>
<tr>
<td>85.740</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>inst_2/m_main_cj_currentNumber_inl27_2_s1/I0</td>
</tr>
<tr>
<td>86.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_currentNumber_inl27_2_s1/F</td>
</tr>
<tr>
<td>87.708</td>
<td>1.145</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[0][B]</td>
<td>inst_2/m_main_cj_t636_inl2_2_s/I0</td>
</tr>
<tr>
<td>88.753</td>
<td>1.045</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_2_s/COUT</td>
</tr>
<tr>
<td>88.753</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][A]</td>
<td>inst_2/m_main_cj_t636_inl2_3_s/CIN</td>
</tr>
<tr>
<td>88.810</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_3_s/COUT</td>
</tr>
<tr>
<td>88.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R20C23[1][B]</td>
<td>inst_2/m_main_cj_t636_inl2_4_s/CIN</td>
</tr>
<tr>
<td>89.373</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C23[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t636_inl2_4_s/SUM</td>
</tr>
<tr>
<td>90.193</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C23[2][B]</td>
<td>inst_2/m_main_cj_t637_inl2_4_s/I1</td>
</tr>
<tr>
<td>90.743</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_4_s/COUT</td>
</tr>
<tr>
<td>90.743</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R18C24[0][A]</td>
<td>inst_2/m_main_cj_t637_inl2_5_s/CIN</td>
</tr>
<tr>
<td>90.800</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C24[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_5_s/COUT</td>
</tr>
<tr>
<td>90.800</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R18C24[0][B]</td>
<td>inst_2/m_main_cj_t637_inl2_6_s/CIN</td>
</tr>
<tr>
<td>91.363</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>10</td>
<td>R18C24[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t637_inl2_6_s/SUM</td>
</tr>
<tr>
<td>92.194</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C22[0][B]</td>
<td>inst_2/n4063_s5/I1</td>
</tr>
<tr>
<td>93.220</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>6</td>
<td>R17C22[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s5/F</td>
</tr>
<tr>
<td>93.651</td>
<td>0.431</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td>inst_2/n4063_s11/I3</td>
</tr>
<tr>
<td>94.750</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C23[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s11/F</td>
</tr>
<tr>
<td>94.755</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td>inst_2/n4063_s8/I2</td>
</tr>
<tr>
<td>95.787</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s8/F</td>
</tr>
<tr>
<td>95.793</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[2][A]</td>
<td>inst_2/n4063_s4/I0</td>
</tr>
<tr>
<td>96.615</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R17C23[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4063_s4/F</td>
</tr>
<tr>
<td>96.626</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>inst_2/n4069_s0/I2</td>
</tr>
<tr>
<td>97.448</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4069_s0/F</td>
</tr>
<tr>
<td>97.448</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td style=" font-weight:bold;">inst_2/FONT_DATA_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_2/n4154_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>7</td>
<td>R18C21[0][B]</td>
<td>inst_2/n4133_s5/F</td>
</tr>
<tr>
<td>11.061</td>
<td>1.061</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>inst_2/FONT_DATA_4_s0/G</td>
</tr>
<tr>
<td>11.031</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>inst_2/FONT_DATA_4_s0</td>
</tr>
<tr>
<td>10.631</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C23[0][A]</td>
<td>inst_2/FONT_DATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.164</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>55</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 51.091, 53.097%; route: 44.673, 46.427%; tC2Q: 0.458, 0.476%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.061, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.194</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.632</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s1/I1</td>
</tr>
<tr>
<td>12.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s1/F</td>
</tr>
<tr>
<td>14.757</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>inst_2/m_main_cj_t656_2_s/I1</td>
</tr>
<tr>
<td>15.307</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_2_s/COUT</td>
</tr>
<tr>
<td>15.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/CIN</td>
</tr>
<tr>
<td>15.870</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/SUM</td>
</tr>
<tr>
<td>17.203</td>
<td>1.333</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td>inst_2/n5141_s95/S0</td>
</tr>
<tr>
<td>17.705</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C21[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n5141_s95/O</td>
</tr>
<tr>
<td>17.705</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>inst_2/n5141_s94/I0</td>
</tr>
<tr>
<td>17.868</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5141_s94/O</td>
</tr>
<tr>
<td>19.810</td>
<td>1.942</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/n16138_s13/I0</td>
</tr>
<tr>
<td>20.632</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16138_s13/F</td>
</tr>
<tr>
<td>20.632</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_t657_6_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][A]</td>
<td>inst_2/m_main_cj_t657_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.836, 40.379%; route: 11.112, 57.259%; tC2Q: 0.458, 2.362%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.286</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.540</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s1/I1</td>
</tr>
<tr>
<td>12.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s1/F</td>
</tr>
<tr>
<td>14.757</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>inst_2/m_main_cj_t656_2_s/I1</td>
</tr>
<tr>
<td>15.307</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_2_s/COUT</td>
</tr>
<tr>
<td>15.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/CIN</td>
</tr>
<tr>
<td>15.870</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/SUM</td>
</tr>
<tr>
<td>17.380</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td>inst_2/n5140_s96/S0</td>
</tr>
<tr>
<td>17.882</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n5140_s96/O</td>
</tr>
<tr>
<td>17.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td>inst_2/n5140_s94/I1</td>
</tr>
<tr>
<td>18.045</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C16[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5140_s94/O</td>
</tr>
<tr>
<td>19.508</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>inst_2/n16136_s13/I0</td>
</tr>
<tr>
<td>20.540</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16136_s13/F</td>
</tr>
<tr>
<td>20.540</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>inst_2/m_main_cj_t657_7_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[0][B]</td>
<td>inst_2/m_main_cj_t657_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.046, 41.659%; route: 10.810, 55.968%; tC2Q: 0.458, 2.373%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.316</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.510</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s1/I1</td>
</tr>
<tr>
<td>12.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s1/F</td>
</tr>
<tr>
<td>14.757</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>inst_2/m_main_cj_t656_2_s/I1</td>
</tr>
<tr>
<td>15.307</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_2_s/COUT</td>
</tr>
<tr>
<td>15.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/CIN</td>
</tr>
<tr>
<td>15.364</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/COUT</td>
</tr>
<tr>
<td>15.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][A]</td>
<td>inst_2/m_main_cj_t656_4_s/CIN</td>
</tr>
<tr>
<td>15.927</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_4_s/SUM</td>
</tr>
<tr>
<td>17.893</td>
<td>1.966</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td>inst_2/n5147_s94/S0</td>
</tr>
<tr>
<td>18.395</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C18[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5147_s94/O</td>
</tr>
<tr>
<td>19.688</td>
<td>1.293</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>inst_2/n16150_s14/I0</td>
</tr>
<tr>
<td>20.510</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16150_s14/F</td>
</tr>
<tr>
<td>20.510</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>inst_2/m_main_cj_t657_0_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[0][A]</td>
<td>inst_2/m_main_cj_t657_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.730, 40.085%; route: 11.096, 57.539%; tC2Q: 0.458, 2.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.406</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s1/I1</td>
</tr>
<tr>
<td>12.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s1/F</td>
</tr>
<tr>
<td>14.757</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>inst_2/m_main_cj_t656_2_s/I1</td>
</tr>
<tr>
<td>15.307</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_2_s/COUT</td>
</tr>
<tr>
<td>15.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/CIN</td>
</tr>
<tr>
<td>15.364</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/COUT</td>
</tr>
<tr>
<td>15.364</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][A]</td>
<td>inst_2/m_main_cj_t656_4_s/CIN</td>
</tr>
<tr>
<td>15.927</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C17[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_4_s/SUM</td>
</tr>
<tr>
<td>18.542</td>
<td>2.615</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td>inst_2/n5142_s94/S0</td>
</tr>
<tr>
<td>19.044</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C11[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5142_s94/O</td>
</tr>
<tr>
<td>19.374</td>
<td>0.329</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/n16140_s13/I0</td>
</tr>
<tr>
<td>20.406</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16140_s13/F</td>
</tr>
<tr>
<td>20.406</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_t657_5_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C10[0][B]</td>
<td>inst_2/m_main_cj_t657_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.940, 41.397%; route: 10.782, 56.213%; tC2Q: 0.458, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.496</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s1/I1</td>
</tr>
<tr>
<td>12.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s1/F</td>
</tr>
<tr>
<td>14.757</td>
<td>2.439</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[1][A]</td>
<td>inst_2/m_main_cj_t656_2_s/I1</td>
</tr>
<tr>
<td>15.307</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R11C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_2_s/COUT</td>
</tr>
<tr>
<td>15.307</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R11C17[1][B]</td>
<td>inst_2/m_main_cj_t656_3_s/CIN</td>
</tr>
<tr>
<td>15.870</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>16</td>
<td>R11C17[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_3_s/SUM</td>
</tr>
<tr>
<td>17.380</td>
<td>1.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>inst_2/n5145_s95/S0</td>
</tr>
<tr>
<td>17.882</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n5145_s95/O</td>
</tr>
<tr>
<td>17.882</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td>inst_2/n5145_s94/I0</td>
</tr>
<tr>
<td>18.045</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C18[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5145_s94/O</td>
</tr>
<tr>
<td>19.508</td>
<td>1.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>inst_2/n16146_s13/I0</td>
</tr>
<tr>
<td>20.330</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n16146_s13/F</td>
</tr>
<tr>
<td>20.330</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>inst_2/m_main_cj_t657_2_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[1][B]</td>
<td>inst_2/m_main_cj_t657_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.836, 41.018%; route: 10.810, 56.583%; tC2Q: 0.458, 2.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.214</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s3/I2</td>
</tr>
<tr>
<td>12.036</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C31[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s3/F</td>
</tr>
<tr>
<td>12.846</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s1/I2</td>
</tr>
<tr>
<td>13.945</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s1/F</td>
</tr>
<tr>
<td>16.054</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][B]</td>
<td>inst_2/m_main_cj_t656_5_s/I1</td>
</tr>
<tr>
<td>16.593</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_5_s/SUM</td>
</tr>
<tr>
<td>19.226</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>inst_2/n16144_s13/I3</td>
</tr>
<tr>
<td>20.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16144_s13/F</td>
</tr>
<tr>
<td>20.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>inst_2/m_main_cj_t657_3_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[2][A]</td>
<td>inst_2/m_main_cj_t657_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.696, 40.296%; route: 10.944, 57.304%; tC2Q: 0.458, 2.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.325</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.214</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[2][A]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s3/I2</td>
</tr>
<tr>
<td>12.036</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C31[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s3/F</td>
</tr>
<tr>
<td>12.846</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[3][B]</td>
<td>inst_2/m_main_cj_windowOffset5_5_s1/I2</td>
</tr>
<tr>
<td>13.945</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C32[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_5_s1/F</td>
</tr>
<tr>
<td>16.054</td>
<td>2.109</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[2][B]</td>
<td>inst_2/m_main_cj_t656_5_s/I1</td>
</tr>
<tr>
<td>16.593</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R11C17[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_5_s/SUM</td>
</tr>
<tr>
<td>19.226</td>
<td>2.633</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/n16142_s13/I3</td>
</tr>
<tr>
<td>20.325</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16142_s13/F</td>
</tr>
<tr>
<td>20.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_t657_4_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[2][B]</td>
<td>inst_2/m_main_cj_t657_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.696, 40.296%; route: 10.944, 57.304%; tC2Q: 0.458, 2.400%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.589</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.236</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_t657_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C33[1][B]</td>
<td>inst_2/m_main_cj_row_cnt2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>14</td>
<td>R13C33[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_row_cnt2_1_s2/Q</td>
</tr>
<tr>
<td>2.534</td>
<td>0.850</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[1][A]</td>
<td>inst_2/n15049_s3/I3</td>
</tr>
<tr>
<td>3.566</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R14C31[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15049_s3/F</td>
</tr>
<tr>
<td>4.066</td>
<td>0.500</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C33[0][B]</td>
<td>inst_2/n15047_s2/I2</td>
</tr>
<tr>
<td>4.692</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R14C33[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n15047_s2/F</td>
</tr>
<tr>
<td>6.166</td>
<td>1.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[3][A]</td>
<td>inst_2/n15044_s3/I1</td>
</tr>
<tr>
<td>6.791</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R9C33[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n15044_s3/F</td>
</tr>
<tr>
<td>7.220</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C32[2][A]</td>
<td>inst_2/n15041_s3/I3</td>
</tr>
<tr>
<td>8.042</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R9C32[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n15041_s3/F</td>
</tr>
<tr>
<td>9.368</td>
<td>1.326</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C34[0][A]</td>
<td>inst_2/m_main_cj_windowOffset5_2_s3/I3</td>
</tr>
<tr>
<td>10.400</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R11C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_2_s3/F</td>
</tr>
<tr>
<td>11.219</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td>inst_2/m_main_cj_windowOffset5_1_s1/I1</td>
</tr>
<tr>
<td>12.318</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C31[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_windowOffset5_1_s1/F</td>
</tr>
<tr>
<td>14.106</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C17[0][B]</td>
<td>inst_2/m_main_cj_t656_1_s/I1</td>
</tr>
<tr>
<td>14.645</td>
<td>0.539</td>
<td>tINS</td>
<td>FF</td>
<td>64</td>
<td>R11C17[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_t656_1_s/SUM</td>
</tr>
<tr>
<td>17.153</td>
<td>2.508</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td>inst_2/n5146_s105/S0</td>
</tr>
<tr>
<td>17.625</td>
<td>0.472</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R16C18[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n5146_s105/O</td>
</tr>
<tr>
<td>17.625</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td>inst_2/n5146_s99/I0</td>
</tr>
<tr>
<td>17.802</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C18[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n5146_s99/O</td>
</tr>
<tr>
<td>17.802</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td>inst_2/n5146_s96/I0</td>
</tr>
<tr>
<td>17.979</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C18[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n5146_s96/O</td>
</tr>
<tr>
<td>17.979</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td>inst_2/n5146_s94/I1</td>
</tr>
<tr>
<td>18.156</td>
<td>0.177</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R16C18[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n5146_s94/O</td>
</tr>
<tr>
<td>19.414</td>
<td>1.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>inst_2/n16148_s13/I0</td>
</tr>
<tr>
<td>20.236</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16148_s13/F</td>
</tr>
<tr>
<td>20.236</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_t657_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>inst_2/m_main_cj_t657_1_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C11[1][A]</td>
<td>inst_2/m_main_cj_t657_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.600, 39.978%; route: 10.952, 57.611%; tC2Q: 0.458, 2.411%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.797</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_30_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>5.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>5.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>5.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>5.123</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>5.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>5.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>5.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>5.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>5.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>5.977</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>8.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.269</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>inst_2/n16228_s12/I3</td>
</tr>
<tr>
<td>9.895</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s12/F</td>
</tr>
<tr>
<td>11.526</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/n16222_s12/I3</td>
</tr>
<tr>
<td>12.152</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s12/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>inst_2/n16190_s11/I2</td>
</tr>
<tr>
<td>13.699</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16190_s11/F</td>
</tr>
<tr>
<td>14.526</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>inst_2/n16184_s11/I3</td>
</tr>
<tr>
<td>15.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16184_s11/F</td>
</tr>
<tr>
<td>16.435</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>inst_2/n16178_s12/I3</td>
</tr>
<tr>
<td>17.061</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16178_s12/F</td>
</tr>
<tr>
<td>17.870</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td>inst_2/n16176_s11/I1</td>
</tr>
<tr>
<td>18.969</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16176_s11/F</td>
</tr>
<tr>
<td>18.975</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>inst_2/n16176_s10/I1</td>
</tr>
<tr>
<td>19.797</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16176_s10/F</td>
</tr>
<tr>
<td>19.797</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_30_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_30_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[0][B]</td>
<td>inst_2/m_main_cj_i_inl13_30_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 9.190, 49.485%; route: 8.923, 48.047%; tC2Q: 0.458, 2.468%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_time2_12_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
</tr>
<tr>
<td>3.794</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>inst_2/n15943_s10/I2</td>
</tr>
<tr>
<td>4.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s10/F</td>
</tr>
<tr>
<td>4.621</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>inst_2/n15943_s12/I3</td>
</tr>
<tr>
<td>5.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s12/F</td>
</tr>
<tr>
<td>7.118</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>inst_2/m_main_cj_c835_s2/I2</td>
</tr>
<tr>
<td>8.150</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_s2/F</td>
</tr>
<tr>
<td>10.941</td>
<td>2.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>inst_2/m_main_cj_c835_1_s1/I2</td>
</tr>
<tr>
<td>11.967</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_1_s1/F</td>
</tr>
<tr>
<td>13.343</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[0][A]</td>
<td>inst_2/n4356_1_s/CIN</td>
</tr>
<tr>
<td>13.400</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4356_1_s/COUT</td>
</tr>
<tr>
<td>13.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>inst_2/n4355_1_s/CIN</td>
</tr>
<tr>
<td>13.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4355_1_s/COUT</td>
</tr>
<tr>
<td>13.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>inst_2/n4354_1_s/CIN</td>
</tr>
<tr>
<td>13.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4354_1_s/COUT</td>
</tr>
<tr>
<td>13.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>inst_2/n4353_1_s/CIN</td>
</tr>
<tr>
<td>13.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4353_1_s/COUT</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>inst_2/n4352_1_s/CIN</td>
</tr>
<tr>
<td>13.628</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4352_1_s/COUT</td>
</tr>
<tr>
<td>13.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>inst_2/n4351_1_s/CIN</td>
</tr>
<tr>
<td>13.685</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4351_1_s/COUT</td>
</tr>
<tr>
<td>13.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>inst_2/n4350_1_s/CIN</td>
</tr>
<tr>
<td>13.742</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4350_1_s/COUT</td>
</tr>
<tr>
<td>13.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/n4349_1_s/CIN</td>
</tr>
<tr>
<td>13.799</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4349_1_s/COUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/n4348_1_s/CIN</td>
</tr>
<tr>
<td>13.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4348_1_s/COUT</td>
</tr>
<tr>
<td>13.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/n4347_1_s/CIN</td>
</tr>
<tr>
<td>13.913</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4347_1_s/COUT</td>
</tr>
<tr>
<td>13.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/n4346_1_s/CIN</td>
</tr>
<tr>
<td>14.476</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4346_1_s/SUM</td>
</tr>
<tr>
<td>15.281</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td>inst_2/n16023_s10/I1</td>
</tr>
<tr>
<td>16.083</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C35[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16023_s10/F</td>
</tr>
<tr>
<td>16.502</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td>inst_2/n16023_s12/I3</td>
</tr>
<tr>
<td>17.324</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16023_s12/F</td>
</tr>
<tr>
<td>18.612</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>inst_2/n16023_s7/I0</td>
</tr>
<tr>
<td>19.644</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16023_s7/F</td>
</tr>
<tr>
<td>19.644</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_12_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>inst_2/m_main_cj_time2_12_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][A]</td>
<td>inst_2/m_main_cj_time2_12_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.701, 41.811%; route: 10.259, 55.701%; tC2Q: 0.458, 2.488%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.935</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_time2_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
</tr>
<tr>
<td>3.794</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>inst_2/n15943_s10/I2</td>
</tr>
<tr>
<td>4.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s10/F</td>
</tr>
<tr>
<td>4.621</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>inst_2/n15943_s12/I3</td>
</tr>
<tr>
<td>5.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s12/F</td>
</tr>
<tr>
<td>7.118</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>inst_2/m_main_cj_c835_s2/I2</td>
</tr>
<tr>
<td>8.150</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_s2/F</td>
</tr>
<tr>
<td>10.941</td>
<td>2.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>inst_2/m_main_cj_c835_1_s1/I2</td>
</tr>
<tr>
<td>11.967</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_1_s1/F</td>
</tr>
<tr>
<td>13.343</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[0][A]</td>
<td>inst_2/n4356_1_s/CIN</td>
</tr>
<tr>
<td>13.400</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4356_1_s/COUT</td>
</tr>
<tr>
<td>13.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>inst_2/n4355_1_s/CIN</td>
</tr>
<tr>
<td>13.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4355_1_s/COUT</td>
</tr>
<tr>
<td>13.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>inst_2/n4354_1_s/CIN</td>
</tr>
<tr>
<td>13.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4354_1_s/COUT</td>
</tr>
<tr>
<td>13.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>inst_2/n4353_1_s/CIN</td>
</tr>
<tr>
<td>13.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4353_1_s/COUT</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>inst_2/n4352_1_s/CIN</td>
</tr>
<tr>
<td>14.099</td>
<td>0.528</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4352_1_s/SUM</td>
</tr>
<tr>
<td>14.520</td>
<td>0.421</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>inst_2/n16035_s11/I1</td>
</tr>
<tr>
<td>15.546</td>
<td>1.026</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16035_s11/F</td>
</tr>
<tr>
<td>15.965</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[2][B]</td>
<td>inst_2/n16035_s12/I2</td>
</tr>
<tr>
<td>17.064</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n16035_s12/F</td>
</tr>
<tr>
<td>17.075</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td>inst_2/n16035_s13/I0</td>
</tr>
<tr>
<td>18.107</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n16035_s13/F</td>
</tr>
<tr>
<td>18.113</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][B]</td>
<td>inst_2/n16035_s7/I3</td>
</tr>
<tr>
<td>18.935</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16035_s7/F</td>
</tr>
<tr>
<td>18.935</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C37[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C37[0][B]</td>
<td>inst_2/m_main_cj_time2_6_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C37[0][B]</td>
<td>inst_2/m_main_cj_time2_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>11</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.647, 48.829%; route: 8.603, 48.583%; tC2Q: 0.458, 2.588%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.114</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_22_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>5.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>5.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>5.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>5.123</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>5.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>5.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>5.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>5.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>5.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>5.977</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>8.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.269</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>inst_2/n16228_s12/I3</td>
</tr>
<tr>
<td>9.895</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s12/F</td>
</tr>
<tr>
<td>11.526</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/n16222_s12/I3</td>
</tr>
<tr>
<td>12.151</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s12/F</td>
</tr>
<tr>
<td>12.579</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td>inst_2/n16204_s12/I3</td>
</tr>
<tr>
<td>13.204</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16204_s12/F</td>
</tr>
<tr>
<td>13.627</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>inst_2/n16198_s12/I3</td>
</tr>
<tr>
<td>14.449</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n16198_s12/F</td>
</tr>
<tr>
<td>14.945</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>inst_2/n16194_s11/I2</td>
</tr>
<tr>
<td>16.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16194_s11/F</td>
</tr>
<tr>
<td>16.853</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td>inst_2/n16192_s11/I1</td>
</tr>
<tr>
<td>17.885</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16192_s11/F</td>
</tr>
<tr>
<td>17.890</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/n16192_s10/I1</td>
</tr>
<tr>
<td>18.712</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n16192_s10/F</td>
</tr>
<tr>
<td>18.712</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_22_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_i_inl13_22_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][B]</td>
<td>inst_2/m_main_cj_i_inl13_22_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>14</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.911, 50.960%; route: 8.117, 46.419%; tC2Q: 0.458, 2.621%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_29_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>5.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>5.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>5.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>5.123</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>5.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>5.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>5.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>5.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>5.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>5.977</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>8.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.269</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>inst_2/n16228_s12/I3</td>
</tr>
<tr>
<td>9.895</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s12/F</td>
</tr>
<tr>
<td>11.526</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/n16222_s12/I3</td>
</tr>
<tr>
<td>12.152</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s12/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>inst_2/n16190_s11/I2</td>
</tr>
<tr>
<td>13.699</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16190_s11/F</td>
</tr>
<tr>
<td>14.526</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>inst_2/n16184_s11/I3</td>
</tr>
<tr>
<td>15.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16184_s11/F</td>
</tr>
<tr>
<td>16.435</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C11[3][A]</td>
<td>inst_2/n16178_s12/I3</td>
</tr>
<tr>
<td>17.061</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R11C11[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16178_s12/F</td>
</tr>
<tr>
<td>17.870</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>inst_2/n16178_s10/I1</td>
</tr>
<tr>
<td>18.692</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16178_s10/F</td>
</tr>
<tr>
<td>18.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_29_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>inst_2/m_main_cj_i_inl13_29_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C12[0][A]</td>
<td>inst_2/m_main_cj_i_inl13_29_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.091, 46.323%; route: 8.917, 51.053%; tC2Q: 0.458, 2.624%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_27_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>5.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>5.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>5.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>5.123</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>5.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>5.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>5.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>5.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>5.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>5.977</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>8.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.269</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>inst_2/n16228_s12/I3</td>
</tr>
<tr>
<td>9.895</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s12/F</td>
</tr>
<tr>
<td>11.526</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/n16222_s12/I3</td>
</tr>
<tr>
<td>12.152</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>12</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s12/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.516</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C10[3][B]</td>
<td>inst_2/n16190_s11/I2</td>
</tr>
<tr>
<td>13.699</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C10[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16190_s11/F</td>
</tr>
<tr>
<td>14.526</td>
<td>0.826</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C11[3][B]</td>
<td>inst_2/n16184_s11/I3</td>
</tr>
<tr>
<td>15.625</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C11[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16184_s11/F</td>
</tr>
<tr>
<td>16.439</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>inst_2/n16182_s11/I1</td>
</tr>
<tr>
<td>17.064</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16182_s11/F</td>
</tr>
<tr>
<td>17.483</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/n16182_s10/I1</td>
</tr>
<tr>
<td>18.515</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16182_s10/F</td>
</tr>
<tr>
<td>18.515</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_27_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_i_inl13_27_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>inst_2/m_main_cj_i_inl13_27_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.300, 48.007%; route: 8.531, 49.342%; tC2Q: 0.458, 2.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.660</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>18.166</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_time2_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
</tr>
<tr>
<td>3.794</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>inst_2/n15943_s10/I2</td>
</tr>
<tr>
<td>4.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s10/F</td>
</tr>
<tr>
<td>4.621</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>inst_2/n15943_s12/I3</td>
</tr>
<tr>
<td>5.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s12/F</td>
</tr>
<tr>
<td>7.118</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>inst_2/m_main_cj_c835_s2/I2</td>
</tr>
<tr>
<td>8.150</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_s2/F</td>
</tr>
<tr>
<td>10.941</td>
<td>2.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>inst_2/m_main_cj_c835_1_s1/I2</td>
</tr>
<tr>
<td>11.967</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_1_s1/F</td>
</tr>
<tr>
<td>13.343</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[0][A]</td>
<td>inst_2/n4356_1_s/CIN</td>
</tr>
<tr>
<td>13.400</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4356_1_s/COUT</td>
</tr>
<tr>
<td>13.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>inst_2/n4355_1_s/CIN</td>
</tr>
<tr>
<td>13.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4355_1_s/COUT</td>
</tr>
<tr>
<td>13.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>inst_2/n4354_1_s/CIN</td>
</tr>
<tr>
<td>13.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4354_1_s/COUT</td>
</tr>
<tr>
<td>13.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>inst_2/n4353_1_s/CIN</td>
</tr>
<tr>
<td>13.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4353_1_s/COUT</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>inst_2/n4352_1_s/CIN</td>
</tr>
<tr>
<td>13.628</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4352_1_s/COUT</td>
</tr>
<tr>
<td>13.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>inst_2/n4351_1_s/CIN</td>
</tr>
<tr>
<td>13.685</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4351_1_s/COUT</td>
</tr>
<tr>
<td>13.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>inst_2/n4350_1_s/CIN</td>
</tr>
<tr>
<td>13.742</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4350_1_s/COUT</td>
</tr>
<tr>
<td>13.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/n4349_1_s/CIN</td>
</tr>
<tr>
<td>13.799</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4349_1_s/COUT</td>
</tr>
<tr>
<td>13.799</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][A]</td>
<td>inst_2/n4348_1_s/CIN</td>
</tr>
<tr>
<td>13.856</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4348_1_s/COUT</td>
</tr>
<tr>
<td>13.856</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[1][B]</td>
<td>inst_2/n4347_1_s/CIN</td>
</tr>
<tr>
<td>13.913</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4347_1_s/COUT</td>
</tr>
<tr>
<td>13.913</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][A]</td>
<td>inst_2/n4346_1_s/CIN</td>
</tr>
<tr>
<td>13.970</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4346_1_s/COUT</td>
</tr>
<tr>
<td>13.970</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[2][B]</td>
<td>inst_2/n4345_1_s/CIN</td>
</tr>
<tr>
<td>14.027</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4345_1_s/COUT</td>
</tr>
<tr>
<td>14.027</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][A]</td>
<td>inst_2/n4344_1_s/CIN</td>
</tr>
<tr>
<td>14.084</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4344_1_s/COUT</td>
</tr>
<tr>
<td>14.084</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C38[0][B]</td>
<td>inst_2/n4343_1_s/CIN</td>
</tr>
<tr>
<td>14.647</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C38[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4343_1_s/SUM</td>
</tr>
<tr>
<td>16.436</td>
<td>1.788</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td>inst_2/n16017_s7/I2</td>
</tr>
<tr>
<td>17.535</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16017_s7/F</td>
</tr>
<tr>
<td>17.540</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>inst_2/n16017_s6/I0</td>
</tr>
<tr>
<td>18.166</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16017_s6/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>inst_2/m_main_cj_time2_15_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C34[0][A]</td>
<td>inst_2/m_main_cj_time2_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.941, 40.973%; route: 9.541, 56.321%; tC2Q: 0.458, 2.706%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.858</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.968</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_time2_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
</tr>
<tr>
<td>3.794</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>inst_2/n15943_s10/I2</td>
</tr>
<tr>
<td>4.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s10/F</td>
</tr>
<tr>
<td>4.621</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>inst_2/n15943_s12/I3</td>
</tr>
<tr>
<td>5.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s12/F</td>
</tr>
<tr>
<td>7.118</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>inst_2/m_main_cj_c835_s2/I2</td>
</tr>
<tr>
<td>8.150</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_s2/F</td>
</tr>
<tr>
<td>10.941</td>
<td>2.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>inst_2/m_main_cj_c835_1_s1/I2</td>
</tr>
<tr>
<td>11.967</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_1_s1/F</td>
</tr>
<tr>
<td>13.343</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[0][A]</td>
<td>inst_2/n4356_1_s/CIN</td>
</tr>
<tr>
<td>13.400</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4356_1_s/COUT</td>
</tr>
<tr>
<td>13.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>inst_2/n4355_1_s/CIN</td>
</tr>
<tr>
<td>13.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4355_1_s/COUT</td>
</tr>
<tr>
<td>13.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>inst_2/n4354_1_s/CIN</td>
</tr>
<tr>
<td>13.514</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4354_1_s/COUT</td>
</tr>
<tr>
<td>13.514</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][B]</td>
<td>inst_2/n4353_1_s/CIN</td>
</tr>
<tr>
<td>13.571</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n4353_1_s/COUT</td>
</tr>
<tr>
<td>13.571</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][A]</td>
<td>inst_2/n4352_1_s/CIN</td>
</tr>
<tr>
<td>13.628</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][A]</td>
<td style=" background: #97FFFF;">inst_2/n4352_1_s/COUT</td>
</tr>
<tr>
<td>13.628</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[2][B]</td>
<td>inst_2/n4351_1_s/CIN</td>
</tr>
<tr>
<td>13.685</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n4351_1_s/COUT</td>
</tr>
<tr>
<td>13.685</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][A]</td>
<td>inst_2/n4350_1_s/CIN</td>
</tr>
<tr>
<td>13.742</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4350_1_s/COUT</td>
</tr>
<tr>
<td>13.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C37[0][B]</td>
<td>inst_2/n4349_1_s/CIN</td>
</tr>
<tr>
<td>14.305</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C37[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4349_1_s/SUM</td>
</tr>
<tr>
<td>15.764</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td>inst_2/n16029_s7/I2</td>
</tr>
<tr>
<td>16.863</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n16029_s7/F</td>
</tr>
<tr>
<td>16.869</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>inst_2/n16029_s6/I0</td>
</tr>
<tr>
<td>17.968</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n16029_s6/F</td>
</tr>
<tr>
<td>17.968</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>inst_2/m_main_cj_time2_9_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C32[0][B]</td>
<td>inst_2/m_main_cj_time2_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 7.072, 42.241%; route: 9.212, 55.022%; tC2Q: 0.458, 2.738%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_time2_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R12C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_antiChatter_rotary1_a2_1_s2/Q</td>
</tr>
<tr>
<td>3.794</td>
<td>2.110</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td>inst_2/n15943_s10/I2</td>
</tr>
<tr>
<td>4.616</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[2][B]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s10/F</td>
</tr>
<tr>
<td>4.621</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[1][A]</td>
<td>inst_2/n15943_s12/I3</td>
</tr>
<tr>
<td>5.653</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R13C22[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15943_s12/F</td>
</tr>
<tr>
<td>7.118</td>
<td>1.464</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C16[1][A]</td>
<td>inst_2/m_main_cj_c835_s2/I2</td>
</tr>
<tr>
<td>8.150</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R12C16[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_s2/F</td>
</tr>
<tr>
<td>10.941</td>
<td>2.791</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td>inst_2/m_main_cj_c835_1_s1/I2</td>
</tr>
<tr>
<td>11.967</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R14C36[3][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c835_1_s1/F</td>
</tr>
<tr>
<td>13.343</td>
<td>1.377</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R14C36[0][A]</td>
<td>inst_2/n4356_1_s/CIN</td>
</tr>
<tr>
<td>13.400</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C36[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n4356_1_s/COUT</td>
</tr>
<tr>
<td>13.400</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[0][B]</td>
<td>inst_2/n4355_1_s/CIN</td>
</tr>
<tr>
<td>13.457</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[0][B]</td>
<td style=" background: #97FFFF;">inst_2/n4355_1_s/COUT</td>
</tr>
<tr>
<td>13.457</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R14C36[1][A]</td>
<td>inst_2/n4354_1_s/CIN</td>
</tr>
<tr>
<td>14.020</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C36[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n4354_1_s/SUM</td>
</tr>
<tr>
<td>15.159</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td>inst_2/n16039_s7/I2</td>
</tr>
<tr>
<td>16.258</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C32[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n16039_s7/F</td>
</tr>
<tr>
<td>17.079</td>
<td>0.821</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>inst_2/n16039_s6/I0</td>
</tr>
<tr>
<td>17.901</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n16039_s6/F</td>
</tr>
<tr>
<td>17.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_time2_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>inst_2/m_main_cj_time2_4_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C31[0][A]</td>
<td>inst_2/m_main_cj_time2_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.510, 39.039%; route: 9.707, 58.212%; tC2Q: 0.458, 2.749%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.941</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.826</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_i_inl13_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_i_inl13_21_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C11[2][B]</td>
<td>inst_2/m_main_cj_i_inl13_1_s2/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R12C11[2][B]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_1_s2/Q</td>
</tr>
<tr>
<td>2.507</td>
<td>0.822</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s117/I0</td>
</tr>
<tr>
<td>3.539</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[3][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s117/F</td>
</tr>
<tr>
<td>4.838</td>
<td>1.300</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s103/CIN</td>
</tr>
<tr>
<td>4.895</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s103/COUT</td>
</tr>
<tr>
<td>4.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s104/CIN</td>
</tr>
<tr>
<td>4.952</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s104/COUT</td>
</tr>
<tr>
<td>4.952</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s105/CIN</td>
</tr>
<tr>
<td>5.009</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s105/COUT</td>
</tr>
<tr>
<td>5.009</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s106/CIN</td>
</tr>
<tr>
<td>5.066</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s106/COUT</td>
</tr>
<tr>
<td>5.066</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C14[2][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s107/CIN</td>
</tr>
<tr>
<td>5.123</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C14[2][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s107/COUT</td>
</tr>
<tr>
<td>5.123</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s108/CIN</td>
</tr>
<tr>
<td>5.180</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s108/COUT</td>
</tr>
<tr>
<td>5.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[0][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s109/CIN</td>
</tr>
<tr>
<td>5.237</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[0][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s109/COUT</td>
</tr>
<tr>
<td>5.237</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s110/CIN</td>
</tr>
<tr>
<td>5.294</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s110/COUT</td>
</tr>
<tr>
<td>5.294</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[1][B]</td>
<td>inst_2/m_main_cj_c640_inl1_s111/CIN</td>
</tr>
<tr>
<td>5.351</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[1][B]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s111/COUT</td>
</tr>
<tr>
<td>5.351</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R12C15[2][A]</td>
<td>inst_2/m_main_cj_c640_inl1_s112/CIN</td>
</tr>
<tr>
<td>5.408</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C15[2][A]</td>
<td style=" background: #97FFFF;">inst_2/m_main_cj_c640_inl1_s112/COUT</td>
</tr>
<tr>
<td>5.977</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C15[3][B]</td>
<td>inst_2/n15983_s9/I3</td>
</tr>
<tr>
<td>7.009</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R12C15[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n15983_s9/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[1][A]</td>
<td>inst_2/n16234_s12/I1</td>
</tr>
<tr>
<td>8.450</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C12[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16234_s12/F</td>
</tr>
<tr>
<td>9.269</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[3][A]</td>
<td>inst_2/n16228_s12/I3</td>
</tr>
<tr>
<td>9.895</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R12C9[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16228_s12/F</td>
</tr>
<tr>
<td>11.526</td>
<td>1.631</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C12[3][B]</td>
<td>inst_2/n16222_s12/I3</td>
</tr>
<tr>
<td>12.151</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>12</td>
<td>R12C12[3][B]</td>
<td style=" background: #97FFFF;">inst_2/n16222_s12/F</td>
</tr>
<tr>
<td>12.579</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C13[3][A]</td>
<td>inst_2/n16204_s12/I3</td>
</tr>
<tr>
<td>13.204</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R12C13[3][A]</td>
<td style=" background: #97FFFF;">inst_2/n16204_s12/F</td>
</tr>
<tr>
<td>13.627</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>inst_2/n16198_s12/I3</td>
</tr>
<tr>
<td>14.449</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R13C13[1][B]</td>
<td style=" background: #97FFFF;">inst_2/n16198_s12/F</td>
</tr>
<tr>
<td>14.945</td>
<td>0.496</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C13[1][A]</td>
<td>inst_2/n16194_s11/I2</td>
</tr>
<tr>
<td>16.044</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R12C13[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16194_s11/F</td>
</tr>
<tr>
<td>16.853</td>
<td>0.809</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>inst_2/n16194_s10/I1</td>
</tr>
<tr>
<td>17.885</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n16194_s10/F</td>
</tr>
<tr>
<td>17.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_i_inl13_21_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>inst_2/m_main_cj_i_inl13_21_s2/CLK</td>
</tr>
<tr>
<td>20.826</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C15[1][A]</td>
<td>inst_2/m_main_cj_i_inl13_21_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 8.089, 48.557%; route: 8.112, 48.692%; tC2Q: 0.458, 2.751%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>inst_2/n15935_s8/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15935_s8/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C37[0][A]</td>
<td>inst_2/m_main_cj_antiChatter_rotary1_a2_7_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[31]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[31]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>inst_2/n15719_s33/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15719_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C19[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[31]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[31]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>inst_2/n15709_s33/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15709_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C9[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[31]_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[31]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>inst_2/m_main_cj_array743[31]_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_6_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>inst_2/n15707_s33/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15707_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>inst_2/m_main_cj_array743[31]_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C18[0][A]</td>
<td>inst_2/m_main_cj_array743[31]_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[31]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[31]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_2/n15705_s33/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15705_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[31]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[1][A]</td>
<td>inst_2/m_main_cj_array743[31]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[30]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[30]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>inst_2/m_main_cj_array743[30]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>inst_2/n15689_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15689_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[30]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>inst_2/m_main_cj_array743[30]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C18[1][A]</td>
<td>inst_2/m_main_cj_array743[30]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[29]_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[29]_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_2_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_2_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>inst_2/n15685_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15685_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_2_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[29]_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[29]_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>inst_2/m_main_cj_array743[29]_3_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_3_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>inst_2/n15681_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15681_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>inst_2/m_main_cj_array743[29]_3_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>inst_2/m_main_cj_array743[29]_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[29]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[29]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>inst_2/n15677_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15677_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C11[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[29]_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[29]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_6_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>inst_2/n15675_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15675_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[29]_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>inst_2/m_main_cj_array743[29]_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[28]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[28]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>inst_2/n15671_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15671_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C20[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[28]_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[28]_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_3_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_3_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>inst_2/n15665_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15665_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_3_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R12C18[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[28]_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[28]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_6_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>inst_2/n15659_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15659_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[28]_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>inst_2/m_main_cj_array743[28]_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[27]_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[27]_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_0_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_0_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>inst_2/n15655_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15655_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_0_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>inst_2/m_main_cj_array743[27]_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[27]_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[27]_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>inst_2/m_main_cj_array743[27]_4_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_4_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>inst_2/n15647_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15647_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>inst_2/m_main_cj_array743[27]_4_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C19[1][A]</td>
<td>inst_2/m_main_cj_array743[27]_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[27]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[27]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C13[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>inst_2/n15645_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15645_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[27]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>inst_2/m_main_cj_array743[27]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>inst_2/m_main_cj_array743[27]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[26]_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[26]_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>inst_2/m_main_cj_array743[26]_2_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_2_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>inst_2/n15637_s33/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15637_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>inst_2/m_main_cj_array743[26]_2_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C10[0][A]</td>
<td>inst_2/m_main_cj_array743[26]_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[26]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[26]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>inst_2/n15629_s33/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15629_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C10[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[26]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[26]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>inst_2/n15625_s33/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15625_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[26]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[1][A]</td>
<td>inst_2/m_main_cj_array743[26]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[25]_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[25]_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>inst_2/m_main_cj_array743[25]_6_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_6_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>inst_2/n15611_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15611_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>inst_2/m_main_cj_array743[25]_6_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C23[0][A]</td>
<td>inst_2/m_main_cj_array743[25]_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[25]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[25]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_2/n15609_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15609_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[25]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_2/m_main_cj_array743[25]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C17[0][A]</td>
<td>inst_2/m_main_cj_array743[25]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[24]_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[24]_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>inst_2/m_main_cj_array743[24]_3_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[24]_3_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>inst_2/n15601_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15601_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[24]_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>inst_2/m_main_cj_array743[24]_3_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C20[1][A]</td>
<td>inst_2/m_main_cj_array743[24]_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[23]_7_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[23]_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_2/m_main_cj_array743[23]_7_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[23]_7_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_2/n15577_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15577_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[23]_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_2/m_main_cj_array743[23]_7_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C17[0][A]</td>
<td>inst_2/m_main_cj_array743[23]_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[22]_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[22]_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>inst_2/m_main_cj_array743[22]_3_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[22]_3_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>inst_2/n15569_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" background: #97FFFF;">inst_2/n15569_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[22]_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>inst_2/m_main_cj_array743[22]_3_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C10[0][A]</td>
<td>inst_2/m_main_cj_array743[22]_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>inst_2/m_main_cj_array743[22]_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>inst_2/m_main_cj_array743[22]_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>inst_2/m_main_cj_array743[22]_5_s2/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R17C10[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[22]_5_s2/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>inst_2/n15565_s33/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" background: #97FFFF;">inst_2/n15565_s33/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td style=" font-weight:bold;">inst_2/m_main_cj_array743[22]_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>404</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>inst_2/m_main_cj_array743[22]_5_s2/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C10[1][A]</td>
<td>inst_2/m_main_cj_array743[22]_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.990</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.240</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>oneSecondOverflow</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>oneSecondCLK_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oneSecondOverflow</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>11.726</td>
<td>1.726</td>
<td>tNET</td>
<td>FF</td>
<td>oneSecondCLK_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>oneSecondOverflow</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.966</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>oneSecondCLK_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/boardLED1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/boardLED1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/boardLED1_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/col_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/col_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/col_2_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/row_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/row_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/row_6_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_i_inl13_30_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_i_inl13_30_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_i_inl13_30_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_old_rotary1_a2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_old_rotary1_a2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_old_rotary1_a2_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_windowCounter2_13_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_array743[14]_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_array743[14]_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_array743[14]_0_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_array743[14]_2_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_array743[14]_2_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_array743[14]_2_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>inst_2/m_main_cj_windowCounter2_14_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>inst_2/m_main_cj_windowCounter2_14_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>inst_2/m_main_cj_windowCounter2_14_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>404</td>
<td>clk_d</td>
<td>-90.386</td>
<td>0.262</td>
</tr>
<tr>
<td>224</td>
<td>n15209_50</td>
<td>8.345</td>
<td>2.797</td>
</tr>
<tr>
<td>141</td>
<td>n15209_41</td>
<td>6.590</td>
<td>2.533</td>
</tr>
<tr>
<td>128</td>
<td>m_main_cj_t656[0]</td>
<td>1.501</td>
<td>2.531</td>
</tr>
<tr>
<td>91</td>
<td>n15929_17</td>
<td>3.523</td>
<td>5.889</td>
</tr>
<tr>
<td>64</td>
<td>m_main_cj_t656[1]</td>
<td>0.434</td>
<td>2.970</td>
</tr>
<tr>
<td>53</td>
<td>n15347_46</td>
<td>7.212</td>
<td>3.276</td>
</tr>
<tr>
<td>42</td>
<td>n15929_27</td>
<td>6.730</td>
<td>3.939</td>
</tr>
<tr>
<td>40</td>
<td>m_main_cj_lastClockState2_11</td>
<td>7.466</td>
<td>2.659</td>
</tr>
<tr>
<td>37</td>
<td>m_main_cj_bufferClock2[4]</td>
<td>-15.703</td>
<td>3.949</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R18C23</td>
<td>59.72%</td>
</tr>
<tr>
<td>R14C19</td>
<td>56.94%</td>
</tr>
<tr>
<td>R11C17</td>
<td>55.56%</td>
</tr>
<tr>
<td>R13C14</td>
<td>55.56%</td>
</tr>
<tr>
<td>R13C22</td>
<td>54.17%</td>
</tr>
<tr>
<td>R12C21</td>
<td>54.17%</td>
</tr>
<tr>
<td>R13C15</td>
<td>54.17%</td>
</tr>
<tr>
<td>R13C38</td>
<td>52.78%</td>
</tr>
<tr>
<td>R13C37</td>
<td>52.78%</td>
</tr>
<tr>
<td>R13C16</td>
<td>52.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
