#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001d422d5bd10 .scope module, "UART_RX" "UART_RX" 2 10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "prescale";
    .port_info 4 /INPUT 1 "PAR_EN";
    .port_info 5 /INPUT 1 "PAR_TYP";
    .port_info 6 /OUTPUT 8 "RX_P_DATA";
    .port_info 7 /OUTPUT 1 "RX_data_valid";
    .port_info 8 /OUTPUT 1 "parity_error";
    .port_info 9 /OUTPUT 1 "framing_error";
P_000001d4230c33b0 .param/l "Data_width" 0 2 11, +C4<00000000000000000000000000001000>;
L_000001d4230a93f0 .functor BUFZ 1, v000001d423118e10_0, C4<0>, C4<0>, C4<0>;
L_000001d4230a9cb0 .functor BUFZ 1, v000001d423118690_0, C4<0>, C4<0>, C4<0>;
o000001d4230c8028 .functor BUFZ 1, C4<z>; HiZ drive
v000001d423117ab0_0 .net "CLK", 0 0, o000001d4230c8028;  0 drivers
o000001d4230c80b8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d423118410_0 .net "PAR_EN", 0 0, o000001d4230c80b8;  0 drivers
o000001d4230c8bf8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d4231184b0_0 .net "PAR_TYP", 0 0, o000001d4230c8bf8;  0 drivers
o000001d4230c80e8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d4231191d0_0 .net "RST", 0 0, o000001d4230c80e8;  0 drivers
o000001d4230c8118 .functor BUFZ 1, C4<z>; HiZ drive
v000001d423118550_0 .net "RX_IN", 0 0, o000001d4230c8118;  0 drivers
v000001d423118730_0 .net "RX_P_DATA", 7 0, v000001d4231193b0_0;  1 drivers
v000001d423119130_0 .net "RX_data_valid", 0 0, v000001d4230bdb20_0;  1 drivers
v000001d4231187d0_0 .net "bit_cnt_internal", 3 0, v000001d423118190_0;  1 drivers
v000001d4231189b0_0 .net "data_sample_enable_internal", 0 0, v000001d4230bd4e0_0;  1 drivers
v000001d42311c390_0 .net "deserializer_enable_internal", 0 0, v000001d4230bdd00_0;  1 drivers
v000001d42311be90_0 .net "edge_cnt_counter_internal", 5 0, v000001d423117fb0_0;  1 drivers
v000001d42311d650_0 .net "enable_internal", 0 0, v000001d4230bd440_0;  1 drivers
v000001d42311bfd0_0 .net "framing_error", 0 0, L_000001d4230a9cb0;  1 drivers
o000001d4230c8c88 .functor BUFZ 1, C4<z>; HiZ drive
v000001d42311ce30_0 .net "parity_checker_enable", 0 0, o000001d4230c8c88;  0 drivers
v000001d42311c2f0_0 .net "parity_checker_enable_internal", 0 0, v000001d4230bcfe0_0;  1 drivers
v000001d42311bc10_0 .net "parity_error", 0 0, L_000001d4230a93f0;  1 drivers
v000001d42311d5b0_0 .net "parity_error_internal", 0 0, v000001d423118e10_0;  1 drivers
o000001d4230c82c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v000001d42311d6f0_0 .net "prescale", 5 0, o000001d4230c82c8;  0 drivers
v000001d42311d290_0 .net "reset_counters_internal", 0 0, v000001d4230bde40_0;  1 drivers
v000001d42311c610_0 .net "sampled_bit_internal", 0 0, v000001d423118b90_0;  1 drivers
v000001d42311bf30_0 .net "start_checker_enable_internal", 0 0, v000001d4230bdee0_0;  1 drivers
v000001d42311c1b0_0 .net "start_glitch_internal", 0 0, v000001d423118f50_0;  1 drivers
v000001d42311c570_0 .net "stop_checker_enable_internal", 0 0, v000001d4230bd580_0;  1 drivers
v000001d42311d790_0 .net "stop_error_internal", 0 0, v000001d423118690_0;  1 drivers
S_000001d4230844a0 .scope module, "FSM1" "UART_RX_FSM" 2 109, 3 1 0, S_000001d422d5bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "RX_IN";
    .port_info 3 /INPUT 6 "edge_cnt";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 6 "prescale";
    .port_info 6 /INPUT 1 "stop_error";
    .port_info 7 /INPUT 1 "start_glitch";
    .port_info 8 /INPUT 1 "parity_error";
    .port_info 9 /INPUT 1 "PAR_EN";
    .port_info 10 /OUTPUT 1 "data_sample_enable";
    .port_info 11 /OUTPUT 1 "enable";
    .port_info 12 /OUTPUT 1 "deserializer_enable";
    .port_info 13 /OUTPUT 1 "data_valid";
    .port_info 14 /OUTPUT 1 "stop_checker_enable";
    .port_info 15 /OUTPUT 1 "start_checker_enable";
    .port_info 16 /OUTPUT 1 "parity_checker_enable";
    .port_info 17 /OUTPUT 1 "reset_counters";
P_000001d423084630 .param/l "Data_bits" 1 3 33, C4<000100>;
P_000001d423084668 .param/l "Data_valid" 1 3 36, C4<100000>;
P_000001d4230846a0 .param/l "Data_width" 0 3 2, +C4<00000000000000000000000000001000>;
P_000001d4230846d8 .param/l "Idle" 1 3 31, C4<000001>;
P_000001d423084710 .param/l "Parity_bit_check" 1 3 34, C4<001000>;
P_000001d423084748 .param/l "Start_bit_check" 1 3 32, C4<000010>;
P_000001d423084780 .param/l "Stop_bit_check" 1 3 35, C4<010000>;
v000001d4230bdc60_0 .net "CLK", 0 0, o000001d4230c8028;  alias, 0 drivers
v000001d4230bdda0_0 .var "Current_state", 5 0;
v000001d4230bd8a0_0 .var "Next_state", 5 0;
v000001d4230bd120_0 .net "PAR_EN", 0 0, o000001d4230c80b8;  alias, 0 drivers
v000001d4230bda80_0 .net "RST", 0 0, o000001d4230c80e8;  alias, 0 drivers
v000001d4230bd1c0_0 .net "RX_IN", 0 0, o000001d4230c8118;  alias, 0 drivers
v000001d4230bd940_0 .net "bit_cnt", 3 0, v000001d423118190_0;  alias, 1 drivers
v000001d4230bd4e0_0 .var "data_sample_enable", 0 0;
v000001d4230bdb20_0 .var "data_valid", 0 0;
v000001d4230bdd00_0 .var "deserializer_enable", 0 0;
v000001d4230bd260_0 .net "edge_cnt", 5 0, v000001d423117fb0_0;  alias, 1 drivers
v000001d4230bd440_0 .var "enable", 0 0;
v000001d4230bcfe0_0 .var "parity_checker_enable", 0 0;
v000001d4230bdbc0_0 .net "parity_error", 0 0, v000001d423118e10_0;  alias, 1 drivers
v000001d4230bd080_0 .net "prescale", 5 0, o000001d4230c82c8;  alias, 0 drivers
v000001d4230bde40_0 .var "reset_counters", 0 0;
v000001d4230bdee0_0 .var "start_checker_enable", 0 0;
v000001d4230bd3a0_0 .net "start_glitch", 0 0, v000001d423118f50_0;  alias, 1 drivers
v000001d4230bd580_0 .var "stop_checker_enable", 0 0;
v000001d4230bd6c0_0 .net "stop_error", 0 0, v000001d423118690_0;  alias, 1 drivers
E_000001d4230c2af0 .event anyedge, v000001d4230bdda0_0;
E_000001d4230c2ef0/0 .event anyedge, v000001d4230bdda0_0, v000001d4230bd1c0_0, v000001d4230bd260_0, v000001d4230bd080_0;
E_000001d4230c2ef0/1 .event anyedge, v000001d4230bd3a0_0, v000001d4230bd940_0, v000001d4230bd120_0, v000001d4230bdbc0_0;
E_000001d4230c2ef0/2 .event anyedge, v000001d4230bd6c0_0;
E_000001d4230c2ef0 .event/or E_000001d4230c2ef0/0, E_000001d4230c2ef0/1, E_000001d4230c2ef0/2;
E_000001d4230c36f0/0 .event negedge, v000001d4230bda80_0;
E_000001d4230c36f0/1 .event posedge, v000001d4230bdc60_0;
E_000001d4230c36f0 .event/or E_000001d4230c36f0/0, E_000001d4230c36f0/1;
S_000001d4230999e0 .scope module, "d" "deserializer" 2 66, 4 1 0, S_000001d422d5bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "sampled_bit";
    .port_info 3 /INPUT 1 "deserializer_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /OUTPUT 8 "P_DATA";
P_000001d4230c33f0 .param/l "Data_width" 0 4 2, +C4<00000000000000000000000000001000>;
v000001d4230bd300_0 .net "CLK", 0 0, o000001d4230c8028;  alias, 0 drivers
v000001d4231193b0_0 .var "P_DATA", 7 0;
v000001d423118cd0_0 .net "RST", 0 0, o000001d4230c80e8;  alias, 0 drivers
v000001d423119310_0 .net "bit_cnt", 3 0, v000001d423118190_0;  alias, 1 drivers
v000001d423117d30_0 .net "deserializer_enable", 0 0, v000001d4230bdd00_0;  alias, 1 drivers
v000001d423118870_0 .net "sampled_bit", 0 0, v000001d423118b90_0;  alias, 1 drivers
S_000001d423099b70 .scope module, "ds" "data_sampling" 2 53, 5 1 0, S_000001d422d5bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "data_sample_enable";
    .port_info 3 /INPUT 1 "RX_IN";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /INPUT 6 "edge_cnt";
    .port_info 6 /OUTPUT 1 "sampled_bit";
v000001d423117b50_0 .net "CLK", 0 0, o000001d4230c8028;  alias, 0 drivers
v000001d423119090_0 .net "RST", 0 0, o000001d4230c80e8;  alias, 0 drivers
v000001d423117bf0_0 .net "RX_IN", 0 0, o000001d4230c8118;  alias, 0 drivers
v000001d423118c30_0 .net "data_sample_enable", 0 0, v000001d4230bd4e0_0;  alias, 1 drivers
v000001d423119450_0 .net "edge_cnt", 5 0, v000001d423117fb0_0;  alias, 1 drivers
v000001d423117dd0_0 .net "prescale", 5 0, o000001d4230c82c8;  alias, 0 drivers
v000001d423118910_0 .var "sample1", 0 0;
v000001d423117e70_0 .var "sample2", 0 0;
v000001d4231182d0_0 .var "sample3", 0 0;
v000001d423118b90_0 .var "sampled_bit", 0 0;
S_000001d423092870 .scope module, "ebc" "edge_bit_counter" 2 42, 6 1 0, S_000001d422d5bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "reset_counters";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /INPUT 6 "prescale";
    .port_info 5 /OUTPUT 4 "bit_cnt";
    .port_info 6 /OUTPUT 6 "edge_cnt";
v000001d4231194f0_0 .net "CLK", 0 0, o000001d4230c8028;  alias, 0 drivers
v000001d423117f10_0 .net "RST", 0 0, o000001d4230c80e8;  alias, 0 drivers
v000001d423118190_0 .var "bit_cnt", 3 0;
v000001d423117fb0_0 .var "edge_cnt", 5 0;
v000001d423118d70_0 .net "enable", 0 0, v000001d4230bd440_0;  alias, 1 drivers
v000001d423119270_0 .net "prescale", 5 0, o000001d4230c82c8;  alias, 0 drivers
v000001d423117c90_0 .net "reset_counters", 0 0, v000001d4230bde40_0;  alias, 1 drivers
S_000001d423092a00 .scope module, "pc" "parity_checker" 2 78, 7 1 0, S_000001d422d5bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "PAR_TYP";
    .port_info 3 /INPUT 1 "parity_checker_enable";
    .port_info 4 /INPUT 4 "bit_cnt";
    .port_info 5 /INPUT 1 "sampled_bit";
    .port_info 6 /OUTPUT 1 "parity_error";
P_000001d4230c3030 .param/l "Data_width" 0 7 2, +C4<00000000000000000000000000001000>;
v000001d423118050_0 .net "CLK", 0 0, o000001d4230c8028;  alias, 0 drivers
v000001d423118a50_0 .net "PAR_TYP", 0 0, o000001d4230c8bf8;  alias, 0 drivers
v000001d423119590_0 .var "P_flag", 0 0;
v000001d423118af0_0 .net "RST", 0 0, o000001d4230c80e8;  alias, 0 drivers
v000001d423119630_0 .net "bit_cnt", 3 0, v000001d423118190_0;  alias, 1 drivers
v000001d4231196d0_0 .var "data", 7 0;
v000001d4231180f0_0 .net "parity_checker_enable", 0 0, o000001d4230c8c88;  alias, 0 drivers
v000001d423118e10_0 .var "parity_error", 0 0;
v000001d423119770_0 .net "sampled_bit", 0 0, v000001d423118b90_0;  alias, 1 drivers
S_000001d42308c650 .scope module, "start" "start_checker" 2 89, 8 1 0, S_000001d422d5bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "start_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "start_glitch";
v000001d423117a10_0 .net "CLK", 0 0, o000001d4230c8028;  alias, 0 drivers
v000001d4231185f0_0 .net "RST", 0 0, o000001d4230c80e8;  alias, 0 drivers
v000001d423118230_0 .net "sampled_bit", 0 0, v000001d423118b90_0;  alias, 1 drivers
v000001d423118eb0_0 .net "start_checker_enable", 0 0, v000001d4230bdee0_0;  alias, 1 drivers
v000001d423118f50_0 .var "start_glitch", 0 0;
S_000001d42308c7e0 .scope module, "stop" "stop_checker" 2 98, 9 1 0, S_000001d422d5bd10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RST";
    .port_info 2 /INPUT 1 "stop_checker_enable";
    .port_info 3 /INPUT 1 "sampled_bit";
    .port_info 4 /OUTPUT 1 "stop_error";
v000001d423118ff0_0 .net "CLK", 0 0, o000001d4230c8028;  alias, 0 drivers
v000001d423118370_0 .net "RST", 0 0, o000001d4230c80e8;  alias, 0 drivers
v000001d423119810_0 .net "sampled_bit", 0 0, v000001d423118b90_0;  alias, 1 drivers
v000001d423117970_0 .net "stop_checker_enable", 0 0, v000001d4230bd580_0;  alias, 1 drivers
v000001d423118690_0 .var "stop_error", 0 0;
    .scope S_000001d423092870;
T_0 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d423117f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001d423117fb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d423117c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001d423117fb0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001d423118d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001d423117fb0_0;
    %pad/u 32;
    %load/vec4 v000001d423119270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000001d423117fb0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v000001d423117fb0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000001d423117fb0_0, 0;
T_0.7 ;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d423092870;
T_1 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d423117f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d423118190_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d423117c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d423118190_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001d423118d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001d423117fb0_0;
    %pad/u 32;
    %load/vec4 v000001d423119270_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.6, 4;
    %load/vec4 v000001d423118190_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001d423118190_0, 0;
T_1.6 ;
T_1.4 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d423099b70;
T_2 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d423119090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d423118910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d423117e70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d4231182d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d423118b90_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d423118c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001d423119450_0;
    %pad/u 32;
    %load/vec4 v000001d423117dd0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v000001d423117bf0_0;
    %assign/vec4 v000001d423118910_0, 0;
T_2.4 ;
    %load/vec4 v000001d423119450_0;
    %load/vec4 v000001d423117dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmp/e;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v000001d423117bf0_0;
    %assign/vec4 v000001d423117e70_0, 0;
T_2.6 ;
    %load/vec4 v000001d423119450_0;
    %pad/u 32;
    %load/vec4 v000001d423117dd0_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %addi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_2.8, 4;
    %load/vec4 v000001d423117bf0_0;
    %assign/vec4 v000001d4231182d0_0, 0;
    %load/vec4 v000001d423118910_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.12, 9;
    %load/vec4 v000001d423117e70_0;
    %and;
T_2.12;
    %flag_set/vec4 8;
    %jmp/1 T_2.11, 8;
    %load/vec4 v000001d423117e70_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_2.13, 10;
    %load/vec4 v000001d4231182d0_0;
    %and;
T_2.13;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_2.11;
    %flag_get/vec4 8;
    %jmp/1 T_2.10, 8;
    %load/vec4 v000001d423118910_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_2.14, 8;
    %load/vec4 v000001d4231182d0_0;
    %and;
T_2.14;
    %or;
T_2.10;
    %assign/vec4 v000001d423118b90_0, 0;
T_2.8 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d4230999e0;
T_3 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d423118cd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d4231193b0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001d423117d30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000001d423119310_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001d423118870_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d423119310_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d4231193b0_0, 4, 5;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001d423092a00;
T_4 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d423118af0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001d4231196d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423118e10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423119590_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d4231180f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000001d423119630_0;
    %cmpi/u 1, 0, 4;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_4.6, 5;
    %load/vec4 v000001d423119630_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_4.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001d423119770_0;
    %ix/load 5, 0, 0;
    %load/vec4 v000001d423119630_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %assign/vec4/off/d v000001d4231196d0_0, 4, 5;
T_4.4 ;
    %load/vec4 v000001d423119630_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_4.7, 4;
    %load/vec4 v000001d4231196d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001d423119770_0;
    %concat/vec4; draw_concat_vec4
    %xor/r;
    %assign/vec4 v000001d423119590_0, 0;
T_4.7 ;
    %load/vec4 v000001d423119630_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_4.9, 4;
    %load/vec4 v000001d423118a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.11, 8;
    %load/vec4 v000001d423119590_0;
    %nor/r;
    %load/vec4 v000001d423119770_0;
    %cmp/e;
    %jmp/0xz  T_4.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423118e10_0, 0;
    %jmp T_4.14;
T_4.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d423118e10_0, 0;
T_4.14 ;
T_4.11 ;
    %load/vec4 v000001d423118a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.15, 8;
    %load/vec4 v000001d423119590_0;
    %load/vec4 v000001d423119770_0;
    %cmp/e;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423118e10_0, 0;
    %jmp T_4.18;
T_4.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d423118e10_0, 0;
T_4.18 ;
T_4.15 ;
T_4.9 ;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d42308c650;
T_5 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d4231185f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423118f50_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001d423118eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v000001d423118230_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423118f50_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d423118f50_0, 0;
T_5.5 ;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001d42308c7e0;
T_6 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d423118370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423118690_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001d423117970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000001d423119810_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d423118690_0, 0;
    %jmp T_6.5;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d423118690_0, 0;
T_6.5 ;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001d4230844a0;
T_7 ;
    %wait E_000001d4230c36f0;
    %load/vec4 v000001d4230bda80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 1, 0, 6;
    %assign/vec4 v000001d4230bdda0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001d4230bd8a0_0;
    %assign/vec4 v000001d4230bdda0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001d4230844a0;
T_8 ;
    %wait E_000001d4230c2ef0;
    %load/vec4 v000001d4230bdda0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.7;
T_8.0 ;
    %load/vec4 v000001d4230bd1c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.9;
T_8.8 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.9 ;
    %jmp T_8.7;
T_8.1 ;
    %load/vec4 v000001d4230bd260_0;
    %pad/u 32;
    %load/vec4 v000001d4230bd080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v000001d4230bd3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.13 ;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.11 ;
    %jmp T_8.7;
T_8.2 ;
    %load/vec4 v000001d4230bd940_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_8.16, 5;
    %load/vec4 v000001d4230bd940_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v000001d4230bd120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.18 ;
T_8.15 ;
    %jmp T_8.7;
T_8.3 ;
    %load/vec4 v000001d4230bd260_0;
    %pad/u 32;
    %load/vec4 v000001d4230bd080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.19, 4;
    %load/vec4 v000001d4230bdbc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.21, 8;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.22;
T_8.21 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.22 ;
    %jmp T_8.20;
T_8.19 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.20 ;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v000001d4230bd260_0;
    %pad/u 32;
    %load/vec4 v000001d4230bd080_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_8.23, 4;
    %load/vec4 v000001d4230bd6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.25, 8;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.26 ;
    %jmp T_8.24;
T_8.23 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.24 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v000001d4230bd1c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.27, 4;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
    %jmp T_8.28;
T_8.27 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v000001d4230bd8a0_0, 0, 6;
T_8.28 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001d4230844a0;
T_9 ;
    %wait E_000001d4230c2af0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bd4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bd440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bdd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bdb20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bd580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bdee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bcfe0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d4230bde40_0, 0, 1;
    %load/vec4 v000001d4230bdda0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.7;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bde40_0, 0, 1;
    %jmp T_9.7;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bdee0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd440_0, 0, 1;
    %jmp T_9.7;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bdd00_0, 0, 1;
    %jmp T_9.7;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bcfe0_0, 0, 1;
    %jmp T_9.7;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd580_0, 0, 1;
    %jmp T_9.7;
T_9.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bd440_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d4230bdb20_0, 0, 1;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "UART_RX.v";
    "./UART_RX_FSM.v";
    "./deserializer.v";
    "./data_sampling.v";
    "./edge_bit_counter.v";
    "./parity_checker.v";
    "./start_checker.v";
    "./stop_checker.v";
