
MECH458.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000194  00800100  000017aa  0000183e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000017aa  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000ce  00800294  00800294  000019d2  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000019d2  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001a30  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000300  00000000  00000000  00001a70  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000051b2  00000000  00000000  00001d70  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001b29  00000000  00000000  00006f22  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000351f  00000000  00000000  00008a4b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  000007b0  00000000  00000000  0000bf6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000aa18  00000000  00000000  0000c71c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001808  00000000  00000000  00017134  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002d8  00000000  00000000  0001893c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  00004b4d  00000000  00000000  00018c14  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	4b c0       	rjmp	.+150    	; 0x98 <__ctors_end>
       2:	00 00       	nop
       4:	67 c0       	rjmp	.+206    	; 0xd4 <__bad_interrupt>
       6:	00 00       	nop
       8:	65 c0       	rjmp	.+202    	; 0xd4 <__bad_interrupt>
       a:	00 00       	nop
       c:	63 c0       	rjmp	.+198    	; 0xd4 <__bad_interrupt>
       e:	00 00       	nop
      10:	61 c0       	rjmp	.+194    	; 0xd4 <__bad_interrupt>
      12:	00 00       	nop
      14:	5f c0       	rjmp	.+190    	; 0xd4 <__bad_interrupt>
      16:	00 00       	nop
      18:	5d c0       	rjmp	.+186    	; 0xd4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	5b c0       	rjmp	.+182    	; 0xd4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	59 c0       	rjmp	.+178    	; 0xd4 <__bad_interrupt>
      22:	00 00       	nop
      24:	57 c0       	rjmp	.+174    	; 0xd4 <__bad_interrupt>
      26:	00 00       	nop
      28:	55 c0       	rjmp	.+170    	; 0xd4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	53 c0       	rjmp	.+166    	; 0xd4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	51 c0       	rjmp	.+162    	; 0xd4 <__bad_interrupt>
      32:	00 00       	nop
      34:	26 c4       	rjmp	.+2124   	; 0x882 <__vector_13>
      36:	00 00       	nop
      38:	4d c0       	rjmp	.+154    	; 0xd4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	4b c0       	rjmp	.+150    	; 0xd4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	49 c0       	rjmp	.+146    	; 0xd4 <__bad_interrupt>
      42:	00 00       	nop
      44:	86 c6       	rjmp	.+3340   	; 0xd52 <__vector_17>
      46:	00 00       	nop
      48:	45 c0       	rjmp	.+138    	; 0xd4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	43 c0       	rjmp	.+134    	; 0xd4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	41 c0       	rjmp	.+130    	; 0xd4 <__bad_interrupt>
      52:	00 00       	nop
      54:	3f c0       	rjmp	.+126    	; 0xd4 <__bad_interrupt>
      56:	00 00       	nop
      58:	3d c0       	rjmp	.+122    	; 0xd4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	3b c0       	rjmp	.+118    	; 0xd4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	39 c0       	rjmp	.+114    	; 0xd4 <__bad_interrupt>
      62:	00 00       	nop
      64:	37 c0       	rjmp	.+110    	; 0xd4 <__bad_interrupt>
      66:	00 00       	nop
      68:	35 c0       	rjmp	.+106    	; 0xd4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	33 c0       	rjmp	.+102    	; 0xd4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	31 c0       	rjmp	.+98     	; 0xd4 <__bad_interrupt>
      72:	00 00       	nop
      74:	49 c0       	rjmp	.+146    	; 0x108 <__vector_29>
      76:	00 00       	nop
      78:	2d c0       	rjmp	.+90     	; 0xd4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	2b c0       	rjmp	.+86     	; 0xd4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	29 c0       	rjmp	.+82     	; 0xd4 <__bad_interrupt>
      82:	00 00       	nop
      84:	27 c0       	rjmp	.+78     	; 0xd4 <__bad_interrupt>
      86:	00 00       	nop
      88:	25 c0       	rjmp	.+74     	; 0xd4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	23 c0       	rjmp	.+70     	; 0xd4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	21 c0       	rjmp	.+66     	; 0xd4 <__bad_interrupt>
      92:	00 00       	nop
      94:	1f c0       	rjmp	.+62     	; 0xd4 <__bad_interrupt>
	...

00000098 <__ctors_end>:
      98:	11 24       	eor	r1, r1
      9a:	1f be       	out	0x3f, r1	; 63
      9c:	cf ef       	ldi	r28, 0xFF	; 255
      9e:	d0 e2       	ldi	r29, 0x20	; 32
      a0:	de bf       	out	0x3e, r29	; 62
      a2:	cd bf       	out	0x3d, r28	; 61

000000a4 <__do_copy_data>:
      a4:	12 e0       	ldi	r17, 0x02	; 2
      a6:	a0 e0       	ldi	r26, 0x00	; 0
      a8:	b1 e0       	ldi	r27, 0x01	; 1
      aa:	ea ea       	ldi	r30, 0xAA	; 170
      ac:	f7 e1       	ldi	r31, 0x17	; 23
      ae:	00 e0       	ldi	r16, 0x00	; 0
      b0:	0b bf       	out	0x3b, r16	; 59
      b2:	02 c0       	rjmp	.+4      	; 0xb8 <__do_copy_data+0x14>
      b4:	07 90       	elpm	r0, Z+
      b6:	0d 92       	st	X+, r0
      b8:	a4 39       	cpi	r26, 0x94	; 148
      ba:	b1 07       	cpc	r27, r17
      bc:	d9 f7       	brne	.-10     	; 0xb4 <__do_copy_data+0x10>

000000be <__do_clear_bss>:
      be:	23 e0       	ldi	r18, 0x03	; 3
      c0:	a4 e9       	ldi	r26, 0x94	; 148
      c2:	b2 e0       	ldi	r27, 0x02	; 2
      c4:	01 c0       	rjmp	.+2      	; 0xc8 <.do_clear_bss_start>

000000c6 <.do_clear_bss_loop>:
      c6:	1d 92       	st	X+, r1

000000c8 <.do_clear_bss_start>:
      c8:	a2 36       	cpi	r26, 0x62	; 98
      ca:	b2 07       	cpc	r27, r18
      cc:	e1 f7       	brne	.-8      	; 0xc6 <.do_clear_bss_loop>
      ce:	88 d2       	rcall	.+1296   	; 0x5e0 <main>
      d0:	0c 94 d3 0b 	jmp	0x17a6	; 0x17a6 <_exit>

000000d4 <__bad_interrupt>:
      d4:	42 c3       	rjmp	.+1668   	; 0x75a <__vector_default>

000000d6 <ADC_Init>:
#include "timer.h"

//################## MAIN ROUTINE ##################
void ADC_Init()
{
    ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
      d6:	9f b7       	in	r25, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
      d8:	f8 94       	cli
	{

		//ADC default input (analog input is set to be ADC0 / PORTF0
		
 		ADCSRB |= (1<<ADHSM);
      da:	eb e7       	ldi	r30, 0x7B	; 123
      dc:	f0 e0       	ldi	r31, 0x00	; 0
      de:	80 81       	ld	r24, Z
      e0:	80 68       	ori	r24, 0x80	; 128
      e2:	80 83       	st	Z, r24
		ADCSRA |= _BV(ADEN);                // enable ADC
      e4:	ea e7       	ldi	r30, 0x7A	; 122
      e6:	f0 e0       	ldi	r31, 0x00	; 0
      e8:	80 81       	ld	r24, Z
      ea:	80 68       	ori	r24, 0x80	; 128
      ec:	80 83       	st	Z, r24
		ADCSRA |= _BV(ADIE);                // enable interrupt of ADC
      ee:	80 81       	ld	r24, Z
      f0:	88 60       	ori	r24, 0x08	; 8
      f2:	80 83       	st	Z, r24
		ADMUX |=  ((1<<REFS0) | (1<<MUX0)); // left adjust ADC result, use AVcc
      f4:	ac e7       	ldi	r26, 0x7C	; 124
      f6:	b0 e0       	ldi	r27, 0x00	; 0
      f8:	8c 91       	ld	r24, X
      fa:	81 64       	ori	r24, 0x41	; 65
      fc:	8c 93       	st	X, r24
		ADCSRA |= _BV(ADSC); //Start ADC converions
      fe:	80 81       	ld	r24, Z
     100:	80 64       	ori	r24, 0x40	; 64
     102:	80 83       	st	Z, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     104:	9f bf       	out	0x3f, r25	; 63
    __asm__ volatile ("" ::: "memory");
     106:	08 95       	ret

00000108 <__vector_29>:
	}
}

ISR(ADC_vect)
{
     108:	1f 92       	push	r1
     10a:	0f 92       	push	r0
     10c:	0f b6       	in	r0, 0x3f	; 63
     10e:	0f 92       	push	r0
     110:	11 24       	eor	r1, r1
     112:	0b b6       	in	r0, 0x3b	; 59
     114:	0f 92       	push	r0
     116:	2f 93       	push	r18
     118:	3f 93       	push	r19
     11a:	8f 93       	push	r24
     11c:	9f 93       	push	r25
     11e:	ef 93       	push	r30
     120:	ff 93       	push	r31
		//PORTC ^= 0xFE;
		if (g_ADCCount < 10)
     122:	80 91 cd 02 	lds	r24, 0x02CD	; 0x8002cd <g_ADCCount>
     126:	90 91 ce 02 	lds	r25, 0x02CE	; 0x8002ce <g_ADCCount+0x1>
     12a:	0a 97       	sbiw	r24, 0x0a	; 10
     12c:	d8 f4       	brcc	.+54     	; 0x164 <__vector_29+0x5c>
		{
			 g_ADCResult[g_ADCCount++] = ADC;
     12e:	80 91 cd 02 	lds	r24, 0x02CD	; 0x8002cd <g_ADCCount>
     132:	90 91 ce 02 	lds	r25, 0x02CE	; 0x8002ce <g_ADCCount+0x1>
     136:	9c 01       	movw	r18, r24
     138:	2f 5f       	subi	r18, 0xFF	; 255
     13a:	3f 4f       	sbci	r19, 0xFF	; 255
     13c:	30 93 ce 02 	sts	0x02CE, r19	; 0x8002ce <g_ADCCount+0x1>
     140:	20 93 cd 02 	sts	0x02CD, r18	; 0x8002cd <g_ADCCount>
     144:	20 91 78 00 	lds	r18, 0x0078	; 0x800078 <__TEXT_REGION_LENGTH__+0x7e0078>
     148:	30 91 79 00 	lds	r19, 0x0079	; 0x800079 <__TEXT_REGION_LENGTH__+0x7e0079>
     14c:	88 0f       	add	r24, r24
     14e:	99 1f       	adc	r25, r25
     150:	fc 01       	movw	r30, r24
     152:	e7 54       	subi	r30, 0x47	; 71
     154:	fd 4f       	sbci	r31, 0xFD	; 253
     156:	31 83       	std	Z+1, r19	; 0x01
     158:	20 83       	st	Z, r18
			 ADCSRA |= (1 << ADSC);	 
     15a:	ea e7       	ldi	r30, 0x7A	; 122
     15c:	f0 e0       	ldi	r31, 0x00	; 0
     15e:	80 81       	ld	r24, Z
     160:	80 64       	ori	r24, 0x40	; 64
     162:	80 83       	st	Z, r24
		}
		if (g_ADCCount == 10) _timer[1].state = READY;
     164:	80 91 cd 02 	lds	r24, 0x02CD	; 0x8002cd <g_ADCCount>
     168:	90 91 ce 02 	lds	r25, 0x02CE	; 0x8002ce <g_ADCCount+0x1>
     16c:	0a 97       	sbiw	r24, 0x0a	; 10
     16e:	19 f4       	brne	.+6      	; 0x176 <__vector_29+0x6e>
     170:	82 e0       	ldi	r24, 0x02	; 2
     172:	80 93 12 03 	sts	0x0312, r24	; 0x800312 <_timer+0x11>
		//ADCSRA &= 0x01111111;
		//PORTC ^= 0xFE;
}
     176:	ff 91       	pop	r31
     178:	ef 91       	pop	r30
     17a:	9f 91       	pop	r25
     17c:	8f 91       	pop	r24
     17e:	3f 91       	pop	r19
     180:	2f 91       	pop	r18
     182:	0f 90       	pop	r0
     184:	0b be       	out	0x3b, r0	; 59
     186:	0f 90       	pop	r0
     188:	0f be       	out	0x3f, r0	; 63
     18a:	0f 90       	pop	r0
     18c:	1f 90       	pop	r1
     18e:	18 95       	reti

00000190 <D_Blinky>:

	
	//SYS_Pause(__FUNCTION__);	
}
void STEPPER_Task(void* arg)
{
     190:	9b b1       	in	r25, 0x0b	; 11
     192:	80 ea       	ldi	r24, 0xA0	; 160
     194:	89 27       	eor	r24, r25
     196:	8b b9       	out	0x0b, r24	; 11
     198:	08 95       	ret

0000019a <ADC_Task>:
     19a:	8f 92       	push	r8
     19c:	9f 92       	push	r9
     19e:	af 92       	push	r10
     1a0:	bf 92       	push	r11
     1a2:	cf 92       	push	r12
     1a4:	df 92       	push	r13
     1a6:	ef 92       	push	r14
     1a8:	ff 92       	push	r15
     1aa:	cf 93       	push	r28
     1ac:	80 91 97 02 	lds	r24, 0x0297	; 0x800297 <j.2509>
     1b0:	90 91 98 02 	lds	r25, 0x0298	; 0x800298 <j.2509+0x1>
     1b4:	01 96       	adiw	r24, 0x01	; 1
     1b6:	90 93 98 02 	sts	0x0298, r25	; 0x800298 <j.2509+0x1>
     1ba:	80 93 97 02 	sts	0x0297, r24	; 0x800297 <j.2509>
     1be:	40 e0       	ldi	r20, 0x00	; 0
     1c0:	50 e0       	ldi	r21, 0x00	; 0
     1c2:	ba 01       	movw	r22, r20
     1c4:	80 e0       	ldi	r24, 0x00	; 0
     1c6:	90 e0       	ldi	r25, 0x00	; 0
     1c8:	2f b7       	in	r18, 0x3f	; 63
     1ca:	f8 94       	cli
     1cc:	fc 01       	movw	r30, r24
     1ce:	ee 0f       	add	r30, r30
     1d0:	ff 1f       	adc	r31, r31
     1d2:	e7 54       	subi	r30, 0x47	; 71
     1d4:	fd 4f       	sbci	r31, 0xFD	; 253
     1d6:	01 90       	ld	r0, Z+
     1d8:	f0 81       	ld	r31, Z
     1da:	e0 2d       	mov	r30, r0
     1dc:	4e 0f       	add	r20, r30
     1de:	5f 1f       	adc	r21, r31
     1e0:	61 1d       	adc	r22, r1
     1e2:	71 1d       	adc	r23, r1
     1e4:	2f bf       	out	0x3f, r18	; 63
     1e6:	01 96       	adiw	r24, 0x01	; 1
     1e8:	8a 30       	cpi	r24, 0x0A	; 10
     1ea:	91 05       	cpc	r25, r1
     1ec:	69 f7       	brne	.-38     	; 0x1c8 <ADC_Task+0x2e>
     1ee:	cf b7       	in	r28, 0x3f	; 63
     1f0:	f8 94       	cli
     1f2:	cb 01       	movw	r24, r22
     1f4:	ba 01       	movw	r22, r20
     1f6:	2a e0       	ldi	r18, 0x0A	; 10
     1f8:	30 e0       	ldi	r19, 0x00	; 0
     1fa:	40 e0       	ldi	r20, 0x00	; 0
     1fc:	50 e0       	ldi	r21, 0x00	; 0
     1fe:	b5 d6       	rcall	.+3434   	; 0xf6a <__udivmodsi4>
     200:	69 01       	movw	r12, r18
     202:	7a 01       	movw	r14, r20
     204:	cf bf       	out	0x3f, r28	; 63
     206:	cf b7       	in	r28, 0x3f	; 63
     208:	f8 94       	cli
     20a:	da 01       	movw	r26, r20
     20c:	c9 01       	movw	r24, r18
     20e:	01 97       	sbiw	r24, 0x01	; 1
     210:	a1 09       	sbc	r26, r1
     212:	b1 09       	sbc	r27, r1
     214:	8f 3c       	cpi	r24, 0xCF	; 207
     216:	97 40       	sbci	r25, 0x07	; 7
     218:	a1 05       	cpc	r26, r1
     21a:	b1 05       	cpc	r27, r1
     21c:	a0 f4       	brcc	.+40     	; 0x246 <ADC_Task+0xac>
     21e:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <STAGE2>
     222:	90 91 4a 03 	lds	r25, 0x034A	; 0x80034a <STAGE2+0x1>
     226:	ac d1       	rcall	.+856    	; 0x580 <LL_GetRefl>
     228:	a0 e0       	ldi	r26, 0x00	; 0
     22a:	b0 e0       	ldi	r27, 0x00	; 0
     22c:	c8 16       	cp	r12, r24
     22e:	d9 06       	cpc	r13, r25
     230:	ea 06       	cpc	r14, r26
     232:	fb 06       	cpc	r15, r27
     234:	40 f4       	brcc	.+16     	; 0x246 <ADC_Task+0xac>
     236:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <STAGE2>
     23a:	90 91 4a 03 	lds	r25, 0x034A	; 0x80034a <STAGE2+0x1>
     23e:	00 97       	sbiw	r24, 0x00	; 0
     240:	11 f0       	breq	.+4      	; 0x246 <ADC_Task+0xac>
     242:	b6 01       	movw	r22, r12
     244:	a8 d1       	rcall	.+848    	; 0x596 <LL_UpdateRefl>
     246:	cf bf       	out	0x3f, r28	; 63
     248:	10 92 ce 02 	sts	0x02CE, r1	; 0x8002ce <g_ADCCount+0x1>
     24c:	10 92 cd 02 	sts	0x02CD, r1	; 0x8002cd <g_ADCCount>
     250:	10 92 12 03 	sts	0x0312, r1	; 0x800312 <_timer+0x11>
     254:	66 9b       	sbis	0x0c, 6	; 12
     256:	05 c0       	rjmp	.+10     	; 0x262 <ADC_Task+0xc8>
     258:	ea e7       	ldi	r30, 0x7A	; 122
     25a:	f0 e0       	ldi	r31, 0x00	; 0
     25c:	80 81       	ld	r24, Z
     25e:	80 64       	ori	r24, 0x40	; 64
     260:	80 83       	st	Z, r24
     262:	cf 91       	pop	r28
     264:	ff 90       	pop	r15
     266:	ef 90       	pop	r14
     268:	df 90       	pop	r13
     26a:	cf 90       	pop	r12
     26c:	bf 90       	pop	r11
     26e:	af 90       	pop	r10
     270:	9f 90       	pop	r9
     272:	8f 90       	pop	r8
     274:	08 95       	ret

00000276 <MAG_Task>:
     276:	80 91 f1 02 	lds	r24, 0x02F1	; 0x8002f1 <gMotorOn>
     27a:	88 23       	and	r24, r24
     27c:	49 f0       	breq	.+18     	; 0x290 <MAG_Task+0x1a>
     27e:	80 91 95 02 	lds	r24, 0x0295	; 0x800295 <tick.2531>
     282:	90 91 96 02 	lds	r25, 0x0296	; 0x800296 <tick.2531+0x1>
     286:	01 96       	adiw	r24, 0x01	; 1
     288:	90 93 96 02 	sts	0x0296, r25	; 0x800296 <tick.2531+0x1>
     28c:	80 93 95 02 	sts	0x0295, r24	; 0x800295 <tick.2531>
     290:	64 99       	sbic	0x0c, 4	; 12
     292:	1c c0       	rjmp	.+56     	; 0x2cc <MAG_Task+0x56>
     294:	61 e0       	ldi	r22, 0x01	; 1
     296:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     29a:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     29e:	8b d1       	rcall	.+790    	; 0x5b6 <LL_UpdateStatus>
     2a0:	61 e0       	ldi	r22, 0x01	; 1
     2a2:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     2a6:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     2aa:	7b d1       	rcall	.+758    	; 0x5a2 <LL_UpdateMag>
     2ac:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     2b0:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     2b4:	3a d1       	rcall	.+628    	; 0x52a <LL_Next>
     2b6:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <STAGE1+0x1>
     2ba:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <STAGE1>
     2be:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <_timer+0x1a>
     2c2:	10 92 96 02 	sts	0x0296, r1	; 0x800296 <tick.2531+0x1>
     2c6:	10 92 95 02 	sts	0x0295, r1	; 0x800295 <tick.2531>
     2ca:	08 95       	ret
     2cc:	80 91 95 02 	lds	r24, 0x0295	; 0x800295 <tick.2531>
     2d0:	90 91 96 02 	lds	r25, 0x0296	; 0x800296 <tick.2531+0x1>
     2d4:	4f 97       	sbiw	r24, 0x1f	; 31
     2d6:	d8 f0       	brcs	.+54     	; 0x30e <MAG_Task+0x98>
     2d8:	61 e0       	ldi	r22, 0x01	; 1
     2da:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     2de:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     2e2:	69 d1       	rcall	.+722    	; 0x5b6 <LL_UpdateStatus>
     2e4:	60 e0       	ldi	r22, 0x00	; 0
     2e6:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     2ea:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     2ee:	59 d1       	rcall	.+690    	; 0x5a2 <LL_UpdateMag>
     2f0:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     2f4:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     2f8:	18 d1       	rcall	.+560    	; 0x52a <LL_Next>
     2fa:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <STAGE1+0x1>
     2fe:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <STAGE1>
     302:	10 92 1b 03 	sts	0x031B, r1	; 0x80031b <_timer+0x1a>
     306:	10 92 96 02 	sts	0x0296, r1	; 0x800296 <tick.2531+0x1>
     30a:	10 92 95 02 	sts	0x0295, r1	; 0x800295 <tick.2531>
     30e:	08 95       	ret

00000310 <EXIT_Task>:
     310:	cf 93       	push	r28
     312:	c0 91 58 03 	lds	r28, 0x0358	; 0x800358 <stepper+0x3>
     316:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
     31a:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     31e:	2b d1       	rcall	.+598    	; 0x576 <LL_GetClass>
     320:	c8 13       	cpse	r28, r24
     322:	1d c0       	rjmp	.+58     	; 0x35e <EXIT_Task+0x4e>
     324:	63 e0       	ldi	r22, 0x03	; 3
     326:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
     32a:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     32e:	43 d1       	rcall	.+646    	; 0x5b6 <LL_UpdateStatus>
     330:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
     334:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     338:	f8 d0       	rcall	.+496    	; 0x52a <LL_Next>
     33a:	90 93 b2 02 	sts	0x02B2, r25	; 0x8002b2 <HEAD+0x1>
     33e:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <HEAD>
     342:	fc 01       	movw	r30, r24
     344:	82 81       	ldd	r24, Z+2	; 0x02
     346:	93 81       	ldd	r25, Z+3	; 0x03
     348:	16 d1       	rcall	.+556    	; 0x576 <LL_GetClass>
     34a:	c8 2f       	mov	r28, r24
     34c:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
     350:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     354:	10 d1       	rcall	.+544    	; 0x576 <LL_GetClass>
     356:	6c 2f       	mov	r22, r28
     358:	80 d2       	rcall	.+1280   	; 0x85a <STEPPER_SetRotation>
     35a:	10 92 24 03 	sts	0x0324, r1	; 0x800324 <_timer+0x23>
     35e:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
     362:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     366:	07 d1       	rcall	.+526    	; 0x576 <LL_GetClass>
     368:	cf 91       	pop	r28
     36a:	08 95       	ret

0000036c <BTN_Task>:
     36c:	89 b1       	in	r24, 0x09	; 9
     36e:	83 70       	andi	r24, 0x03	; 3
     370:	69 f1       	breq	.+90     	; 0x3cc <BTN_Task+0x60>
     372:	80 91 94 02 	lds	r24, 0x0294	; 0x800294 <__data_end>
     376:	8f 5f       	subi	r24, 0xFF	; 255
     378:	80 93 94 02 	sts	0x0294, r24	; 0x800294 <__data_end>
     37c:	83 30       	cpi	r24, 0x03	; 3
     37e:	30 f1       	brcs	.+76     	; 0x3cc <BTN_Task+0x60>
     380:	89 b1       	in	r24, 0x09	; 9
     382:	83 70       	andi	r24, 0x03	; 3
     384:	31 f4       	brne	.+12     	; 0x392 <BTN_Task+0x26>
     386:	82 e1       	ldi	r24, 0x12	; 18
     388:	91 e0       	ldi	r25, 0x01	; 1
     38a:	e1 d5       	rcall	.+3010   	; 0xf4e <UART_SendString>
     38c:	10 92 94 02 	sts	0x0294, r1	; 0x800294 <__data_end>
     390:	08 95       	ret
     392:	89 b1       	in	r24, 0x09	; 9
     394:	83 70       	andi	r24, 0x03	; 3
     396:	81 30       	cpi	r24, 0x01	; 1
     398:	69 f4       	brne	.+26     	; 0x3b4 <BTN_Task+0x48>
     39a:	8a e2       	ldi	r24, 0x2A	; 42
     39c:	91 e0       	ldi	r25, 0x01	; 1
     39e:	d7 d5       	rcall	.+2990   	; 0xf4e <UART_SendString>
     3a0:	80 e5       	ldi	r24, 0x50	; 80
     3a2:	91 e0       	ldi	r25, 0x01	; 1
     3a4:	d0 d3       	rcall	.+1952   	; 0xb46 <SYS_Pause>
     3a6:	10 92 b6 02 	sts	0x02B6, r1	; 0x8002b6 <g_IdleStartTime+0x1>
     3aa:	10 92 b5 02 	sts	0x02B5, r1	; 0x8002b5 <g_IdleStartTime>
     3ae:	10 92 94 02 	sts	0x0294, r1	; 0x800294 <__data_end>
     3b2:	08 95       	ret
     3b4:	89 b1       	in	r24, 0x09	; 9
     3b6:	83 70       	andi	r24, 0x03	; 3
     3b8:	82 30       	cpi	r24, 0x02	; 2
     3ba:	31 f4       	brne	.+12     	; 0x3c8 <BTN_Task+0x5c>
     3bc:	80 e6       	ldi	r24, 0x60	; 96
     3be:	91 e0       	ldi	r25, 0x01	; 1
     3c0:	c6 d5       	rcall	.+2956   	; 0xf4e <UART_SendString>
     3c2:	10 92 94 02 	sts	0x0294, r1	; 0x800294 <__data_end>
     3c6:	08 95       	ret
     3c8:	10 92 94 02 	sts	0x0294, r1	; 0x800294 <__data_end>
     3cc:	08 95       	ret

000003ce <ADD_Task>:
     3ce:	08 95       	ret

000003d0 <SERVER_Task>:
	static uint8_t pin7state = 1;
	static uint8_t pin6state = 1;
	static uint8_t pin5state = 1;
//	static uint8_t temp = 0;
	
	if((PINE & 0x80) == 0) // E7
     3d0:	67 99       	sbic	0x0c, 7	; 12
     3d2:	19 c0       	rjmp	.+50     	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
	{
		if(pin7state)
     3d4:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <pin7state.2552>
     3d8:	88 23       	and	r24, r24
     3da:	99 f0       	breq	.+38     	; 0x402 <__LOCK_REGION_LENGTH__+0x2>
		{
			// Transition Detected O1 High -> Low : Item Enters		
			// Just signal the start of the system by placing the first node into stage 1
			// And enable the watchdog timer
			
			if(STAGE1 == NULL) STAGE1 = HEAD;
     3dc:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     3e0:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     3e4:	89 2b       	or	r24, r25
     3e6:	41 f4       	brne	.+16     	; 0x3f8 <SERVER_Task+0x28>
     3e8:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
     3ec:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     3f0:	90 93 00 03 	sts	0x0300, r25	; 0x800300 <STAGE1+0x1>
     3f4:	80 93 ff 02 	sts	0x02FF, r24	; 0x8002ff <STAGE1>
			_timer[7].state = READY;
     3f8:	82 e0       	ldi	r24, 0x02	; 2
     3fa:	80 93 48 03 	sts	0x0348, r24	; 0x800348 <_timer+0x47>
			g_WDTimeout = 0;
     3fe:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <g_WDTimeout>
		}
		pin7state = 0;
     402:	10 92 08 01 	sts	0x0108, r1	; 0x800108 <pin7state.2552>
	}
	
	if((PINE & 0x40) == 0) // E6
     406:	66 99       	sbic	0x0c, 6	; 12
     408:	07 c0       	rjmp	.+14     	; 0x418 <__LOCK_REGION_LENGTH__+0x18>
	{
		if(pin6state)
     40a:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <pin6state.2553>
     40e:	81 11       	cpse	r24, r1
				// The ADC is started on the Low -> High edge
				// Once the ADC finishes ten conversions it enables the ADC handling task
				// The ADC handling task restarts conversions as long as this pin is high
				// If the pin goes High -> Low, the ADC task will finish and wont restart the ADC
				// So nothing happens here.
				g_WDTimeout = 0;
     410:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <g_WDTimeout>
		}
		pin6state = 0;
     414:	10 92 07 01 	sts	0x0107, r1	; 0x800107 <pin6state.2553>
	}
	
	if((PINE & 0x20) == 0) // E5
     418:	65 99       	sbic	0x0c, 5	; 12
     41a:	0e c0       	rjmp	.+28     	; 0x438 <__LOCK_REGION_LENGTH__+0x38>
	{
		if(pin5state)
     41c:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <pin5state.2554>
     420:	88 23       	and	r24, r24
     422:	41 f0       	breq	.+16     	; 0x434 <__LOCK_REGION_LENGTH__+0x34>
		{
			// Transition Detected O3 High -> Low : Item At End
			_timer[3].state = READY;
     424:	82 e0       	ldi	r24, 0x02	; 2
     426:	80 93 24 03 	sts	0x0324, r24	; 0x800324 <_timer+0x23>
			g_PauseRequest = 1;
     42a:	81 e0       	ldi	r24, 0x01	; 1
     42c:	80 93 54 03 	sts	0x0354, r24	; 0x800354 <g_PauseRequest>
			g_WDTimeout = 0;
     430:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <g_WDTimeout>
		}
		pin5state = 0;
     434:	10 92 06 01 	sts	0x0106, r1	; 0x800106 <pin5state.2554>
	}
	
	if((PINE & 0x80) == 0x80) // E7
     438:	67 9b       	sbis	0x0c, 7	; 12
     43a:	0c c0       	rjmp	.+24     	; 0x454 <__LOCK_REGION_LENGTH__+0x54>
	{
		if(!pin7state)
     43c:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <pin7state.2552>
     440:	81 11       	cpse	r24, r1
     442:	05 c0       	rjmp	.+10     	; 0x44e <__LOCK_REGION_LENGTH__+0x4e>
		{
			// Transition Detected O2 Low -> High : Item Exits O1
			// Unblock the magnetic sensor when the item leaves O1
			// The magnetic sensor blocks once the magnetism of the piece is inferred
			_timer[2].state = READY;	
     444:	82 e0       	ldi	r24, 0x02	; 2
     446:	80 93 1b 03 	sts	0x031B, r24	; 0x80031b <_timer+0x1a>
			g_WDTimeout = 0;
     44a:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <g_WDTimeout>
		}
		pin7state = 1;
     44e:	81 e0       	ldi	r24, 0x01	; 1
     450:	80 93 08 01 	sts	0x0108, r24	; 0x800108 <pin7state.2552>
	}
		
	if((PINE & 0x40) == 0x40) // E6
     454:	66 9b       	sbis	0x0c, 6	; 12
     456:	28 c0       	rjmp	.+80     	; 0x4a8 <__LOCK_REGION_LENGTH__+0xa8>
	{
		if(!pin6state)
     458:	80 91 07 01 	lds	r24, 0x0107	; 0x800107 <pin6state.2553>
     45c:	81 11       	cpse	r24, r1
     45e:	21 c0       	rjmp	.+66     	; 0x4a2 <__LOCK_REGION_LENGTH__+0xa2>
		{
			// Transition Detected O1 Low -> High : Item enters ADC
			if(STAGE2 == NULL)
     460:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <STAGE2>
     464:	90 91 4a 03 	lds	r25, 0x034A	; 0x80034a <STAGE2+0x1>
     468:	00 97       	sbiw	r24, 0x00	; 0
     46a:	49 f4       	brne	.+18     	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
			{
				STAGE2 = HEAD; // First Item enters stage 2
     46c:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
     470:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     474:	90 93 4a 03 	sts	0x034A, r25	; 0x80034a <STAGE2+0x1>
     478:	80 93 49 03 	sts	0x0349, r24	; 0x800349 <STAGE2>
     47c:	0b c0       	rjmp	.+22     	; 0x494 <__LOCK_REGION_LENGTH__+0x94>
			}
			else
			{
				LL_UpdateStatus(STAGE2, SORTABLE);
     47e:	62 e0       	ldi	r22, 0x02	; 2
     480:	9a d0       	rcall	.+308    	; 0x5b6 <LL_UpdateStatus>
				STAGE2 = LL_Next(STAGE2); // Increment stage 2
     482:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <STAGE2>
     486:	90 91 4a 03 	lds	r25, 0x034A	; 0x80034a <STAGE2+0x1>
     48a:	4f d0       	rcall	.+158    	; 0x52a <LL_Next>
     48c:	90 93 4a 03 	sts	0x034A, r25	; 0x80034a <STAGE2+0x1>
     490:	80 93 49 03 	sts	0x0349, r24	; 0x800349 <STAGE2>
			}
			g_WDTimeout = 0;
     494:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <g_WDTimeout>
			ADCSRA |= (1 << ADSC);
     498:	ea e7       	ldi	r30, 0x7A	; 122
     49a:	f0 e0       	ldi	r31, 0x00	; 0
     49c:	80 81       	ld	r24, Z
     49e:	80 64       	ori	r24, 0x40	; 64
     4a0:	80 83       	st	Z, r24
		}
		pin6state = 1;			
     4a2:	81 e0       	ldi	r24, 0x01	; 1
     4a4:	80 93 07 01 	sts	0x0107, r24	; 0x800107 <pin6state.2553>
	}
		
	if((PINE & 0x20) == 0x20) // E5
     4a8:	65 9b       	sbis	0x0c, 5	; 12
     4aa:	09 c0       	rjmp	.+18     	; 0x4be <__LOCK_REGION_LENGTH__+0xbe>
	{
		if(!pin5state)
     4ac:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <pin5state.2554>
     4b0:	81 11       	cpse	r24, r1
     4b2:	02 c0       	rjmp	.+4      	; 0x4b8 <__LOCK_REGION_LENGTH__+0xb8>
		{
			// Transition Detected O3 Low -> High : Item Exits System
			g_WDTimeout = 0;
     4b4:	10 92 e3 02 	sts	0x02E3, r1	; 0x8002e3 <g_WDTimeout>
		}
		pin5state = 1;			
     4b8:	81 e0       	ldi	r24, 0x01	; 1
     4ba:	80 93 06 01 	sts	0x0106, r24	; 0x800106 <pin5state.2554>
     4be:	08 95       	ret

000004c0 <WATCHDOG_Task>:
}

void WATCHDOG_Task(void* arg)
{
	// If this function runs twice then then no item has triggered an optical sensor for 4 seconds.
	if(g_WDTimeout) SYS_Pause(__FUNCTION__); 
     4c0:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <g_WDTimeout>
     4c4:	88 23       	and	r24, r24
     4c6:	19 f0       	breq	.+6      	; 0x4ce <WATCHDOG_Task+0xe>
     4c8:	83 e7       	ldi	r24, 0x73	; 115
     4ca:	91 e0       	ldi	r25, 0x01	; 1
     4cc:	3c d3       	rcall	.+1656   	; 0xb46 <SYS_Pause>
	g_WDTimeout++;
     4ce:	80 91 e3 02 	lds	r24, 0x02E3	; 0x8002e3 <g_WDTimeout>
     4d2:	8f 5f       	subi	r24, 0xFF	; 255
     4d4:	80 93 e3 02 	sts	0x02E3, r24	; 0x8002e3 <g_WDTimeout>
     4d8:	08 95       	ret

000004da <LL_ItemInit>:
	return;
}
void LL_UpdatePeriodic(list* ref, uint8_t newPeriodic)
{
	//
	((timerNode*)ref->node)->periodic = newPeriodic;
     4da:	ef 92       	push	r14
     4dc:	ff 92       	push	r15
     4de:	1f 93       	push	r17
     4e0:	cf 93       	push	r28
     4e2:	df 93       	push	r29
     4e4:	7c 01       	movw	r14, r24
     4e6:	16 2f       	mov	r17, r22
     4e8:	d4 2f       	mov	r29, r20
     4ea:	c2 2f       	mov	r28, r18
     4ec:	85 e0       	ldi	r24, 0x05	; 5
     4ee:	90 e0       	ldi	r25, 0x00	; 0
     4f0:	5e d5       	rcall	.+2748   	; 0xfae <malloc>
     4f2:	fc 01       	movw	r30, r24
     4f4:	f1 82       	std	Z+1, r15	; 0x01
     4f6:	e0 82       	st	Z, r14
     4f8:	12 83       	std	Z+2, r17	; 0x02
     4fa:	d3 83       	std	Z+3, r29	; 0x03
     4fc:	c4 83       	std	Z+4, r28	; 0x04
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	1f 91       	pop	r17
     504:	ff 90       	pop	r15
     506:	ef 90       	pop	r14
     508:	08 95       	ret

0000050a <LL_ItemListInit>:
     50a:	cf 93       	push	r28
     50c:	df 93       	push	r29
     50e:	ec 01       	movw	r28, r24
     510:	86 e0       	ldi	r24, 0x06	; 6
     512:	90 e0       	ldi	r25, 0x00	; 0
     514:	4c d5       	rcall	.+2712   	; 0xfae <malloc>
     516:	fc 01       	movw	r30, r24
     518:	d1 83       	std	Z+1, r29	; 0x01
     51a:	c0 83       	st	Z, r28
     51c:	15 82       	std	Z+5, r1	; 0x05
     51e:	14 82       	std	Z+4, r1	; 0x04
     520:	13 82       	std	Z+3, r1	; 0x03
     522:	12 82       	std	Z+2, r1	; 0x02
     524:	df 91       	pop	r29
     526:	cf 91       	pop	r28
     528:	08 95       	ret

0000052a <LL_Next>:
     52a:	fc 01       	movw	r30, r24
     52c:	82 81       	ldd	r24, Z+2	; 0x02
     52e:	93 81       	ldd	r25, Z+3	; 0x03
     530:	08 95       	ret

00000532 <LL_AddBack>:
     532:	cf 93       	push	r28
     534:	df 93       	push	r29
     536:	ec 01       	movw	r28, r24
     538:	cb 01       	movw	r24, r22
     53a:	01 c0       	rjmp	.+2      	; 0x53e <LL_AddBack+0xc>
     53c:	e9 01       	movw	r28, r18
     53e:	2a 81       	ldd	r18, Y+2	; 0x02
     540:	3b 81       	ldd	r19, Y+3	; 0x03
     542:	21 15       	cp	r18, r1
     544:	31 05       	cpc	r19, r1
     546:	d1 f7       	brne	.-12     	; 0x53c <LL_AddBack+0xa>
     548:	e0 df       	rcall	.-64     	; 0x50a <LL_ItemListInit>
     54a:	9b 83       	std	Y+3, r25	; 0x03
     54c:	8a 83       	std	Y+2, r24	; 0x02
     54e:	df 91       	pop	r29
     550:	cf 91       	pop	r28
     552:	08 95       	ret

00000554 <LL_Size>:
     554:	dc 01       	movw	r26, r24
     556:	12 96       	adiw	r26, 0x02	; 2
     558:	ed 91       	ld	r30, X+
     55a:	fc 91       	ld	r31, X
     55c:	13 97       	sbiw	r26, 0x03	; 3
     55e:	30 97       	sbiw	r30, 0x00	; 0
     560:	41 f0       	breq	.+16     	; 0x572 <LL_Size+0x1e>
     562:	81 e0       	ldi	r24, 0x01	; 1
     564:	8f 5f       	subi	r24, 0xFF	; 255
     566:	02 80       	ldd	r0, Z+2	; 0x02
     568:	f3 81       	ldd	r31, Z+3	; 0x03
     56a:	e0 2d       	mov	r30, r0
     56c:	30 97       	sbiw	r30, 0x00	; 0
     56e:	d1 f7       	brne	.-12     	; 0x564 <LL_Size+0x10>
     570:	08 95       	ret
     572:	81 e0       	ldi	r24, 0x01	; 1
     574:	08 95       	ret

00000576 <LL_GetClass>:
     576:	dc 01       	movw	r26, r24
     578:	ed 91       	ld	r30, X+
     57a:	fc 91       	ld	r31, X
     57c:	83 81       	ldd	r24, Z+3	; 0x03
     57e:	08 95       	ret

00000580 <LL_GetRefl>:
     580:	dc 01       	movw	r26, r24
     582:	ed 91       	ld	r30, X+
     584:	fc 91       	ld	r31, X
     586:	80 81       	ld	r24, Z
     588:	91 81       	ldd	r25, Z+1	; 0x01
     58a:	08 95       	ret

0000058c <LL_GetMag>:
     58c:	dc 01       	movw	r26, r24
     58e:	ed 91       	ld	r30, X+
     590:	fc 91       	ld	r31, X
     592:	82 81       	ldd	r24, Z+2	; 0x02
     594:	08 95       	ret

00000596 <LL_UpdateRefl>:
     596:	dc 01       	movw	r26, r24
     598:	ed 91       	ld	r30, X+
     59a:	fc 91       	ld	r31, X
     59c:	71 83       	std	Z+1, r23	; 0x01
     59e:	60 83       	st	Z, r22
     5a0:	08 95       	ret

000005a2 <LL_UpdateMag>:
     5a2:	dc 01       	movw	r26, r24
     5a4:	ed 91       	ld	r30, X+
     5a6:	fc 91       	ld	r31, X
     5a8:	62 83       	std	Z+2, r22	; 0x02
     5aa:	08 95       	ret

000005ac <LL_UpdateClass>:
     5ac:	dc 01       	movw	r26, r24
     5ae:	ed 91       	ld	r30, X+
     5b0:	fc 91       	ld	r31, X
     5b2:	63 83       	std	Z+3, r22	; 0x03
     5b4:	08 95       	ret

000005b6 <LL_UpdateStatus>:
	return;
}
void LL_UpdateStatus(list* ref, estatus newStatus)
{
	//
	((itemNode*)ref->node)->status = newStatus;
     5b6:	dc 01       	movw	r26, r24
     5b8:	ed 91       	ld	r30, X+
     5ba:	fc 91       	ld	r31, X
     5bc:	64 83       	std	Z+4, r22	; 0x04
     5be:	08 95       	ret

000005c0 <LL_GetStatus>:
}

estatus LL_GetStatus(list* ref)
{
	//
	return ((itemNode*)ref->node)->status;
     5c0:	dc 01       	movw	r26, r24
     5c2:	ed 91       	ld	r30, X+
     5c4:	fc 91       	ld	r31, X
     5c6:	84 81       	ldd	r24, Z+4	; 0x04
     5c8:	08 95       	ret

000005ca <GPIO_Init>:
extern list* TAIL;
extern list* FRONT;

int GPIO_Init(void){

    DDRA = 0xFF;  // Sets all pins on Port A to output
     5ca:	8f ef       	ldi	r24, 0xFF	; 255
     5cc:	81 b9       	out	0x01, r24	; 1
    DDRB = 0xFF;  // Sets all pins on Port B to output for PWM [7]
     5ce:	84 b9       	out	0x04, r24	; 4
    DDRC = 0xFF;  // Sets all pins on port C to output for LEDS
     5d0:	87 b9       	out	0x07, r24	; 7
    DDRD = 0xF0;  // Sets all pins on port D to input for buttons
     5d2:	80 ef       	ldi	r24, 0xF0	; 240
     5d4:	8a b9       	out	0x0a, r24	; 10
	DDRE = 0x00;
     5d6:	1d b8       	out	0x0d, r1	; 13
    DDRF = 0x00;  // Sets all pins on Port F to input for ADC
     5d8:	10 ba       	out	0x10, r1	; 16
// 			| (1 << ISC51));				// 03 Falling
// 			
// 	EIMSK |= ((1 << INT7) | (1 << INT6) | (1 << INT5));

    return 0;
}
     5da:	80 e0       	ldi	r24, 0x00	; 0
     5dc:	90 e0       	ldi	r25, 0x00	; 0
     5de:	08 95       	ret

000005e0 <main>:
#include "CALIBRATE.h"
CALIBRATE();
return 0;
#endif
	
	SYS_Init();
     5e0:	f9 d1       	rcall	.+1010   	; 0x9d4 <SYS_Init>

	while(1)
	{
		if((PIND & 0x03) == 0x00) // Both Buttons
     5e2:	89 b1       	in	r24, 0x09	; 9
     5e4:	83 70       	andi	r24, 0x03	; 3
     5e6:	e9 f7       	brne	.-6      	; 0x5e2 <main+0x2>
		{
			UART_SendString("Starting System!\r\n");
     5e8:	81 e8       	ldi	r24, 0x81	; 129
     5ea:	91 e0       	ldi	r25, 0x01	; 1
     5ec:	b0 d4       	rcall	.+2400   	; 0xf4e <UART_SendString>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     5ee:	f8 94       	cli
		}
	}
	
	ATOMIC_BLOCK(ATOMIC_FORCEON)
	{
		TIMER_Create(1, 1, SERVER_Task, NULL);		// Placeholder -- Calibration
     5f0:	20 e0       	ldi	r18, 0x00	; 0
     5f2:	30 e0       	ldi	r19, 0x00	; 0
     5f4:	48 ee       	ldi	r20, 0xE8	; 232
     5f6:	51 e0       	ldi	r21, 0x01	; 1
     5f8:	61 e0       	ldi	r22, 0x01	; 1
     5fa:	70 e0       	ldi	r23, 0x00	; 0
     5fc:	81 e0       	ldi	r24, 0x01	; 1
     5fe:	90 e0       	ldi	r25, 0x00	; 0
     600:	2d d4       	rcall	.+2138   	; 0xe5c <TIMER_Create>
		_timer[0].state = READY;
     602:	c1 e0       	ldi	r28, 0x01	; 1
     604:	d3 e0       	ldi	r29, 0x03	; 3
     606:	12 e0       	ldi	r17, 0x02	; 2
     608:	18 87       	std	Y+8, r17	; 0x08
		
		TIMER_Create(1, 1, ADC_Task, NULL);		// ADC Handler
     60a:	20 e0       	ldi	r18, 0x00	; 0
     60c:	30 e0       	ldi	r19, 0x00	; 0
     60e:	4d ec       	ldi	r20, 0xCD	; 205
     610:	50 e0       	ldi	r21, 0x00	; 0
     612:	61 e0       	ldi	r22, 0x01	; 1
     614:	70 e0       	ldi	r23, 0x00	; 0
     616:	81 e0       	ldi	r24, 0x01	; 1
     618:	90 e0       	ldi	r25, 0x00	; 0
     61a:	20 d4       	rcall	.+2112   	; 0xe5c <TIMER_Create>
		_timer[1].state = BLOCKED;
     61c:	19 8a       	std	Y+17, r1	; 0x11
		
		TIMER_Create(1, 1, MAG_Task, NULL);		// Magnetic Sensor Polling
     61e:	20 e0       	ldi	r18, 0x00	; 0
     620:	30 e0       	ldi	r19, 0x00	; 0
     622:	4b e3       	ldi	r20, 0x3B	; 59
     624:	51 e0       	ldi	r21, 0x01	; 1
     626:	61 e0       	ldi	r22, 0x01	; 1
     628:	70 e0       	ldi	r23, 0x00	; 0
     62a:	81 e0       	ldi	r24, 0x01	; 1
     62c:	90 e0       	ldi	r25, 0x00	; 0
     62e:	16 d4       	rcall	.+2092   	; 0xe5c <TIMER_Create>
		_timer[2].state = BLOCKED;
     630:	1a 8e       	std	Y+26, r1	; 0x1a
		
		TIMER_Create(1, 1, EXIT_Task, NULL);		// Item Exit Handling
     632:	20 e0       	ldi	r18, 0x00	; 0
     634:	30 e0       	ldi	r19, 0x00	; 0
     636:	48 e8       	ldi	r20, 0x88	; 136
     638:	51 e0       	ldi	r21, 0x01	; 1
     63a:	61 e0       	ldi	r22, 0x01	; 1
     63c:	70 e0       	ldi	r23, 0x00	; 0
     63e:	81 e0       	ldi	r24, 0x01	; 1
     640:	90 e0       	ldi	r25, 0x00	; 0
     642:	0c d4       	rcall	.+2072   	; 0xe5c <TIMER_Create>
		_timer[3].state = BLOCKED;
     644:	1b a2       	std	Y+35, r1	; 0x23
		
		TIMER_Create(180, 1, ADD_Task, NULL);		// Item Enter Handling
     646:	20 e0       	ldi	r18, 0x00	; 0
     648:	30 e0       	ldi	r19, 0x00	; 0
     64a:	47 ee       	ldi	r20, 0xE7	; 231
     64c:	51 e0       	ldi	r21, 0x01	; 1
     64e:	61 e0       	ldi	r22, 0x01	; 1
     650:	70 e0       	ldi	r23, 0x00	; 0
     652:	84 eb       	ldi	r24, 0xB4	; 180
     654:	90 e0       	ldi	r25, 0x00	; 0
     656:	02 d4       	rcall	.+2052   	; 0xe5c <TIMER_Create>
		_timer[4].state = BLOCKED;
     658:	1c a6       	std	Y+44, r1	; 0x2c
		
		TIMER_Create(50, 1, BTN_Task, NULL);		// Button Handling
     65a:	20 e0       	ldi	r18, 0x00	; 0
     65c:	30 e0       	ldi	r19, 0x00	; 0
     65e:	46 eb       	ldi	r20, 0xB6	; 182
     660:	51 e0       	ldi	r21, 0x01	; 1
     662:	61 e0       	ldi	r22, 0x01	; 1
     664:	70 e0       	ldi	r23, 0x00	; 0
     666:	82 e3       	ldi	r24, 0x32	; 50
     668:	90 e0       	ldi	r25, 0x00	; 0
     66a:	f8 d3       	rcall	.+2032   	; 0xe5c <TIMER_Create>
		_timer[5].state = READY;
     66c:	1d ab       	std	Y+53, r17	; 0x35
		
		TIMER_Create(1000, 1, D_Blinky, NULL);	// Event Handling
     66e:	20 e0       	ldi	r18, 0x00	; 0
     670:	30 e0       	ldi	r19, 0x00	; 0
     672:	48 ec       	ldi	r20, 0xC8	; 200
     674:	50 e0       	ldi	r21, 0x00	; 0
     676:	61 e0       	ldi	r22, 0x01	; 1
     678:	70 e0       	ldi	r23, 0x00	; 0
     67a:	88 ee       	ldi	r24, 0xE8	; 232
     67c:	93 e0       	ldi	r25, 0x03	; 3
     67e:	ee d3       	rcall	.+2012   	; 0xe5c <TIMER_Create>
		_timer[6].state = READY;				
		
		TIMER_Create(4505,1, WATCHDOG_Task, NULL); // Software watchdog (2 seconds)
     680:	1e af       	std	Y+62, r17	; 0x3e
     682:	20 e0       	ldi	r18, 0x00	; 0
     684:	30 e0       	ldi	r19, 0x00	; 0
     686:	40 e6       	ldi	r20, 0x60	; 96
     688:	52 e0       	ldi	r21, 0x02	; 2
     68a:	61 e0       	ldi	r22, 0x01	; 1
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	89 e9       	ldi	r24, 0x99	; 153
		_timer[7].state = BLOCKED;
     690:	91 e1       	ldi	r25, 0x11	; 17
     692:	e4 d3       	rcall	.+1992   	; 0xe5c <TIMER_Create>

		UART_SendString("System Ready...\r\n");
     694:	10 92 48 03 	sts	0x0348, r1	; 0x800348 <_timer+0x47>
     698:	84 e9       	ldi	r24, 0x94	; 148
     69a:	91 e0       	ldi	r25, 0x01	; 1
		PWM(0x80);
     69c:	58 d4       	rcall	.+2224   	; 0xf4e <UART_SendString>
     69e:	80 e8       	ldi	r24, 0x80	; 128
     6a0:	90 e0       	ldi	r25, 0x00	; 0
     6a2:	6c d0       	rcall	.+216    	; 0x77c <PWM>
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     6a4:	78 94       	sei
					else
					{
						// Unknown Magnetic Object
					}
				}
				else if((reflVal >= BLACK_BOUNDARY_LOW) && (reflVal <= BLACK_BOUNDARY_HIGH))
     6a6:	a1 2c       	mov	r10, r1
     6a8:	b1 2c       	mov	r11, r1
     6aa:	65 01       	movw	r12, r10
     6ac:	86 e7       	ldi	r24, 0x76	; 118
     6ae:	c8 1a       	sub	r12, r24
     6b0:	83 e0       	ldi	r24, 0x03	; 3
     6b2:	d8 0a       	sbc	r13, r24
				{
					LL_UpdateClass(temp, BLACK);
				}
				else if((reflVal >= WHITE_BOUNDARY_LOW) && (reflVal <= WHITE_BOUNDARY_HIGH))
     6b4:	45 01       	movw	r8, r10
     6b6:	8b e3       	ldi	r24, 0x3B	; 59
     6b8:	88 1a       	sub	r8, r24
     6ba:	83 e0       	ldi	r24, 0x03	; 3
     6bc:	98 0a       	sbc	r9, r24
				}
				uint8_t magVal = LL_GetMag(temp);
				
				if(magVal) // 
				{
					if((reflVal >= ALUMINUM_BOUNDARY_LOW) && (reflVal <= ALUMINUM_BOUNDARY_HIGH))
     6be:	75 01       	movw	r14, r10
     6c0:	83 e2       	ldi	r24, 0x23	; 35
     6c2:	e8 1a       	sub	r14, r24
					{
						LL_UpdateClass(temp, ALUMINUM);
					}
					else if ((reflVal >= STEEL_BOUNDARY_LOW) && (reflVal <= STEEL_BOUNDARY_HIGH))
     6c4:	f1 08       	sbc	r15, r1
     6c6:	8b e2       	ldi	r24, 0x2B	; 43
     6c8:	a8 1a       	sub	r10, r24
     6ca:	81 e0       	ldi	r24, 0x01	; 1
	// Put IDLE operations in infinite loop
	while (1)
	{		
		// Check for a pause request
		// Only pause during idle time to properly restart the scheduler on unpause
		if(g_PauseRequest) SYS_Pause(__FUNCTION__);
     6cc:	b8 0a       	sbc	r11, r24
     6ce:	80 91 54 03 	lds	r24, 0x0354	; 0x800354 <g_PauseRequest>
     6d2:	88 23       	and	r24, r24
     6d4:	19 f0       	breq	.+6      	; 0x6dc <main+0xfc>
     6d6:	86 ea       	ldi	r24, 0xA6	; 166
     6d8:	91 e0       	ldi	r25, 0x01	; 1
				
		list* temp = HEAD;
     6da:	35 d2       	rcall	.+1130   	; 0xb46 <SYS_Pause>
     6dc:	c0 91 b1 02 	lds	r28, 0x02B1	; 0x8002b1 <HEAD>
		uint16_t reflVal; 

		while(temp){
     6e0:	d0 91 b2 02 	lds	r29, 0x02B2	; 0x8002b2 <HEAD+0x1>
			if(temp && (LL_GetClass(temp) == UNCLASSIFIED) && (LL_GetStatus(temp) == SORTABLE))
     6e4:	20 97       	sbiw	r28, 0x00	; 0
     6e6:	99 f3       	breq	.-26     	; 0x6ce <main+0xee>
     6e8:	20 97       	sbiw	r28, 0x00	; 0
     6ea:	81 f1       	breq	.+96     	; 0x74c <main+0x16c>
     6ec:	ce 01       	movw	r24, r28
     6ee:	43 df       	rcall	.-378    	; 0x576 <LL_GetClass>
     6f0:	84 30       	cpi	r24, 0x04	; 4
     6f2:	61 f5       	brne	.+88     	; 0x74c <main+0x16c>
     6f4:	ce 01       	movw	r24, r28
     6f6:	64 df       	rcall	.-312    	; 0x5c0 <LL_GetStatus>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     6f8:	82 30       	cpi	r24, 0x02	; 2
			{
				//classify temp
				ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
				{
					uint16_t reflVal = LL_GetRefl(temp);				
     6fa:	41 f5       	brne	.+80     	; 0x74c <main+0x16c>
     6fc:	1f b7       	in	r17, 0x3f	; 63
     6fe:	f8 94       	cli
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     700:	ce 01       	movw	r24, r28
				}
				uint8_t magVal = LL_GetMag(temp);
     702:	3e df       	rcall	.-388    	; 0x580 <LL_GetRefl>
     704:	1f bf       	out	0x3f, r17	; 63
				
				if(magVal) // 
     706:	ce 01       	movw	r24, r28
     708:	41 df       	rcall	.-382    	; 0x58c <LL_GetMag>
				{
					if((reflVal >= ALUMINUM_BOUNDARY_LOW) && (reflVal <= ALUMINUM_BOUNDARY_HIGH))
     70a:	88 23       	and	r24, r24
     70c:	81 f0       	breq	.+32     	; 0x72e <main+0x14e>
     70e:	8a e2       	ldi	r24, 0x2A	; 42
     710:	e8 16       	cp	r14, r24
					{
						LL_UpdateClass(temp, ALUMINUM);
     712:	f1 04       	cpc	r15, r1
     714:	20 f4       	brcc	.+8      	; 0x71e <main+0x13e>
     716:	62 e0       	ldi	r22, 0x02	; 2
     718:	ce 01       	movw	r24, r28
					}
					else if ((reflVal >= STEEL_BOUNDARY_LOW) && (reflVal <= STEEL_BOUNDARY_HIGH))
     71a:	48 df       	rcall	.-368    	; 0x5ac <LL_UpdateClass>
     71c:	17 c0       	rjmp	.+46     	; 0x74c <main+0x16c>
     71e:	82 ee       	ldi	r24, 0xE2	; 226
     720:	a8 16       	cp	r10, r24
					{
						LL_UpdateClass(temp, STEEL);
     722:	b1 04       	cpc	r11, r1
     724:	98 f4       	brcc	.+38     	; 0x74c <main+0x16c>
     726:	63 e0       	ldi	r22, 0x03	; 3
					else
					{
						// Unknown Magnetic Object
					}
				}
				else if((reflVal >= BLACK_BOUNDARY_LOW) && (reflVal <= BLACK_BOUNDARY_HIGH))
     728:	ce 01       	movw	r24, r28
     72a:	40 df       	rcall	.-384    	; 0x5ac <LL_UpdateClass>
     72c:	0f c0       	rjmp	.+30     	; 0x74c <main+0x16c>
     72e:	8e e2       	ldi	r24, 0x2E	; 46
				{
					LL_UpdateClass(temp, BLACK);
     730:	c8 16       	cp	r12, r24
     732:	d1 04       	cpc	r13, r1
     734:	20 f4       	brcc	.+8      	; 0x73e <main+0x15e>
     736:	61 e0       	ldi	r22, 0x01	; 1
     738:	ce 01       	movw	r24, r28
				}
				else if((reflVal >= WHITE_BOUNDARY_LOW) && (reflVal <= WHITE_BOUNDARY_HIGH))
     73a:	38 df       	rcall	.-400    	; 0x5ac <LL_UpdateClass>
     73c:	07 c0       	rjmp	.+14     	; 0x74c <main+0x16c>
     73e:	80 e3       	ldi	r24, 0x30	; 48
     740:	88 16       	cp	r8, r24
				{
					LL_UpdateClass(temp, WHITE);
     742:	91 04       	cpc	r9, r1
     744:	18 f4       	brcc	.+6      	; 0x74c <main+0x16c>
     746:	60 e0       	ldi	r22, 0x00	; 0
     748:	ce 01       	movw	r24, r28
				else
				{
					// Unknown non-magnetic object
				}
			}
			temp = LL_Next(temp);
     74a:	30 df       	rcall	.-416    	; 0x5ac <LL_UpdateClass>
     74c:	ce 01       	movw	r24, r28
     74e:	ed de       	rcall	.-550    	; 0x52a <LL_Next>
     750:	ec 01       	movw	r28, r24
		if(g_PauseRequest) SYS_Pause(__FUNCTION__);
				
		list* temp = HEAD;
		uint16_t reflVal; 

		while(temp){
     752:	89 2b       	or	r24, r25
     754:	09 f0       	breq	.+2      	; 0x758 <main+0x178>
     756:	c8 cf       	rjmp	.-112    	; 0x6e8 <main+0x108>
     758:	ba cf       	rjmp	.-140    	; 0x6ce <main+0xee>

0000075a <__vector_default>:
  	}
	return 0;
}

ISR(BADISR_vect)
{
     75a:	1f 92       	push	r1
     75c:	0f 92       	push	r0
     75e:	0f b6       	in	r0, 0x3f	; 63
     760:	0f 92       	push	r0
     762:	11 24       	eor	r1, r1
	while(1)
	{
		PORTC = 0xAA;
     764:	8a ea       	ldi	r24, 0xAA	; 170
     766:	88 b9       	out	0x08, r24	; 8
     768:	fe cf       	rjmp	.-4      	; 0x766 <__vector_default+0xc>

0000076a <PWM_Init>:

//Uses PORTB[7]
void PWM_Init()
{
    // Set Waveform Generation Mode to 3 - Fast PWM with TOP = MAX, and OCRA = Compare value
    TCCR0A |= 0x83; // TCCR0A7:6 -> COM0A = 0b10	(inverted mode)
     76a:	84 b5       	in	r24, 0x24	; 36
     76c:	83 68       	ori	r24, 0x83	; 131
     76e:	84 bd       	out	0x24, r24	; 36
                    // TCCR0A1:0 -> WGM1:0 = 11		(Fast PWM)
    // Set Clock Source
    TCCR0B |= 0x03; // CS2:0 = 0b010 (prescaler = 8 for f_PWM = 488 Hz)
     770:	85 b5       	in	r24, 0x25	; 37
     772:	83 60       	ori	r24, 0x03	; 3
     774:	85 bd       	out	0x25, r24	; 37
    // Set value we want timer to reset at (MAX)
    OCR0A = 0x80; // Sets PWM duty cycle = 50%
     776:	80 e8       	ldi	r24, 0x80	; 128
     778:	87 bd       	out	0x27, r24	; 39
     77a:	08 95       	ret

0000077c <PWM>:
}

void PWM(const int dutyCycle)
{
    //OCR0A = 90;
	OCR0A = 0x80;
     77c:	20 e8       	ldi	r18, 0x80	; 128
     77e:	27 bd       	out	0x27, r18	; 39
	if (dutyCycle) 
     780:	89 2b       	or	r24, r25
     782:	31 f0       	breq	.+12     	; 0x790 <PWM+0x14>
	{
		gMotorOn = 1;
     784:	81 e0       	ldi	r24, 0x01	; 1
     786:	80 93 f1 02 	sts	0x02F1, r24	; 0x8002f1 <gMotorOn>
		PORTB = ~0x0E;
     78a:	81 ef       	ldi	r24, 0xF1	; 241
     78c:	85 b9       	out	0x05, r24	; 5
     78e:	08 95       	ret
	}
	else 
	{
		gMotorOn = 0;
     790:	10 92 f1 02 	sts	0x02F1, r1	; 0x8002f1 <gMotorOn>
		PORTB = ~0x0F;
     794:	80 ef       	ldi	r24, 0xF0	; 240
     796:	85 b9       	out	0x05, r24	; 5
     798:	08 95       	ret

0000079a <STEPPER_Init>:
//TODO; Write spin down


void STEPPER_Init()
{
	stepper._stepNum = 0;
     79a:	e5 e5       	ldi	r30, 0x55	; 85
     79c:	f3 e0       	ldi	r31, 0x03	; 3
     79e:	10 82       	st	Z, r1
	stepper.direction = 1;
     7a0:	81 e0       	ldi	r24, 0x01	; 1
     7a2:	81 83       	std	Z+1, r24	; 0x01
	stepper.target = 0;
     7a4:	12 82       	std	Z+2, r1	; 0x02
	stepper.current = 0;
     7a6:	13 82       	std	Z+3, r1	; 0x03
	stepper._targetStep = 200;
     7a8:	88 ec       	ldi	r24, 0xC8	; 200
     7aa:	84 83       	std	Z+4, r24	; 0x04
	stepper._currentStep = 0;
     7ac:	15 82       	std	Z+5, r1	; 0x05
	stepper.next = 0;
     7ae:	16 82       	std	Z+6, r1	; 0x06
	stepper._delay = 0x14;
     7b0:	84 e1       	ldi	r24, 0x14	; 20
     7b2:	87 83       	std	Z+7, r24	; 0x07
	PORTA = 0x30;
     7b4:	80 e3       	ldi	r24, 0x30	; 48
     7b6:	82 b9       	out	0x02, r24	; 2
	cli();
     7b8:	f8 94       	cli
	//Initial delay of 20ms
	OCR2A = 0x90;
     7ba:	80 e9       	ldi	r24, 0x90	; 144
     7bc:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
	// Set to CTC Mode
	TCCR2A |= (1 << WGM21);
     7c0:	e0 eb       	ldi	r30, 0xB0	; 176
     7c2:	f0 e0       	ldi	r31, 0x00	; 0
     7c4:	80 81       	ld	r24, Z
     7c6:	82 60       	ori	r24, 0x02	; 2
     7c8:	80 83       	st	Z, r24
	//Set interrupt on compare match
	TIMSK2 |= (1 << OCIE2A);
     7ca:	e0 e7       	ldi	r30, 0x70	; 112
     7cc:	f0 e0       	ldi	r31, 0x00	; 0
     7ce:	80 81       	ld	r24, Z
     7d0:	82 60       	ori	r24, 0x02	; 2
     7d2:	80 83       	st	Z, r24
	// set prescaler to 1024 and starts PWM
	TCCR2B |= ((1 << CS22) | (1 << CS21) | (1 << CS20));
     7d4:	e1 eb       	ldi	r30, 0xB1	; 177
     7d6:	f0 e0       	ldi	r31, 0x00	; 0
     7d8:	80 81       	ld	r24, Z
     7da:	87 60       	ori	r24, 0x07	; 7
     7dc:	80 83       	st	Z, r24
	
	sei();
     7de:	78 94       	sei
     7e0:	08 95       	ret

000007e2 <STEPPER_NumSteps>:
	// enable interrupts
}

uint16_t STEPPER_NumSteps(uint8_t target, uint8_t current)
{
	int steps = (target - current);
     7e2:	90 e0       	ldi	r25, 0x00	; 0
     7e4:	86 1b       	sub	r24, r22
     7e6:	91 09       	sbc	r25, r1
	if (steps >= 0)
     7e8:	52 f0       	brmi	.+20     	; 0x7fe <STEPPER_NumSteps+0x1c>
	{
		//if there are a positive number of steps > 180; subtract 180 and rotate the other way
		steps = (steps > TURN_180) ? (-1) * (steps - TURN_180) : (steps);
     7ea:	85 36       	cpi	r24, 0x65	; 101
     7ec:	91 05       	cpc	r25, r1
     7ee:	8c f0       	brlt	.+34     	; 0x812 <STEPPER_NumSteps+0x30>
     7f0:	24 e6       	ldi	r18, 0x64	; 100
     7f2:	30 e0       	ldi	r19, 0x00	; 0
     7f4:	a9 01       	movw	r20, r18
     7f6:	48 1b       	sub	r20, r24
     7f8:	59 0b       	sbc	r21, r25
     7fa:	ca 01       	movw	r24, r20
     7fc:	08 95       	ret
	}
	else
	{
		//if there are a negative number of steps < 180; add 180 and rotate the other way
		steps = (steps < (-1 * TURN_180)) ? (steps) : (-1) * (steps + TURN_180);
     7fe:	8c 39       	cpi	r24, 0x9C	; 156
     800:	5f ef       	ldi	r21, 0xFF	; 255
     802:	95 07       	cpc	r25, r21
     804:	34 f0       	brlt	.+12     	; 0x812 <STEPPER_NumSteps+0x30>
     806:	2c e9       	ldi	r18, 0x9C	; 156
     808:	3f ef       	ldi	r19, 0xFF	; 255
     80a:	a9 01       	movw	r20, r18
     80c:	48 1b       	sub	r20, r24
     80e:	59 0b       	sbc	r21, r25
     810:	ca 01       	movw	r24, r20
	}
	return steps;
}
     812:	08 95       	ret

00000814 <STEPPER_Rotate>:

void STEPPER_Rotate()
{
     814:	0f 93       	push	r16
     816:	1f 93       	push	r17
     818:	cf 93       	push	r28
     81a:	df 93       	push	r29
	//Steps and direction to position
	stepper._targetStep = STEPPER_NumSteps(stepper.target, stepper.current);
     81c:	c5 e5       	ldi	r28, 0x55	; 85
     81e:	d3 e0       	ldi	r29, 0x03	; 3
     820:	0a 81       	ldd	r16, Y+2	; 0x02
     822:	6b 81       	ldd	r22, Y+3	; 0x03
     824:	80 2f       	mov	r24, r16
     826:	dd df       	rcall	.-70     	; 0x7e2 <STEPPER_NumSteps>
     828:	18 2f       	mov	r17, r24
     82a:	8c 83       	std	Y+4, r24	; 0x04
	//Steps and direction to next pos
	int nextSteps = STEPPER_NumSteps(stepper.next, stepper.target);
     82c:	60 2f       	mov	r22, r16
     82e:	8e 81       	ldd	r24, Y+6	; 0x06
     830:	d8 df       	rcall	.-80     	; 0x7e2 <STEPPER_NumSteps>
	stepper.direction = (stepper._targetStep >= 0) ? CW : CCW;
     832:	24 e0       	ldi	r18, 0x04	; 4
     834:	29 83       	std	Y+1, r18	; 0x01
	stepper._willContinue = (stepper._targetStep * nextSteps >= 0) ? 1 : 0;
     836:	9c 01       	movw	r18, r24
     838:	12 9f       	mul	r17, r18
     83a:	c0 01       	movw	r24, r0
     83c:	13 9f       	mul	r17, r19
     83e:	90 0d       	add	r25, r0
     840:	11 24       	eor	r1, r1
     842:	89 2f       	mov	r24, r25
     844:	80 95       	com	r24
     846:	88 1f       	adc	r24, r24
     848:	88 27       	eor	r24, r24
     84a:	88 1f       	adc	r24, r24
     84c:	88 87       	std	Y+8, r24	; 0x08

	//stepper can not take -ve numbers of steps
	stepper._targetStep = abs(stepper._targetStep);
	stepper._currentStep = 0;
     84e:	1d 82       	std	Y+5, r1	; 0x05
}
     850:	df 91       	pop	r29
     852:	cf 91       	pop	r28
     854:	1f 91       	pop	r17
     856:	0f 91       	pop	r16
     858:	08 95       	ret

0000085a <STEPPER_SetRotation>:

void STEPPER_SetRotation(uint8_t target, uint8_t next)
{
     85a:	cf 93       	push	r28
     85c:	df 93       	push	r29
	cli();
     85e:	f8 94       	cli
	//Use this to set the target positions
	stepper.target = target;
     860:	c5 e5       	ldi	r28, 0x55	; 85
     862:	d3 e0       	ldi	r29, 0x03	; 3
     864:	8a 83       	std	Y+2, r24	; 0x02
	stepper.next = next;
     866:	6e 83       	std	Y+6, r22	; 0x06
	STEPPER_Rotate();
     868:	d5 df       	rcall	.-86     	; 0x814 <STEPPER_Rotate>
	OCR2A = 0x07 * stepper._delay;
     86a:	9f 81       	ldd	r25, Y+7	; 0x07
     86c:	89 2f       	mov	r24, r25
     86e:	88 0f       	add	r24, r24
     870:	88 0f       	add	r24, r24
     872:	88 0f       	add	r24, r24
     874:	89 1b       	sub	r24, r25
     876:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
	sei();
     87a:	78 94       	sei
}
     87c:	df 91       	pop	r29
     87e:	cf 91       	pop	r28
     880:	08 95       	ret

00000882 <__vector_13>:

//TODO: double up steps and decrease timer scaling for higher accuracy

ISR(TIMER2_COMPA_vect)
{
     882:	1f 92       	push	r1
     884:	0f 92       	push	r0
     886:	0f b6       	in	r0, 0x3f	; 63
     888:	0f 92       	push	r0
     88a:	11 24       	eor	r1, r1
     88c:	0b b6       	in	r0, 0x3b	; 59
     88e:	0f 92       	push	r0
     890:	2f 93       	push	r18
     892:	8f 93       	push	r24
     894:	9f 93       	push	r25
     896:	af 93       	push	r26
     898:	bf 93       	push	r27
     89a:	ef 93       	push	r30
     89c:	ff 93       	push	r31
     89e:	cf 93       	push	r28
     8a0:	df 93       	push	r29
     8a2:	00 d0       	rcall	.+0      	; 0x8a4 <__vector_13+0x22>
     8a4:	00 d0       	rcall	.+0      	; 0x8a6 <__vector_13+0x24>
     8a6:	cd b7       	in	r28, 0x3d	; 61
     8a8:	de b7       	in	r29, 0x3e	; 62
// 	PORTC ^= 0xFE;
// 	PORTC |= 0x01;  
	volatile uint8_t step[4] = {0x36, 0x2E, 0x2D, 0x35};
     8aa:	86 e3       	ldi	r24, 0x36	; 54
     8ac:	90 e0       	ldi	r25, 0x00	; 0
     8ae:	a0 e0       	ldi	r26, 0x00	; 0
     8b0:	b0 e0       	ldi	r27, 0x00	; 0
     8b2:	9e e2       	ldi	r25, 0x2E	; 46
     8b4:	ad e2       	ldi	r26, 0x2D	; 45
     8b6:	b5 e3       	ldi	r27, 0x35	; 53
     8b8:	89 83       	std	Y+1, r24	; 0x01
     8ba:	9a 83       	std	Y+2, r25	; 0x02
     8bc:	ab 83       	std	Y+3, r26	; 0x03
     8be:	bc 83       	std	Y+4, r27	; 0x04
	if (stepper._currentStep < stepper._targetStep)
     8c0:	e5 e5       	ldi	r30, 0x55	; 85
     8c2:	f3 e0       	ldi	r31, 0x03	; 3
     8c4:	95 81       	ldd	r25, Z+5	; 0x05
     8c6:	84 81       	ldd	r24, Z+4	; 0x04
     8c8:	98 17       	cp	r25, r24
     8ca:	08 f0       	brcs	.+2      	; 0x8ce <__vector_13+0x4c>
     8cc:	51 c0       	rjmp	.+162    	; 0x970 <__vector_13+0xee>
	{
		//if your not at the target fire the motor
		PORTA = (stepper.direction == CW) ? (step[stepper._stepNum]) : (step[3 - stepper._stepNum]);
     8ce:	80 91 56 03 	lds	r24, 0x0356	; 0x800356 <stepper+0x1>
     8d2:	84 30       	cpi	r24, 0x04	; 4
     8d4:	51 f4       	brne	.+20     	; 0x8ea <__vector_13+0x68>
     8d6:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <stepper>
     8da:	e1 e0       	ldi	r30, 0x01	; 1
     8dc:	f0 e0       	ldi	r31, 0x00	; 0
     8de:	ec 0f       	add	r30, r28
     8e0:	fd 1f       	adc	r31, r29
     8e2:	e8 0f       	add	r30, r24
     8e4:	f1 1d       	adc	r31, r1
     8e6:	80 81       	ld	r24, Z
     8e8:	0d c0       	rjmp	.+26     	; 0x904 <__vector_13+0x82>
     8ea:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <stepper>
     8ee:	e3 e0       	ldi	r30, 0x03	; 3
     8f0:	f0 e0       	ldi	r31, 0x00	; 0
     8f2:	e8 1b       	sub	r30, r24
     8f4:	f1 09       	sbc	r31, r1
     8f6:	81 e0       	ldi	r24, 0x01	; 1
     8f8:	90 e0       	ldi	r25, 0x00	; 0
     8fa:	8c 0f       	add	r24, r28
     8fc:	9d 1f       	adc	r25, r29
     8fe:	e8 0f       	add	r30, r24
     900:	f9 1f       	adc	r31, r25
     902:	80 81       	ld	r24, Z
     904:	82 b9       	out	0x02, r24	; 2
		stepper._stepNum = (stepper._stepNum == 3) ? 0 : (stepper._stepNum + 1);
     906:	80 91 55 03 	lds	r24, 0x0355	; 0x800355 <stepper>
     90a:	83 30       	cpi	r24, 0x03	; 3
     90c:	11 f0       	breq	.+4      	; 0x912 <__vector_13+0x90>
     90e:	8f 5f       	subi	r24, 0xFF	; 255
     910:	01 c0       	rjmp	.+2      	; 0x914 <__vector_13+0x92>
     912:	80 e0       	ldi	r24, 0x00	; 0
     914:	e5 e5       	ldi	r30, 0x55	; 85
     916:	f3 e0       	ldi	r31, 0x03	; 3
     918:	80 83       	st	Z, r24

		stepper._currentStep++;
     91a:	85 81       	ldd	r24, Z+5	; 0x05
     91c:	8f 5f       	subi	r24, 0xFF	; 255
     91e:	85 83       	std	Z+5, r24	; 0x05

		//Simple accel / decel block
		if ((stepper._currentStep > 5) && (stepper._delay > 6)){
     920:	86 30       	cpi	r24, 0x06	; 6
     922:	70 f0       	brcs	.+28     	; 0x940 <__vector_13+0xbe>
     924:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <stepper+0x7>
     928:	87 30       	cpi	r24, 0x07	; 7
     92a:	50 f0       	brcs	.+20     	; 0x940 <__vector_13+0xbe>
			stepper._delay--;
     92c:	81 50       	subi	r24, 0x01	; 1
     92e:	80 93 5c 03 	sts	0x035C, r24	; 0x80035c <stepper+0x7>
			OCR2A = 0x07 * stepper._delay;
     932:	98 2f       	mov	r25, r24
     934:	99 0f       	add	r25, r25
     936:	99 0f       	add	r25, r25
     938:	99 0f       	add	r25, r25
     93a:	98 1b       	sub	r25, r24
     93c:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
		}
		if (((stepper._targetStep - stepper._currentStep) <= 5) && (stepper._delay < 0x13)){
     940:	e5 e5       	ldi	r30, 0x55	; 85
     942:	f3 e0       	ldi	r31, 0x03	; 3
     944:	84 81       	ldd	r24, Z+4	; 0x04
     946:	90 e0       	ldi	r25, 0x00	; 0
     948:	25 81       	ldd	r18, Z+5	; 0x05
     94a:	82 1b       	sub	r24, r18
     94c:	91 09       	sbc	r25, r1
     94e:	06 97       	sbiw	r24, 0x06	; 6
     950:	6c f5       	brge	.+90     	; 0x9ac <__vector_13+0x12a>
     952:	80 91 5c 03 	lds	r24, 0x035C	; 0x80035c <stepper+0x7>
     956:	83 31       	cpi	r24, 0x13	; 19
     958:	48 f5       	brcc	.+82     	; 0x9ac <__vector_13+0x12a>
			stepper._delay++;
     95a:	8f 5f       	subi	r24, 0xFF	; 255
     95c:	80 93 5c 03 	sts	0x035C, r24	; 0x80035c <stepper+0x7>
			OCR2A = 0x07 * stepper._delay;
     960:	98 2f       	mov	r25, r24
     962:	99 0f       	add	r25, r25
     964:	99 0f       	add	r25, r25
     966:	99 0f       	add	r25, r25
     968:	98 1b       	sub	r25, r24
     96a:	90 93 b3 00 	sts	0x00B3, r25	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
     96e:	1e c0       	rjmp	.+60     	; 0x9ac <__vector_13+0x12a>
		}
		
	}
	else if (stepper._currentStep == stepper._targetStep)
     970:	98 13       	cpse	r25, r24
     972:	1c c0       	rjmp	.+56     	; 0x9ac <__vector_13+0x12a>
	{
		//if you are at the target, don't rotate any farther and adjust the current position
		stepper.current = stepper.target;
     974:	e5 e5       	ldi	r30, 0x55	; 85
     976:	f3 e0       	ldi	r31, 0x03	; 3
     978:	82 81       	ldd	r24, Z+2	; 0x02
     97a:	83 83       	std	Z+3, r24	; 0x03
		//if the direction is changing reset the delay
		stepper._delay = (stepper._willContinue) ? stepper._delay : 20;
     97c:	80 85       	ldd	r24, Z+8	; 0x08
     97e:	88 23       	and	r24, r24
     980:	19 f0       	breq	.+6      	; 0x988 <__vector_13+0x106>
     982:	90 91 5c 03 	lds	r25, 0x035C	; 0x80035c <stepper+0x7>
     986:	01 c0       	rjmp	.+2      	; 0x98a <__vector_13+0x108>
     988:	94 e1       	ldi	r25, 0x14	; 20
     98a:	e5 e5       	ldi	r30, 0x55	; 85
     98c:	f3 e0       	ldi	r31, 0x03	; 3
     98e:	97 83       	std	Z+7, r25	; 0x07
		OCR2A = 0x07 * stepper._delay;
     990:	89 2f       	mov	r24, r25
     992:	88 0f       	add	r24, r24
     994:	88 0f       	add	r24, r24
     996:	88 0f       	add	r24, r24
     998:	89 1b       	sub	r24, r25
     99a:	80 93 b3 00 	sts	0x00B3, r24	; 0x8000b3 <__TEXT_REGION_LENGTH__+0x7e00b3>
		PORTA = (stepper._willContinue) ? PORTA : 0x00;
     99e:	80 85       	ldd	r24, Z+8	; 0x08
     9a0:	88 23       	and	r24, r24
     9a2:	11 f0       	breq	.+4      	; 0x9a8 <__vector_13+0x126>
     9a4:	82 b1       	in	r24, 0x02	; 2
     9a6:	01 c0       	rjmp	.+2      	; 0x9aa <__vector_13+0x128>
     9a8:	80 e0       	ldi	r24, 0x00	; 0
     9aa:	82 b9       	out	0x02, r24	; 2
	}
	//PORTC &= 0xFE;
	//PORTC ^= 0xFF;
     9ac:	0f 90       	pop	r0
     9ae:	0f 90       	pop	r0
     9b0:	0f 90       	pop	r0
     9b2:	0f 90       	pop	r0
     9b4:	df 91       	pop	r29
     9b6:	cf 91       	pop	r28
     9b8:	ff 91       	pop	r31
     9ba:	ef 91       	pop	r30
     9bc:	bf 91       	pop	r27
     9be:	af 91       	pop	r26
     9c0:	9f 91       	pop	r25
     9c2:	8f 91       	pop	r24
     9c4:	2f 91       	pop	r18
     9c6:	0f 90       	pop	r0
     9c8:	0b be       	out	0x3b, r0	; 59
     9ca:	0f 90       	pop	r0
     9cc:	0f be       	out	0x3f, r0	; 63
     9ce:	0f 90       	pop	r0
     9d0:	1f 90       	pop	r1
     9d2:	18 95       	reti

000009d4 <SYS_Init>:

#include "sys.h"
#include "timer.h"

void SYS_Init()
{
     9d4:	af 92       	push	r10
     9d6:	bf 92       	push	r11
     9d8:	cf 92       	push	r12
     9da:	df 92       	push	r13
     9dc:	ef 92       	push	r14
     9de:	ff 92       	push	r15
     9e0:	0f 93       	push	r16
     9e2:	1f 93       	push	r17
     9e4:	cf 93       	push	r28
     9e6:	df 93       	push	r29
     9e8:	cd b7       	in	r28, 0x3d	; 61
     9ea:	de b7       	in	r29, 0x3e	; 62
     9ec:	e2 97       	sbiw	r28, 0x32	; 50
     9ee:	0f b6       	in	r0, 0x3f	; 63
     9f0:	f8 94       	cli
     9f2:	de bf       	out	0x3e, r29	; 62
     9f4:	0f be       	out	0x3f, r0	; 63
     9f6:	cd bf       	out	0x3d, r28	; 61
	// Initialize system
	
	cli();
     9f8:	f8 94       	cli
	
	CLKPR = (1<<CLKPCE);
     9fa:	e1 e6       	ldi	r30, 0x61	; 97
     9fc:	f0 e0       	ldi	r31, 0x00	; 0
     9fe:	80 e8       	ldi	r24, 0x80	; 128
     a00:	80 83       	st	Z, r24
	CLKPR = 0;
     a02:	10 82       	st	Z, r1
	
	UART_Init();
     a04:	8c d2       	rcall	.+1304   	; 0xf1e <UART_Init>
	GPIO_Init();
     a06:	e1 dd       	rcall	.-1086   	; 0x5ca <GPIO_Init>
	TIMER_Init();
     a08:	0d d2       	rcall	.+1050   	; 0xe24 <TIMER_Init>
	PWM_Init();
     a0a:	af de       	rcall	.-674    	; 0x76a <PWM_Init>
     a0c:	64 db       	rcall	.-2360   	; 0xd6 <ADC_Init>
	ADC_Init();
     a0e:	c5 de       	rcall	.-630    	; 0x79a <STEPPER_Init>
     a10:	10 92 ce 02 	sts	0x02CE, r1	; 0x8002ce <g_ADCCount+0x1>
	STEPPER_Init();	
     a14:	10 92 cd 02 	sts	0x02CD, r1	; 0x8002cd <g_ADCCount>
	g_ADCCount = 0;
     a18:	84 e1       	ldi	r24, 0x14	; 20
     a1a:	e9 eb       	ldi	r30, 0xB9	; 185
     a1c:	f2 e0       	ldi	r31, 0x02	; 2
	memset(g_ADCResult, 0, sizeof(g_ADCResult));
     a1e:	df 01       	movw	r26, r30
     a20:	1d 92       	st	X+, r1
     a22:	8a 95       	dec	r24
     a24:	e9 f7       	brne	.-6      	; 0xa20 <SYS_Init+0x4c>
     a26:	10 92 e5 02 	sts	0x02E5, r1	; 0x8002e5 <g_ADCFlag>
     a2a:	10 92 b2 02 	sts	0x02B2, r1	; 0x8002b2 <HEAD+0x1>
	g_ADCFlag = 0;
     a2e:	10 92 b1 02 	sts	0x02B1, r1	; 0x8002b1 <HEAD>
// 	extern list* STAGE2;
// 	extern list* TAIL;
//	extern list* FRONT;	
	itemNode* initNode = NULL;
	
	HEAD = NULL;
     a32:	10 92 b8 02 	sts	0x02B8, r1	; 0x8002b8 <TAIL+0x1>
     a36:	10 92 b7 02 	sts	0x02B7, r1	; 0x8002b7 <TAIL>
	TAIL = NULL;
     a3a:	10 92 00 03 	sts	0x0300, r1	; 0x800300 <STAGE1+0x1>
     a3e:	10 92 ff 02 	sts	0x02FF, r1	; 0x8002ff <STAGE1>
	STAGE1 = NULL;
     a42:	10 92 4a 03 	sts	0x034A, r1	; 0x80034a <STAGE2+0x1>
     a46:	10 92 49 03 	sts	0x0349, r1	; 0x800349 <STAGE2>
	STAGE2 = NULL;
     a4a:	10 92 b4 02 	sts	0x02B4, r1	; 0x8002b4 <FRONT+0x1>
     a4e:	10 92 b3 02 	sts	0x02B3, r1	; 0x8002b3 <FRONT>
	FRONT = NULL;
     a52:	20 e0       	ldi	r18, 0x00	; 0
     a54:	44 e0       	ldi	r20, 0x04	; 4
	
	initNode = LL_ItemInit(65001,255, UNCLASSIFIED, UNINITIALIZED);
     a56:	6f ef       	ldi	r22, 0xFF	; 255
     a58:	89 ee       	ldi	r24, 0xE9	; 233
     a5a:	9d ef       	ldi	r25, 0xFD	; 253
     a5c:	3e dd       	rcall	.-1412   	; 0x4da <LL_ItemInit>
     a5e:	55 dd       	rcall	.-1366   	; 0x50a <LL_ItemListInit>
     a60:	90 93 b2 02 	sts	0x02B2, r25	; 0x8002b2 <HEAD+0x1>
	
	HEAD = LL_ItemListInit(initNode);
     a64:	80 93 b1 02 	sts	0x02B1, r24	; 0x8002b1 <HEAD>
     a68:	90 93 b4 02 	sts	0x02B4, r25	; 0x8002b4 <FRONT+0x1>
     a6c:	80 93 b3 02 	sts	0x02B3, r24	; 0x8002b3 <FRONT>
	FRONT = HEAD;
     a70:	1b ec       	ldi	r17, 0xCB	; 203
     a72:	0f 2e       	mov	r0, r31
     a74:	f9 eb       	ldi	r31, 0xB9	; 185
     a76:	ef 2e       	mov	r14, r31
     a78:	fd ef       	ldi	r31, 0xFD	; 253
     a7a:	ff 2e       	mov	r15, r31
     a7c:	f0 2d       	mov	r31, r0
     a7e:	20 e0       	ldi	r18, 0x00	; 0
     a80:	44 e0       	ldi	r20, 0x04	; 4
	for(int i = 47; i > 0; i--)
	{
		initNode = LL_ItemInit(65000 - i,250 - i, UNCLASSIFIED, UNINITIALIZED);
     a82:	61 2f       	mov	r22, r17
     a84:	c7 01       	movw	r24, r14
     a86:	29 dd       	rcall	.-1454   	; 0x4da <LL_ItemInit>
     a88:	bc 01       	movw	r22, r24
     a8a:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
		TAIL = LL_AddBack(HEAD, initNode);
     a8e:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     a92:	4f dd       	rcall	.-1378   	; 0x532 <LL_AddBack>
     a94:	90 93 b8 02 	sts	0x02B8, r25	; 0x8002b8 <TAIL+0x1>
     a98:	80 93 b7 02 	sts	0x02B7, r24	; 0x8002b7 <TAIL>
     a9c:	bf ef       	ldi	r27, 0xFF	; 255
     a9e:	eb 1a       	sub	r14, r27
     aa0:	fb 0a       	sbc	r15, r27
     aa2:	1f 5f       	subi	r17, 0xFF	; 255
     aa4:	1a 3f       	cpi	r17, 0xFA	; 250
     aa6:	59 f7       	brne	.-42     	; 0xa7e <SYS_Init+0xaa>
	
	initNode = LL_ItemInit(65001,255, UNCLASSIFIED, UNINITIALIZED);
	
	HEAD = LL_ItemListInit(initNode);
	FRONT = HEAD;
	for(int i = 47; i > 0; i--)
     aa8:	05 e0       	ldi	r16, 0x05	; 5
     aaa:	10 e0       	ldi	r17, 0x00	; 0
     aac:	20 e0       	ldi	r18, 0x00	; 0
     aae:	45 e0       	ldi	r20, 0x05	; 5
		initNode = LL_ItemInit(65000 - i,250 - i, UNCLASSIFIED, UNINITIALIZED);
		TAIL = LL_AddBack(HEAD, initNode);
	}
	for(int j = 0; j < 5; j++)
	{
		initNode = LL_ItemInit(65000,250, END_OF_LIST, UNINITIALIZED);
     ab0:	6a ef       	ldi	r22, 0xFA	; 250
     ab2:	88 ee       	ldi	r24, 0xE8	; 232
     ab4:	9d ef       	ldi	r25, 0xFD	; 253
     ab6:	11 dd       	rcall	.-1502   	; 0x4da <LL_ItemInit>
     ab8:	bc 01       	movw	r22, r24
     aba:	80 91 b1 02 	lds	r24, 0x02B1	; 0x8002b1 <HEAD>
		LL_AddBack(HEAD,initNode);
     abe:	90 91 b2 02 	lds	r25, 0x02B2	; 0x8002b2 <HEAD+0x1>
     ac2:	37 dd       	rcall	.-1426   	; 0x532 <LL_AddBack>
     ac4:	01 50       	subi	r16, 0x01	; 1
     ac6:	11 09       	sbc	r17, r1
     ac8:	89 f7       	brne	.-30     	; 0xaac <SYS_Init+0xd8>
     aca:	00 91 b7 02 	lds	r16, 0x02B7	; 0x8002b7 <TAIL>
	for(int i = 47; i > 0; i--)
	{
		initNode = LL_ItemInit(65000 - i,250 - i, UNCLASSIFIED, UNINITIALIZED);
		TAIL = LL_AddBack(HEAD, initNode);
	}
	for(int j = 0; j < 5; j++)
     ace:	10 91 b8 02 	lds	r17, 0x02B8	; 0x8002b8 <TAIL+0x1>
		initNode = LL_ItemInit(65000,250, END_OF_LIST, UNINITIALIZED);
		LL_AddBack(HEAD,initNode);
	}
	
	char temp[50];
	sprintf(temp,"%u\r\nHEAD: %x, TAIL: %x, FRONT: %x, END: %x\r\n", LL_Size(HEAD), HEAD, TAIL, FRONT, TAIL->next);
     ad2:	f8 01       	movw	r30, r16
     ad4:	b2 80       	ldd	r11, Z+2	; 0x02
     ad6:	a3 80       	ldd	r10, Z+3	; 0x03
     ad8:	d0 90 b3 02 	lds	r13, 0x02B3	; 0x8002b3 <FRONT>
     adc:	c0 90 b4 02 	lds	r12, 0x02B4	; 0x8002b4 <FRONT+0x1>
     ae0:	f0 90 b1 02 	lds	r15, 0x02B1	; 0x8002b1 <HEAD>
     ae4:	e0 90 b2 02 	lds	r14, 0x02B2	; 0x8002b2 <HEAD+0x1>
     ae8:	8f 2d       	mov	r24, r15
     aea:	9e 2d       	mov	r25, r14
     aec:	33 dd       	rcall	.-1434   	; 0x554 <LL_Size>
     aee:	af 92       	push	r10
     af0:	bf 92       	push	r11
     af2:	cf 92       	push	r12
     af4:	df 92       	push	r13
     af6:	1f 93       	push	r17
     af8:	0f 93       	push	r16
     afa:	ef 92       	push	r14
     afc:	ff 92       	push	r15
     afe:	1f 92       	push	r1
     b00:	8f 93       	push	r24
     b02:	8b ea       	ldi	r24, 0xAB	; 171
     b04:	91 e0       	ldi	r25, 0x01	; 1
     b06:	9f 93       	push	r25
     b08:	8f 93       	push	r24
     b0a:	8e 01       	movw	r16, r28
     b0c:	0f 5f       	subi	r16, 0xFF	; 255
     b0e:	1f 4f       	sbci	r17, 0xFF	; 255
     b10:	1f 93       	push	r17
     b12:	0f 93       	push	r16
     b14:	6d d3       	rcall	.+1754   	; 0x11f0 <sprintf>
     b16:	c8 01       	movw	r24, r16
     b18:	1a d2       	rcall	.+1076   	; 0xf4e <UART_SendString>
	UART_SendString(temp);
     b1a:	0f b6       	in	r0, 0x3f	; 63
     b1c:	f8 94       	cli
     b1e:	de bf       	out	0x3e, r29	; 62
	

}
     b20:	0f be       	out	0x3f, r0	; 63
     b22:	cd bf       	out	0x3d, r28	; 61
     b24:	e2 96       	adiw	r28, 0x32	; 50
     b26:	0f b6       	in	r0, 0x3f	; 63
     b28:	f8 94       	cli
     b2a:	de bf       	out	0x3e, r29	; 62
     b2c:	0f be       	out	0x3f, r0	; 63
     b2e:	cd bf       	out	0x3d, r28	; 61
     b30:	df 91       	pop	r29
     b32:	cf 91       	pop	r28
     b34:	1f 91       	pop	r17
     b36:	0f 91       	pop	r16
     b38:	ff 90       	pop	r15
     b3a:	ef 90       	pop	r14
     b3c:	df 90       	pop	r13
     b3e:	cf 90       	pop	r12
     b40:	bf 90       	pop	r11
     b42:	af 90       	pop	r10
     b44:	08 95       	ret

00000b46 <SYS_Pause>:
     b46:	3f 92       	push	r3
     b48:	4f 92       	push	r4
     b4a:	5f 92       	push	r5

void SYS_Pause(char str[20])
{
     b4c:	6f 92       	push	r6
     b4e:	7f 92       	push	r7
     b50:	8f 92       	push	r8
     b52:	9f 92       	push	r9
     b54:	af 92       	push	r10
     b56:	bf 92       	push	r11
     b58:	cf 92       	push	r12
     b5a:	df 92       	push	r13
     b5c:	ef 92       	push	r14
     b5e:	ff 92       	push	r15
     b60:	0f 93       	push	r16
     b62:	1f 93       	push	r17
     b64:	cf 93       	push	r28
     b66:	df 93       	push	r29
     b68:	cd b7       	in	r28, 0x3d	; 61
     b6a:	de b7       	in	r29, 0x3e	; 62
     b6c:	c8 5c       	subi	r28, 0xC8	; 200
     b6e:	d1 09       	sbc	r29, r1
     b70:	0f b6       	in	r0, 0x3f	; 63
     b72:	f8 94       	cli
     b74:	de bf       	out	0x3e, r29	; 62
     b76:	0f be       	out	0x3f, r0	; 63
     b78:	cd bf       	out	0x3d, r28	; 61
     b7a:	f8 2e       	mov	r15, r24
     b7c:	e9 2e       	mov	r14, r25
	cli();
     b7e:	f8 94       	cli
	PWM(0);
     b80:	80 e0       	ldi	r24, 0x00	; 0
     b82:	90 e0       	ldi	r25, 0x00	; 0
     b84:	fb dd       	rcall	.-1034   	; 0x77c <PWM>
	extern list* HEAD;
	extern list* STAGE1;
	extern list* STAGE2;
	extern list* TAIL;
	extern list* FRONT;
	list* temp = FRONT;
     b86:	00 91 b3 02 	lds	r16, 0x02B3	; 0x8002b3 <FRONT>
     b8a:	10 91 b4 02 	lds	r17, 0x02B4	; 0x8002b4 <FRONT+0x1>
	int c = 0;
	
	sprintf(buffer,"System Pause Message: %s\r\n", str);
     b8e:	ef 92       	push	r14
     b90:	ff 92       	push	r15
     b92:	88 ed       	ldi	r24, 0xD8	; 216
     b94:	91 e0       	ldi	r25, 0x01	; 1
     b96:	9f 93       	push	r25
     b98:	8f 93       	push	r24
     b9a:	ce 01       	movw	r24, r28
     b9c:	01 96       	adiw	r24, 0x01	; 1
     b9e:	9f 93       	push	r25
     ba0:	8f 93       	push	r24
     ba2:	26 d3       	rcall	.+1612   	; 0x11f0 <sprintf>
	
	while (LL_GetClass(temp) != END_OF_LIST)
     ba4:	0f 90       	pop	r0
     ba6:	0f 90       	pop	r0
     ba8:	0f 90       	pop	r0
     baa:	0f 90       	pop	r0
     bac:	0f 90       	pop	r0
     bae:	0f 90       	pop	r0
	extern list* STAGE1;
	extern list* STAGE2;
	extern list* TAIL;
	extern list* FRONT;
	list* temp = FRONT;
	int c = 0;
     bb0:	e1 2c       	mov	r14, r1
     bb2:	f1 2c       	mov	r15, r1
	
	while (LL_GetClass(temp) != END_OF_LIST)
	{
		char listbuff[50];
		c++;
		sprintf(listbuff, "Item: %d, Refl: %u, Mag: %u, Class %u, Status: %u\r\n", c, LL_GetRefl(temp), LL_GetMag(temp), LL_GetClass(temp), LL_GetStatus(temp));
     bb4:	0f 2e       	mov	r0, r31
     bb6:	f3 ef       	ldi	r31, 0xF3	; 243
     bb8:	af 2e       	mov	r10, r31
     bba:	f1 e0       	ldi	r31, 0x01	; 1
     bbc:	bf 2e       	mov	r11, r31
     bbe:	f0 2d       	mov	r31, r0
     bc0:	6e 01       	movw	r12, r28
     bc2:	87 e9       	ldi	r24, 0x97	; 151
     bc4:	c8 0e       	add	r12, r24
     bc6:	d1 1c       	adc	r13, r1
	list* temp = FRONT;
	int c = 0;
	
	sprintf(buffer,"System Pause Message: %s\r\n", str);
	
	while (LL_GetClass(temp) != END_OF_LIST)
     bc8:	27 c0       	rjmp	.+78     	; 0xc18 <SYS_Pause+0xd2>
	{
		char listbuff[50];
		c++;
     bca:	9f ef       	ldi	r25, 0xFF	; 255
     bcc:	e9 1a       	sub	r14, r25
		sprintf(listbuff, "Item: %d, Refl: %u, Mag: %u, Class %u, Status: %u\r\n", c, LL_GetRefl(temp), LL_GetMag(temp), LL_GetClass(temp), LL_GetStatus(temp));
     bce:	f9 0a       	sbc	r15, r25
     bd0:	c8 01       	movw	r24, r16
     bd2:	f6 dc       	rcall	.-1556   	; 0x5c0 <LL_GetStatus>
     bd4:	78 2e       	mov	r7, r24
     bd6:	c8 01       	movw	r24, r16
     bd8:	ce dc       	rcall	.-1636   	; 0x576 <LL_GetClass>
     bda:	88 2e       	mov	r8, r24
     bdc:	c8 01       	movw	r24, r16
     bde:	d6 dc       	rcall	.-1620   	; 0x58c <LL_GetMag>
     be0:	98 2e       	mov	r9, r24
     be2:	c8 01       	movw	r24, r16
     be4:	cd dc       	rcall	.-1638   	; 0x580 <LL_GetRefl>
     be6:	1f 92       	push	r1
     be8:	7f 92       	push	r7
     bea:	1f 92       	push	r1
     bec:	8f 92       	push	r8
     bee:	1f 92       	push	r1
     bf0:	9f 92       	push	r9
     bf2:	9f 93       	push	r25
     bf4:	8f 93       	push	r24
     bf6:	ff 92       	push	r15
     bf8:	ef 92       	push	r14
     bfa:	bf 92       	push	r11
     bfc:	af 92       	push	r10
     bfe:	df 92       	push	r13
     c00:	cf 92       	push	r12
		UART_SendString(listbuff);
     c02:	f6 d2       	rcall	.+1516   	; 0x11f0 <sprintf>
     c04:	c6 01       	movw	r24, r12
     c06:	a3 d1       	rcall	.+838    	; 0xf4e <UART_SendString>
		temp = LL_Next(temp);	
     c08:	c8 01       	movw	r24, r16
     c0a:	8f dc       	rcall	.-1762   	; 0x52a <LL_Next>
     c0c:	8c 01       	movw	r16, r24
     c0e:	0f b6       	in	r0, 0x3f	; 63
     c10:	f8 94       	cli
     c12:	de bf       	out	0x3e, r29	; 62
     c14:	0f be       	out	0x3f, r0	; 63
     c16:	cd bf       	out	0x3d, r28	; 61
	list* temp = FRONT;
	int c = 0;
	
	sprintf(buffer,"System Pause Message: %s\r\n", str);
	
	while (LL_GetClass(temp) != END_OF_LIST)
     c18:	c8 01       	movw	r24, r16
     c1a:	ad dc       	rcall	.-1702   	; 0x576 <LL_GetClass>
     c1c:	85 30       	cpi	r24, 0x05	; 5
     c1e:	a9 f6       	brne	.-86     	; 0xbca <SYS_Pause+0x84>
     c20:	0f 2e       	mov	r0, r31
     c22:	f1 e0       	ldi	r31, 0x01	; 1
     c24:	cf 2e       	mov	r12, r31
     c26:	f3 e0       	ldi	r31, 0x03	; 3
     c28:	df 2e       	mov	r13, r31
     c2a:	f0 2d       	mov	r31, r0
     c2c:	00 e0       	ldi	r16, 0x00	; 0
     c2e:	10 e0       	ldi	r17, 0x00	; 0
     c30:	0f 2e       	mov	r0, r31
	}
	
	for(int i = 0; i < 7; i++)
	{
		char statebuff[10];
		sprintf(statebuff, "Timer %d State: %u\r\n", i, _timer[i].state);
     c32:	f7 e2       	ldi	r31, 0x27	; 39
     c34:	af 2e       	mov	r10, r31
     c36:	f2 e0       	ldi	r31, 0x02	; 2
     c38:	bf 2e       	mov	r11, r31
     c3a:	f0 2d       	mov	r31, r0
     c3c:	7e 01       	movw	r14, r28
     c3e:	f7 e9       	ldi	r31, 0x97	; 151
     c40:	ef 0e       	add	r14, r31
     c42:	f1 1c       	adc	r15, r1
     c44:	f6 01       	movw	r30, r12
     c46:	80 85       	ldd	r24, Z+8	; 0x08
     c48:	1f 92       	push	r1
     c4a:	8f 93       	push	r24
     c4c:	1f 93       	push	r17
     c4e:	0f 93       	push	r16
     c50:	bf 92       	push	r11
     c52:	af 92       	push	r10
     c54:	ff 92       	push	r15
     c56:	ef 92       	push	r14
     c58:	cb d2       	rcall	.+1430   	; 0x11f0 <sprintf>
		UART_SendString(statebuff);
     c5a:	c7 01       	movw	r24, r14
     c5c:	78 d1       	rcall	.+752    	; 0xf4e <UART_SendString>
     c5e:	0f 5f       	subi	r16, 0xFF	; 255
		sprintf(listbuff, "Item: %d, Refl: %u, Mag: %u, Class %u, Status: %u\r\n", c, LL_GetRefl(temp), LL_GetMag(temp), LL_GetClass(temp), LL_GetStatus(temp));
		UART_SendString(listbuff);
		temp = LL_Next(temp);	
	}
	
	for(int i = 0; i < 7; i++)
     c60:	1f 4f       	sbci	r17, 0xFF	; 255
     c62:	f9 e0       	ldi	r31, 0x09	; 9
     c64:	cf 0e       	add	r12, r31
     c66:	d1 1c       	adc	r13, r1
     c68:	0f b6       	in	r0, 0x3f	; 63
     c6a:	f8 94       	cli
     c6c:	de bf       	out	0x3e, r29	; 62
     c6e:	0f be       	out	0x3f, r0	; 63
     c70:	cd bf       	out	0x3d, r28	; 61
     c72:	07 30       	cpi	r16, 0x07	; 7
     c74:	11 05       	cpc	r17, r1
     c76:	31 f7       	brne	.-52     	; 0xc44 <SYS_Pause+0xfe>
		char statebuff[10];
		sprintf(statebuff, "Timer %d State: %u\r\n", i, _timer[i].state);
		UART_SendString(statebuff);
	}
	char anotherbuff[50];
	sprintf(anotherbuff,"%u\r\nHEAD: %x, TAIL: %x, FRONT: %x, END: %x, STAGE1: %x, Mag: %u STAGE2: %x, Refl: %u\r\n", LL_Size(HEAD), HEAD, TAIL, FRONT, TAIL->next, STAGE1, LL_GetMag(STAGE1), STAGE2, LL_GetRefl(STAGE2));
     c78:	80 91 49 03 	lds	r24, 0x0349	; 0x800349 <STAGE2>
     c7c:	90 91 4a 03 	lds	r25, 0x034A	; 0x80034a <STAGE2+0x1>
     c80:	7f dc       	rcall	.-1794   	; 0x580 <LL_GetRefl>
     c82:	48 2e       	mov	r4, r24
     c84:	39 2e       	mov	r3, r25
     c86:	60 90 49 03 	lds	r6, 0x0349	; 0x800349 <STAGE2>
     c8a:	50 90 4a 03 	lds	r5, 0x034A	; 0x80034a <STAGE2+0x1>
     c8e:	80 91 ff 02 	lds	r24, 0x02FF	; 0x8002ff <STAGE1>
     c92:	90 91 00 03 	lds	r25, 0x0300	; 0x800300 <STAGE1+0x1>
     c96:	7a dc       	rcall	.-1804   	; 0x58c <LL_GetMag>
     c98:	78 2e       	mov	r7, r24
     c9a:	90 90 ff 02 	lds	r9, 0x02FF	; 0x8002ff <STAGE1>
     c9e:	80 90 00 03 	lds	r8, 0x0300	; 0x800300 <STAGE1+0x1>
     ca2:	00 91 b7 02 	lds	r16, 0x02B7	; 0x8002b7 <TAIL>
     ca6:	10 91 b8 02 	lds	r17, 0x02B8	; 0x8002b8 <TAIL+0x1>
     caa:	f8 01       	movw	r30, r16
     cac:	b2 80       	ldd	r11, Z+2	; 0x02
     cae:	a3 80       	ldd	r10, Z+3	; 0x03
     cb0:	d0 90 b3 02 	lds	r13, 0x02B3	; 0x8002b3 <FRONT>
     cb4:	c0 90 b4 02 	lds	r12, 0x02B4	; 0x8002b4 <FRONT+0x1>
     cb8:	f0 90 b1 02 	lds	r15, 0x02B1	; 0x8002b1 <HEAD>
     cbc:	e0 90 b2 02 	lds	r14, 0x02B2	; 0x8002b2 <HEAD+0x1>
     cc0:	8f 2d       	mov	r24, r15
     cc2:	9e 2d       	mov	r25, r14
     cc4:	47 dc       	rcall	.-1906   	; 0x554 <LL_Size>
     cc6:	3f 92       	push	r3
     cc8:	4f 92       	push	r4
     cca:	5f 92       	push	r5
     ccc:	6f 92       	push	r6
     cce:	1f 92       	push	r1
     cd0:	7f 92       	push	r7
     cd2:	8f 92       	push	r8
     cd4:	9f 92       	push	r9
     cd6:	af 92       	push	r10
     cd8:	bf 92       	push	r11
     cda:	cf 92       	push	r12
     cdc:	df 92       	push	r13
     cde:	1f 93       	push	r17
     ce0:	0f 93       	push	r16
     ce2:	ef 92       	push	r14
     ce4:	ff 92       	push	r15
     ce6:	1f 92       	push	r1
     ce8:	8f 93       	push	r24
     cea:	8c e3       	ldi	r24, 0x3C	; 60
     cec:	92 e0       	ldi	r25, 0x02	; 2
     cee:	9f 93       	push	r25
     cf0:	8f 93       	push	r24
     cf2:	8e 01       	movw	r16, r28
     cf4:	0b 59       	subi	r16, 0x9B	; 155
     cf6:	1f 4f       	sbci	r17, 0xFF	; 255
     cf8:	1f 93       	push	r17
     cfa:	0f 93       	push	r16
     cfc:	79 d2       	rcall	.+1266   	; 0x11f0 <sprintf>
	UART_SendString(anotherbuff);
     cfe:	c8 01       	movw	r24, r16
     d00:	26 d1       	rcall	.+588    	; 0xf4e <UART_SendString>
     d02:	0f b6       	in	r0, 0x3f	; 63
     d04:	f8 94       	cli
     d06:	de bf       	out	0x3e, r29	; 62
     d08:	0f be       	out	0x3f, r0	; 63
     d0a:	cd bf       	out	0x3d, r28	; 61
     d0c:	89 b1       	in	r24, 0x09	; 9
	while(1)
	{
		if((PIND & 0x03) == 0x00) // Both Buttons
     d0e:	83 70       	andi	r24, 0x03	; 3
     d10:	e9 f7       	brne	.-6      	; 0xd0c <SYS_Pause+0x1c6>
     d12:	81 e8       	ldi	r24, 0x81	; 129
		{
			UART_SendString("Starting System!\r\n");
     d14:	91 e0       	ldi	r25, 0x01	; 1
     d16:	1b d1       	rcall	.+566    	; 0xf4e <UART_SendString>
     d18:	80 e8       	ldi	r24, 0x80	; 128
     d1a:	90 e0       	ldi	r25, 0x00	; 0
			PWM(0x80);
     d1c:	2f dd       	rcall	.-1442   	; 0x77c <PWM>
     d1e:	78 94       	sei
     d20:	c8 53       	subi	r28, 0x38	; 56
     d22:	df 4f       	sbci	r29, 0xFF	; 255
			sei();
     d24:	0f b6       	in	r0, 0x3f	; 63
			break;
		}
	}
	return;
}
     d26:	f8 94       	cli
     d28:	de bf       	out	0x3e, r29	; 62
     d2a:	0f be       	out	0x3f, r0	; 63
     d2c:	cd bf       	out	0x3d, r28	; 61
     d2e:	df 91       	pop	r29
     d30:	cf 91       	pop	r28
     d32:	1f 91       	pop	r17
     d34:	0f 91       	pop	r16
     d36:	ff 90       	pop	r15
     d38:	ef 90       	pop	r14
     d3a:	df 90       	pop	r13
     d3c:	cf 90       	pop	r12
     d3e:	bf 90       	pop	r11
     d40:	af 90       	pop	r10
     d42:	9f 90       	pop	r9
     d44:	8f 90       	pop	r8
     d46:	7f 90       	pop	r7
     d48:	6f 90       	pop	r6
     d4a:	5f 90       	pop	r5
     d4c:	4f 90       	pop	r4
     d4e:	3f 90       	pop	r3
     d50:	08 95       	ret

00000d52 <__vector_17>:


static volatile uint16_t _timer_tick = 0;

ISR (TIMER1_COMPA_vect)    // Timer1 ISR
{
     d52:	1f 92       	push	r1
     d54:	0f 92       	push	r0
     d56:	0f b6       	in	r0, 0x3f	; 63
     d58:	0f 92       	push	r0
     d5a:	11 24       	eor	r1, r1
     d5c:	0b b6       	in	r0, 0x3b	; 59
     d5e:	0f 92       	push	r0
     d60:	ef 92       	push	r14
     d62:	ff 92       	push	r15
     d64:	0f 93       	push	r16
     d66:	1f 93       	push	r17
     d68:	2f 93       	push	r18
     d6a:	3f 93       	push	r19
     d6c:	4f 93       	push	r20
     d6e:	5f 93       	push	r21
     d70:	6f 93       	push	r22
     d72:	7f 93       	push	r23
     d74:	8f 93       	push	r24
     d76:	9f 93       	push	r25
     d78:	af 93       	push	r26
     d7a:	bf 93       	push	r27
     d7c:	cf 93       	push	r28
     d7e:	df 93       	push	r29
     d80:	ef 93       	push	r30
     d82:	ff 93       	push	r31
		// Overhead: 44.4 us
		// min frame size 444us = 3552 ticks = 0x0DE0;
		
	// uint16_t start = TCNT1;
	// uint16_t stop = 0;
	_timer_tick++;
     d84:	80 91 99 02 	lds	r24, 0x0299	; 0x800299 <_timer_tick>
     d88:	90 91 9a 02 	lds	r25, 0x029A	; 0x80029a <_timer_tick+0x1>
     d8c:	01 96       	adiw	r24, 0x01	; 1
     d8e:	90 93 9a 02 	sts	0x029A, r25	; 0x80029a <_timer_tick+0x1>
     d92:	80 93 99 02 	sts	0x0299, r24	; 0x800299 <_timer_tick>
     d96:	c1 e0       	ldi	r28, 0x01	; 1
     d98:	d3 e0       	ldi	r29, 0x03	; 3
     d9a:	0f 2e       	mov	r0, r31
     d9c:	f9 e4       	ldi	r31, 0x49	; 73
     d9e:	ef 2e       	mov	r14, r31
     da0:	f3 e0       	ldi	r31, 0x03	; 3
     da2:	ff 2e       	mov	r15, r31
     da4:	f0 2d       	mov	r31, r0
     da6:	8e 01       	movw	r16, r28
	
	for (i = 0; i < MAX_TIMERS; i++) {
		/* If the timer is enabled and expired, invoke the callback */
		//if (_timer[i].callback != NULL) PORTD = 0xF0;

		if ((_timer[i].callback != NULL) && (_timer[i].expiry == _timer_tick)) {
     da8:	ec 81       	ldd	r30, Y+4	; 0x04
     daa:	fd 81       	ldd	r31, Y+5	; 0x05
     dac:	30 97       	sbiw	r30, 0x00	; 0
     dae:	e9 f0       	breq	.+58     	; 0xdea <__vector_17+0x98>
     db0:	80 91 99 02 	lds	r24, 0x0299	; 0x800299 <_timer_tick>
     db4:	90 91 9a 02 	lds	r25, 0x029A	; 0x80029a <_timer_tick+0x1>
     db8:	28 81       	ld	r18, Y
     dba:	39 81       	ldd	r19, Y+1	; 0x01
     dbc:	28 17       	cp	r18, r24
     dbe:	39 07       	cpc	r19, r25
     dc0:	a1 f4       	brne	.+40     	; 0xdea <__vector_17+0x98>
			if (_timer[i].state == READY) _timer[i].callback(_timer[i].arg);
     dc2:	88 85       	ldd	r24, Y+8	; 0x08
     dc4:	82 30       	cpi	r24, 0x02	; 2
     dc6:	19 f4       	brne	.+6      	; 0xdce <__vector_17+0x7c>
     dc8:	8e 81       	ldd	r24, Y+6	; 0x06
     dca:	9f 81       	ldd	r25, Y+7	; 0x07
     dcc:	09 95       	icall
			
			if (_timer[i].periodic > 0) {
     dce:	d8 01       	movw	r26, r16
     dd0:	12 96       	adiw	r26, 0x02	; 2
     dd2:	8d 91       	ld	r24, X+
     dd4:	9c 91       	ld	r25, X
     dd6:	13 97       	sbiw	r26, 0x03	; 3
     dd8:	00 97       	sbiw	r24, 0x00	; 0
     dda:	39 f0       	breq	.+14     	; 0xdea <__vector_17+0x98>
				/* Timer is periodic, calculate next expiration */
				_timer[i].expiry += _timer[i].periodic;
     ddc:	2d 91       	ld	r18, X+
     dde:	3c 91       	ld	r19, X
     de0:	11 97       	sbiw	r26, 0x01	; 1
     de2:	82 0f       	add	r24, r18
     de4:	93 1f       	adc	r25, r19
     de6:	8d 93       	st	X+, r24
     de8:	9c 93       	st	X, r25
     dea:	29 96       	adiw	r28, 0x09	; 9
	_timer_tick++;
	//g_SchedulerStartTime = TCNT1;
	
	size_t i;
	
	for (i = 0; i < MAX_TIMERS; i++) {
     dec:	ce 15       	cp	r28, r14
     dee:	df 05       	cpc	r29, r15
     df0:	d1 f6       	brne	.-76     	; 0xda6 <__vector_17+0x54>
	 * UART_SendString(buf);
	*/
	
	// Utilization diagnostic
	//PORTC ^= 0xFE;
}
     df2:	ff 91       	pop	r31
     df4:	ef 91       	pop	r30
     df6:	df 91       	pop	r29
     df8:	cf 91       	pop	r28
     dfa:	bf 91       	pop	r27
     dfc:	af 91       	pop	r26
     dfe:	9f 91       	pop	r25
     e00:	8f 91       	pop	r24
     e02:	7f 91       	pop	r23
     e04:	6f 91       	pop	r22
     e06:	5f 91       	pop	r21
     e08:	4f 91       	pop	r20
     e0a:	3f 91       	pop	r19
     e0c:	2f 91       	pop	r18
     e0e:	1f 91       	pop	r17
     e10:	0f 91       	pop	r16
     e12:	ff 90       	pop	r15
     e14:	ef 90       	pop	r14
     e16:	0f 90       	pop	r0
     e18:	0b be       	out	0x3b, r0	; 59
     e1a:	0f 90       	pop	r0
     e1c:	0f be       	out	0x3f, r0	; 63
     e1e:	0f 90       	pop	r0
     e20:	1f 90       	pop	r1
     e22:	18 95       	reti

00000e24 <TIMER_Init>:


int TIMER_Init(void)
{
    //Configure the PORTD4 as output
    TCNT1 = 0x0000;
     e24:	10 92 85 00 	sts	0x0085, r1	; 0x800085 <__TEXT_REGION_LENGTH__+0x7e0085>
     e28:	10 92 84 00 	sts	0x0084, r1	; 0x800084 <__TEXT_REGION_LENGTH__+0x7e0084>
    OCR1A = 0x0DE0;   // 12C0 == 600us, 960 = 300 us 0x0DE0 444us
     e2c:	80 ee       	ldi	r24, 0xE0	; 224
     e2e:	9d e0       	ldi	r25, 0x0D	; 13
     e30:	90 93 89 00 	sts	0x0089, r25	; 0x800089 <__TEXT_REGION_LENGTH__+0x7e0089>
     e34:	80 93 88 00 	sts	0x0088, r24	; 0x800088 <__TEXT_REGION_LENGTH__+0x7e0088>
    TCCR1A = 0x00;
     e38:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x7e0080>
    TCCR1B = (1<<CS10) | (1<<WGM12);  // Timer mode with no prescaling and CTC mode (reset counter on compare mode)
     e3c:	89 e0       	ldi	r24, 0x09	; 9
     e3e:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x7e0081>
    TIMSK1 = (1 << OCIE1A) ;   // Enable timer1 output compare interrupt
     e42:	82 e0       	ldi	r24, 0x02	; 2
     e44:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <__TEXT_REGION_LENGTH__+0x7e006f>
	
	memset(_timer, 0, sizeof(_timer));
     e48:	88 e4       	ldi	r24, 0x48	; 72
     e4a:	e1 e0       	ldi	r30, 0x01	; 1
     e4c:	f3 e0       	ldi	r31, 0x03	; 3
     e4e:	df 01       	movw	r26, r30
     e50:	1d 92       	st	X+, r1
     e52:	8a 95       	dec	r24
     e54:	e9 f7       	brne	.-6      	; 0xe50 <TIMER_Init+0x2c>

	return 0;
}
     e56:	80 e0       	ldi	r24, 0x00	; 0
     e58:	90 e0       	ldi	r25, 0x00	; 0
     e5a:	08 95       	ret

00000e5c <TIMER_Create>:
					timeout_ms: number of ms to count too, max 65535 for non periodic,32767 for periodic 
					periodic: 0 or 1 for not repeating, repeating.
					
*/
int TIMER_Create(uint16_t timeout_ms, int periodic, void (*callback)(void *), void *arg)
{
     e5c:	0f 93       	push	r16
     e5e:	1f 93       	push	r17
     e60:	cf 93       	push	r28
     e62:	df 93       	push	r29
     e64:	8b 01       	movw	r16, r22
		Find an available timer by incrementing the index (i) until a NULL callback
	*/
	
	for(i = 0; i < MAX_TIMERS; i++)
	{
		if (_timer[i].callback == NULL) break;
     e66:	60 91 05 03 	lds	r22, 0x0305	; 0x800305 <_timer+0x4>
     e6a:	70 91 06 03 	lds	r23, 0x0306	; 0x800306 <_timer+0x5>
     e6e:	67 2b       	or	r22, r23
     e70:	09 f4       	brne	.+2      	; 0xe74 <TIMER_Create+0x18>
     e72:	49 c0       	rjmp	.+146    	; 0xf06 <TIMER_Create+0xaa>
     e74:	e1 e0       	ldi	r30, 0x01	; 1
     e76:	f3 e0       	ldi	r31, 0x03	; 3
	
	/*
		Find an available timer by incrementing the index (i) until a NULL callback
	*/
	
	for(i = 0; i < MAX_TIMERS; i++)
     e78:	a1 e0       	ldi	r26, 0x01	; 1
     e7a:	b0 e0       	ldi	r27, 0x00	; 0
	{
		if (_timer[i].callback == NULL) break;
     e7c:	c5 85       	ldd	r28, Z+13	; 0x0d
     e7e:	d6 85       	ldd	r29, Z+14	; 0x0e
     e80:	cd 2b       	or	r28, r29
     e82:	09 f4       	brne	.+2      	; 0xe86 <TIMER_Create+0x2a>
     e84:	42 c0       	rjmp	.+132    	; 0xf0a <TIMER_Create+0xae>
	
	/*
		Find an available timer by incrementing the index (i) until a NULL callback
	*/
	
	for(i = 0; i < MAX_TIMERS; i++)
     e86:	11 96       	adiw	r26, 0x01	; 1
     e88:	39 96       	adiw	r30, 0x09	; 9
     e8a:	a8 30       	cpi	r26, 0x08	; 8
     e8c:	b1 05       	cpc	r27, r1
     e8e:	b1 f7       	brne	.-20     	; 0xe7c <TIMER_Create+0x20>
	handle = i;	
	return handle;
	}
	
	
    return 0;
     e90:	80 e0       	ldi	r24, 0x00	; 0
     e92:	90 e0       	ldi	r25, 0x00	; 0
     e94:	3f c0       	rjmp	.+126    	; 0xf14 <TIMER_Create+0xb8>
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
		{
			
			if (periodic != 0) 
			{
				_timer[i].periodic = timeout_ms;
     e96:	fd 01       	movw	r30, r26
     e98:	ee 0f       	add	r30, r30
     e9a:	ff 1f       	adc	r31, r31
     e9c:	ee 0f       	add	r30, r30
     e9e:	ff 1f       	adc	r31, r31
     ea0:	ee 0f       	add	r30, r30
     ea2:	ff 1f       	adc	r31, r31
     ea4:	ea 0f       	add	r30, r26
     ea6:	fb 1f       	adc	r31, r27
     ea8:	ef 5f       	subi	r30, 0xFF	; 255
     eaa:	fc 4f       	sbci	r31, 0xFC	; 252
     eac:	93 83       	std	Z+3, r25	; 0x03
     eae:	82 83       	std	Z+2, r24	; 0x02
     eb0:	0d c0       	rjmp	.+26     	; 0xecc <TIMER_Create+0x70>
			} 
			else 
			{
				_timer[i].periodic = 0;
     eb2:	fd 01       	movw	r30, r26
     eb4:	ee 0f       	add	r30, r30
     eb6:	ff 1f       	adc	r31, r31
     eb8:	ee 0f       	add	r30, r30
     eba:	ff 1f       	adc	r31, r31
     ebc:	ee 0f       	add	r30, r30
     ebe:	ff 1f       	adc	r31, r31
     ec0:	ea 0f       	add	r30, r26
     ec2:	fb 1f       	adc	r31, r27
     ec4:	ef 5f       	subi	r30, 0xFF	; 255
     ec6:	fc 4f       	sbci	r31, 0xFC	; 252
     ec8:	13 82       	std	Z+3, r1	; 0x03
     eca:	12 82       	std	Z+2, r1	; 0x02
			}
			
			_timer[i].callback = callback;
     ecc:	fd 01       	movw	r30, r26
     ece:	ee 0f       	add	r30, r30
     ed0:	ff 1f       	adc	r31, r31
     ed2:	ee 0f       	add	r30, r30
     ed4:	ff 1f       	adc	r31, r31
     ed6:	ee 0f       	add	r30, r30
     ed8:	ff 1f       	adc	r31, r31
     eda:	ea 0f       	add	r30, r26
     edc:	fb 1f       	adc	r31, r27
     ede:	ef 5f       	subi	r30, 0xFF	; 255
     ee0:	fc 4f       	sbci	r31, 0xFC	; 252
     ee2:	55 83       	std	Z+5, r21	; 0x05
     ee4:	44 83       	std	Z+4, r20	; 0x04
			_timer[i].arg = arg;
     ee6:	37 83       	std	Z+7, r19	; 0x07
     ee8:	26 83       	std	Z+6, r18	; 0x06
			_timer[i].expiry = timeout_ms + _timer_tick;
     eea:	20 91 99 02 	lds	r18, 0x0299	; 0x800299 <_timer_tick>
     eee:	30 91 9a 02 	lds	r19, 0x029A	; 0x80029a <_timer_tick+0x1>
     ef2:	82 0f       	add	r24, r18
     ef4:	93 1f       	adc	r25, r19
     ef6:	91 83       	std	Z+1, r25	; 0x01
     ef8:	80 83       	st	Z, r24
			_timer[i].state = READY;
     efa:	82 e0       	ldi	r24, 0x02	; 2
     efc:	80 87       	std	Z+8, r24	; 0x08
     efe:	7f bf       	out	0x3f, r23	; 63
			
		}
		
	handle = i;	
	return handle;
     f00:	8a 2f       	mov	r24, r26
     f02:	9b 2f       	mov	r25, r27
     f04:	07 c0       	rjmp	.+14     	; 0xf14 <TIMER_Create+0xb8>
	
	/*
		Find an available timer by incrementing the index (i) until a NULL callback
	*/
	
	for(i = 0; i < MAX_TIMERS; i++)
     f06:	a0 e0       	ldi	r26, 0x00	; 0
     f08:	b0 e0       	ldi	r27, 0x00	; 0
		if (_timer[i].callback == NULL) break;
	}
	
	if (i < MAX_TIMERS)
	{
		ATOMIC_BLOCK(ATOMIC_RESTORESTATE)
     f0a:	7f b7       	in	r23, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f0c:	f8 94       	cli
		{
			
			if (periodic != 0) 
     f0e:	01 2b       	or	r16, r17
     f10:	11 f6       	brne	.-124    	; 0xe96 <TIMER_Create+0x3a>
     f12:	cf cf       	rjmp	.-98     	; 0xeb2 <TIMER_Create+0x56>
	return handle;
	}
	
	
    return 0;
}
     f14:	df 91       	pop	r29
     f16:	cf 91       	pop	r28
     f18:	1f 91       	pop	r17
     f1a:	0f 91       	pop	r16
     f1c:	08 95       	ret

00000f1e <UART_Init>:
#define FOSC 8000000

void UART_Init()
{
	
	UBRR1H = (uint8_t)((((uint32_t)FOSC)/((uint32_t)9600*16)-1)>>8);
     f1e:	10 92 cd 00 	sts	0x00CD, r1	; 0x8000cd <__TEXT_REGION_LENGTH__+0x7e00cd>
	UBRR1L = (uint8_t)(((uint32_t)FOSC)/((uint32_t)9600*16)-1) & 0x0ff;
     f22:	83 e3       	ldi	r24, 0x33	; 51
     f24:	80 93 cc 00 	sts	0x00CC, r24	; 0x8000cc <__TEXT_REGION_LENGTH__+0x7e00cc>
	
	UCSR1B |= (1 << RXEN1) | (1 << TXEN1);
     f28:	e9 ec       	ldi	r30, 0xC9	; 201
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	88 61       	ori	r24, 0x18	; 24
     f30:	80 83       	st	Z, r24
	UCSR1C |= (1 << UCSZ11) | (1 << UCSZ10);
     f32:	ea ec       	ldi	r30, 0xCA	; 202
     f34:	f0 e0       	ldi	r31, 0x00	; 0
     f36:	80 81       	ld	r24, Z
     f38:	86 60       	ori	r24, 0x06	; 6
     f3a:	80 83       	st	Z, r24
     f3c:	08 95       	ret

00000f3e <UART_SendChar>:


void UART_SendChar(const char c)
{
	
	while ((UCSR1A & (1 << UDRE1)) == 0) {;}
     f3e:	e8 ec       	ldi	r30, 0xC8	; 200
     f40:	f0 e0       	ldi	r31, 0x00	; 0
     f42:	90 81       	ld	r25, Z
     f44:	95 ff       	sbrs	r25, 5
     f46:	fd cf       	rjmp	.-6      	; 0xf42 <UART_SendChar+0x4>
	UDR1 = c;
     f48:	80 93 ce 00 	sts	0x00CE, r24	; 0x8000ce <__TEXT_REGION_LENGTH__+0x7e00ce>
     f4c:	08 95       	ret

00000f4e <UART_SendString>:
	
}

void UART_SendString(const char* s)
{
     f4e:	cf 93       	push	r28
     f50:	df 93       	push	r29
     f52:	ec 01       	movw	r28, r24
	
	uint16_t counter = 0;
	while(s[counter] != '\0')
     f54:	88 81       	ld	r24, Y
     f56:	88 23       	and	r24, r24
     f58:	29 f0       	breq	.+10     	; 0xf64 <UART_SendString+0x16>
     f5a:	21 96       	adiw	r28, 0x01	; 1
	{
		UART_SendChar(s[counter]);
     f5c:	f0 df       	rcall	.-32     	; 0xf3e <UART_SendChar>

void UART_SendString(const char* s)
{
	
	uint16_t counter = 0;
	while(s[counter] != '\0')
     f5e:	89 91       	ld	r24, Y+
     f60:	81 11       	cpse	r24, r1
     f62:	fc cf       	rjmp	.-8      	; 0xf5c <UART_SendString+0xe>
	{
		UART_SendChar(s[counter]);
		counter++;
	}
}
     f64:	df 91       	pop	r29
     f66:	cf 91       	pop	r28
     f68:	08 95       	ret

00000f6a <__udivmodsi4>:
     f6a:	a1 e2       	ldi	r26, 0x21	; 33
     f6c:	1a 2e       	mov	r1, r26
     f6e:	aa 1b       	sub	r26, r26
     f70:	bb 1b       	sub	r27, r27
     f72:	fd 01       	movw	r30, r26
     f74:	0d c0       	rjmp	.+26     	; 0xf90 <__udivmodsi4_ep>

00000f76 <__udivmodsi4_loop>:
     f76:	aa 1f       	adc	r26, r26
     f78:	bb 1f       	adc	r27, r27
     f7a:	ee 1f       	adc	r30, r30
     f7c:	ff 1f       	adc	r31, r31
     f7e:	a2 17       	cp	r26, r18
     f80:	b3 07       	cpc	r27, r19
     f82:	e4 07       	cpc	r30, r20
     f84:	f5 07       	cpc	r31, r21
     f86:	20 f0       	brcs	.+8      	; 0xf90 <__udivmodsi4_ep>
     f88:	a2 1b       	sub	r26, r18
     f8a:	b3 0b       	sbc	r27, r19
     f8c:	e4 0b       	sbc	r30, r20
     f8e:	f5 0b       	sbc	r31, r21

00000f90 <__udivmodsi4_ep>:
     f90:	66 1f       	adc	r22, r22
     f92:	77 1f       	adc	r23, r23
     f94:	88 1f       	adc	r24, r24
     f96:	99 1f       	adc	r25, r25
     f98:	1a 94       	dec	r1
     f9a:	69 f7       	brne	.-38     	; 0xf76 <__udivmodsi4_loop>
     f9c:	60 95       	com	r22
     f9e:	70 95       	com	r23
     fa0:	80 95       	com	r24
     fa2:	90 95       	com	r25
     fa4:	9b 01       	movw	r18, r22
     fa6:	ac 01       	movw	r20, r24
     fa8:	bd 01       	movw	r22, r26
     faa:	cf 01       	movw	r24, r30
     fac:	08 95       	ret

00000fae <malloc>:
     fae:	0f 93       	push	r16
     fb0:	1f 93       	push	r17
     fb2:	cf 93       	push	r28
     fb4:	df 93       	push	r29
     fb6:	82 30       	cpi	r24, 0x02	; 2
     fb8:	91 05       	cpc	r25, r1
     fba:	10 f4       	brcc	.+4      	; 0xfc0 <malloc+0x12>
     fbc:	82 e0       	ldi	r24, 0x02	; 2
     fbe:	90 e0       	ldi	r25, 0x00	; 0
     fc0:	e0 91 60 03 	lds	r30, 0x0360	; 0x800360 <__flp>
     fc4:	f0 91 61 03 	lds	r31, 0x0361	; 0x800361 <__flp+0x1>
     fc8:	20 e0       	ldi	r18, 0x00	; 0
     fca:	30 e0       	ldi	r19, 0x00	; 0
     fcc:	a0 e0       	ldi	r26, 0x00	; 0
     fce:	b0 e0       	ldi	r27, 0x00	; 0
     fd0:	30 97       	sbiw	r30, 0x00	; 0
     fd2:	19 f1       	breq	.+70     	; 0x101a <malloc+0x6c>
     fd4:	40 81       	ld	r20, Z
     fd6:	51 81       	ldd	r21, Z+1	; 0x01
     fd8:	02 81       	ldd	r16, Z+2	; 0x02
     fda:	13 81       	ldd	r17, Z+3	; 0x03
     fdc:	48 17       	cp	r20, r24
     fde:	59 07       	cpc	r21, r25
     fe0:	c8 f0       	brcs	.+50     	; 0x1014 <malloc+0x66>
     fe2:	84 17       	cp	r24, r20
     fe4:	95 07       	cpc	r25, r21
     fe6:	69 f4       	brne	.+26     	; 0x1002 <malloc+0x54>
     fe8:	10 97       	sbiw	r26, 0x00	; 0
     fea:	31 f0       	breq	.+12     	; 0xff8 <malloc+0x4a>
     fec:	12 96       	adiw	r26, 0x02	; 2
     fee:	0c 93       	st	X, r16
     ff0:	12 97       	sbiw	r26, 0x02	; 2
     ff2:	13 96       	adiw	r26, 0x03	; 3
     ff4:	1c 93       	st	X, r17
     ff6:	27 c0       	rjmp	.+78     	; 0x1046 <malloc+0x98>
     ff8:	00 93 60 03 	sts	0x0360, r16	; 0x800360 <__flp>
     ffc:	10 93 61 03 	sts	0x0361, r17	; 0x800361 <__flp+0x1>
    1000:	22 c0       	rjmp	.+68     	; 0x1046 <malloc+0x98>
    1002:	21 15       	cp	r18, r1
    1004:	31 05       	cpc	r19, r1
    1006:	19 f0       	breq	.+6      	; 0x100e <malloc+0x60>
    1008:	42 17       	cp	r20, r18
    100a:	53 07       	cpc	r21, r19
    100c:	18 f4       	brcc	.+6      	; 0x1014 <malloc+0x66>
    100e:	9a 01       	movw	r18, r20
    1010:	bd 01       	movw	r22, r26
    1012:	ef 01       	movw	r28, r30
    1014:	df 01       	movw	r26, r30
    1016:	f8 01       	movw	r30, r16
    1018:	db cf       	rjmp	.-74     	; 0xfd0 <malloc+0x22>
    101a:	21 15       	cp	r18, r1
    101c:	31 05       	cpc	r19, r1
    101e:	f9 f0       	breq	.+62     	; 0x105e <malloc+0xb0>
    1020:	28 1b       	sub	r18, r24
    1022:	39 0b       	sbc	r19, r25
    1024:	24 30       	cpi	r18, 0x04	; 4
    1026:	31 05       	cpc	r19, r1
    1028:	80 f4       	brcc	.+32     	; 0x104a <malloc+0x9c>
    102a:	8a 81       	ldd	r24, Y+2	; 0x02
    102c:	9b 81       	ldd	r25, Y+3	; 0x03
    102e:	61 15       	cp	r22, r1
    1030:	71 05       	cpc	r23, r1
    1032:	21 f0       	breq	.+8      	; 0x103c <malloc+0x8e>
    1034:	fb 01       	movw	r30, r22
    1036:	93 83       	std	Z+3, r25	; 0x03
    1038:	82 83       	std	Z+2, r24	; 0x02
    103a:	04 c0       	rjmp	.+8      	; 0x1044 <malloc+0x96>
    103c:	90 93 61 03 	sts	0x0361, r25	; 0x800361 <__flp+0x1>
    1040:	80 93 60 03 	sts	0x0360, r24	; 0x800360 <__flp>
    1044:	fe 01       	movw	r30, r28
    1046:	32 96       	adiw	r30, 0x02	; 2
    1048:	44 c0       	rjmp	.+136    	; 0x10d2 <malloc+0x124>
    104a:	fe 01       	movw	r30, r28
    104c:	e2 0f       	add	r30, r18
    104e:	f3 1f       	adc	r31, r19
    1050:	81 93       	st	Z+, r24
    1052:	91 93       	st	Z+, r25
    1054:	22 50       	subi	r18, 0x02	; 2
    1056:	31 09       	sbc	r19, r1
    1058:	39 83       	std	Y+1, r19	; 0x01
    105a:	28 83       	st	Y, r18
    105c:	3a c0       	rjmp	.+116    	; 0x10d2 <malloc+0x124>
    105e:	20 91 5e 03 	lds	r18, 0x035E	; 0x80035e <__brkval>
    1062:	30 91 5f 03 	lds	r19, 0x035F	; 0x80035f <__brkval+0x1>
    1066:	23 2b       	or	r18, r19
    1068:	41 f4       	brne	.+16     	; 0x107a <malloc+0xcc>
    106a:	20 91 02 01 	lds	r18, 0x0102	; 0x800102 <__malloc_heap_start>
    106e:	30 91 03 01 	lds	r19, 0x0103	; 0x800103 <__malloc_heap_start+0x1>
    1072:	30 93 5f 03 	sts	0x035F, r19	; 0x80035f <__brkval+0x1>
    1076:	20 93 5e 03 	sts	0x035E, r18	; 0x80035e <__brkval>
    107a:	20 91 00 01 	lds	r18, 0x0100	; 0x800100 <__data_start>
    107e:	30 91 01 01 	lds	r19, 0x0101	; 0x800101 <__data_start+0x1>
    1082:	21 15       	cp	r18, r1
    1084:	31 05       	cpc	r19, r1
    1086:	41 f4       	brne	.+16     	; 0x1098 <malloc+0xea>
    1088:	2d b7       	in	r18, 0x3d	; 61
    108a:	3e b7       	in	r19, 0x3e	; 62
    108c:	40 91 04 01 	lds	r20, 0x0104	; 0x800104 <__malloc_margin>
    1090:	50 91 05 01 	lds	r21, 0x0105	; 0x800105 <__malloc_margin+0x1>
    1094:	24 1b       	sub	r18, r20
    1096:	35 0b       	sbc	r19, r21
    1098:	e0 91 5e 03 	lds	r30, 0x035E	; 0x80035e <__brkval>
    109c:	f0 91 5f 03 	lds	r31, 0x035F	; 0x80035f <__brkval+0x1>
    10a0:	e2 17       	cp	r30, r18
    10a2:	f3 07       	cpc	r31, r19
    10a4:	a0 f4       	brcc	.+40     	; 0x10ce <malloc+0x120>
    10a6:	2e 1b       	sub	r18, r30
    10a8:	3f 0b       	sbc	r19, r31
    10aa:	28 17       	cp	r18, r24
    10ac:	39 07       	cpc	r19, r25
    10ae:	78 f0       	brcs	.+30     	; 0x10ce <malloc+0x120>
    10b0:	ac 01       	movw	r20, r24
    10b2:	4e 5f       	subi	r20, 0xFE	; 254
    10b4:	5f 4f       	sbci	r21, 0xFF	; 255
    10b6:	24 17       	cp	r18, r20
    10b8:	35 07       	cpc	r19, r21
    10ba:	48 f0       	brcs	.+18     	; 0x10ce <malloc+0x120>
    10bc:	4e 0f       	add	r20, r30
    10be:	5f 1f       	adc	r21, r31
    10c0:	50 93 5f 03 	sts	0x035F, r21	; 0x80035f <__brkval+0x1>
    10c4:	40 93 5e 03 	sts	0x035E, r20	; 0x80035e <__brkval>
    10c8:	81 93       	st	Z+, r24
    10ca:	91 93       	st	Z+, r25
    10cc:	02 c0       	rjmp	.+4      	; 0x10d2 <malloc+0x124>
    10ce:	e0 e0       	ldi	r30, 0x00	; 0
    10d0:	f0 e0       	ldi	r31, 0x00	; 0
    10d2:	cf 01       	movw	r24, r30
    10d4:	df 91       	pop	r29
    10d6:	cf 91       	pop	r28
    10d8:	1f 91       	pop	r17
    10da:	0f 91       	pop	r16
    10dc:	08 95       	ret

000010de <free>:
    10de:	cf 93       	push	r28
    10e0:	df 93       	push	r29
    10e2:	00 97       	sbiw	r24, 0x00	; 0
    10e4:	09 f4       	brne	.+2      	; 0x10e8 <free+0xa>
    10e6:	81 c0       	rjmp	.+258    	; 0x11ea <free+0x10c>
    10e8:	fc 01       	movw	r30, r24
    10ea:	32 97       	sbiw	r30, 0x02	; 2
    10ec:	13 82       	std	Z+3, r1	; 0x03
    10ee:	12 82       	std	Z+2, r1	; 0x02
    10f0:	a0 91 60 03 	lds	r26, 0x0360	; 0x800360 <__flp>
    10f4:	b0 91 61 03 	lds	r27, 0x0361	; 0x800361 <__flp+0x1>
    10f8:	10 97       	sbiw	r26, 0x00	; 0
    10fa:	81 f4       	brne	.+32     	; 0x111c <free+0x3e>
    10fc:	20 81       	ld	r18, Z
    10fe:	31 81       	ldd	r19, Z+1	; 0x01
    1100:	82 0f       	add	r24, r18
    1102:	93 1f       	adc	r25, r19
    1104:	20 91 5e 03 	lds	r18, 0x035E	; 0x80035e <__brkval>
    1108:	30 91 5f 03 	lds	r19, 0x035F	; 0x80035f <__brkval+0x1>
    110c:	28 17       	cp	r18, r24
    110e:	39 07       	cpc	r19, r25
    1110:	51 f5       	brne	.+84     	; 0x1166 <free+0x88>
    1112:	f0 93 5f 03 	sts	0x035F, r31	; 0x80035f <__brkval+0x1>
    1116:	e0 93 5e 03 	sts	0x035E, r30	; 0x80035e <__brkval>
    111a:	67 c0       	rjmp	.+206    	; 0x11ea <free+0x10c>
    111c:	ed 01       	movw	r28, r26
    111e:	20 e0       	ldi	r18, 0x00	; 0
    1120:	30 e0       	ldi	r19, 0x00	; 0
    1122:	ce 17       	cp	r28, r30
    1124:	df 07       	cpc	r29, r31
    1126:	40 f4       	brcc	.+16     	; 0x1138 <free+0x5a>
    1128:	4a 81       	ldd	r20, Y+2	; 0x02
    112a:	5b 81       	ldd	r21, Y+3	; 0x03
    112c:	9e 01       	movw	r18, r28
    112e:	41 15       	cp	r20, r1
    1130:	51 05       	cpc	r21, r1
    1132:	f1 f0       	breq	.+60     	; 0x1170 <free+0x92>
    1134:	ea 01       	movw	r28, r20
    1136:	f5 cf       	rjmp	.-22     	; 0x1122 <free+0x44>
    1138:	d3 83       	std	Z+3, r29	; 0x03
    113a:	c2 83       	std	Z+2, r28	; 0x02
    113c:	40 81       	ld	r20, Z
    113e:	51 81       	ldd	r21, Z+1	; 0x01
    1140:	84 0f       	add	r24, r20
    1142:	95 1f       	adc	r25, r21
    1144:	c8 17       	cp	r28, r24
    1146:	d9 07       	cpc	r29, r25
    1148:	59 f4       	brne	.+22     	; 0x1160 <free+0x82>
    114a:	88 81       	ld	r24, Y
    114c:	99 81       	ldd	r25, Y+1	; 0x01
    114e:	84 0f       	add	r24, r20
    1150:	95 1f       	adc	r25, r21
    1152:	02 96       	adiw	r24, 0x02	; 2
    1154:	91 83       	std	Z+1, r25	; 0x01
    1156:	80 83       	st	Z, r24
    1158:	8a 81       	ldd	r24, Y+2	; 0x02
    115a:	9b 81       	ldd	r25, Y+3	; 0x03
    115c:	93 83       	std	Z+3, r25	; 0x03
    115e:	82 83       	std	Z+2, r24	; 0x02
    1160:	21 15       	cp	r18, r1
    1162:	31 05       	cpc	r19, r1
    1164:	29 f4       	brne	.+10     	; 0x1170 <free+0x92>
    1166:	f0 93 61 03 	sts	0x0361, r31	; 0x800361 <__flp+0x1>
    116a:	e0 93 60 03 	sts	0x0360, r30	; 0x800360 <__flp>
    116e:	3d c0       	rjmp	.+122    	; 0x11ea <free+0x10c>
    1170:	e9 01       	movw	r28, r18
    1172:	fb 83       	std	Y+3, r31	; 0x03
    1174:	ea 83       	std	Y+2, r30	; 0x02
    1176:	49 91       	ld	r20, Y+
    1178:	59 91       	ld	r21, Y+
    117a:	c4 0f       	add	r28, r20
    117c:	d5 1f       	adc	r29, r21
    117e:	ec 17       	cp	r30, r28
    1180:	fd 07       	cpc	r31, r29
    1182:	61 f4       	brne	.+24     	; 0x119c <free+0xbe>
    1184:	80 81       	ld	r24, Z
    1186:	91 81       	ldd	r25, Z+1	; 0x01
    1188:	84 0f       	add	r24, r20
    118a:	95 1f       	adc	r25, r21
    118c:	02 96       	adiw	r24, 0x02	; 2
    118e:	e9 01       	movw	r28, r18
    1190:	99 83       	std	Y+1, r25	; 0x01
    1192:	88 83       	st	Y, r24
    1194:	82 81       	ldd	r24, Z+2	; 0x02
    1196:	93 81       	ldd	r25, Z+3	; 0x03
    1198:	9b 83       	std	Y+3, r25	; 0x03
    119a:	8a 83       	std	Y+2, r24	; 0x02
    119c:	e0 e0       	ldi	r30, 0x00	; 0
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	12 96       	adiw	r26, 0x02	; 2
    11a2:	8d 91       	ld	r24, X+
    11a4:	9c 91       	ld	r25, X
    11a6:	13 97       	sbiw	r26, 0x03	; 3
    11a8:	00 97       	sbiw	r24, 0x00	; 0
    11aa:	19 f0       	breq	.+6      	; 0x11b2 <free+0xd4>
    11ac:	fd 01       	movw	r30, r26
    11ae:	dc 01       	movw	r26, r24
    11b0:	f7 cf       	rjmp	.-18     	; 0x11a0 <free+0xc2>
    11b2:	8d 91       	ld	r24, X+
    11b4:	9c 91       	ld	r25, X
    11b6:	11 97       	sbiw	r26, 0x01	; 1
    11b8:	9d 01       	movw	r18, r26
    11ba:	2e 5f       	subi	r18, 0xFE	; 254
    11bc:	3f 4f       	sbci	r19, 0xFF	; 255
    11be:	82 0f       	add	r24, r18
    11c0:	93 1f       	adc	r25, r19
    11c2:	20 91 5e 03 	lds	r18, 0x035E	; 0x80035e <__brkval>
    11c6:	30 91 5f 03 	lds	r19, 0x035F	; 0x80035f <__brkval+0x1>
    11ca:	28 17       	cp	r18, r24
    11cc:	39 07       	cpc	r19, r25
    11ce:	69 f4       	brne	.+26     	; 0x11ea <free+0x10c>
    11d0:	30 97       	sbiw	r30, 0x00	; 0
    11d2:	29 f4       	brne	.+10     	; 0x11de <free+0x100>
    11d4:	10 92 61 03 	sts	0x0361, r1	; 0x800361 <__flp+0x1>
    11d8:	10 92 60 03 	sts	0x0360, r1	; 0x800360 <__flp>
    11dc:	02 c0       	rjmp	.+4      	; 0x11e2 <free+0x104>
    11de:	13 82       	std	Z+3, r1	; 0x03
    11e0:	12 82       	std	Z+2, r1	; 0x02
    11e2:	b0 93 5f 03 	sts	0x035F, r27	; 0x80035f <__brkval+0x1>
    11e6:	a0 93 5e 03 	sts	0x035E, r26	; 0x80035e <__brkval>
    11ea:	df 91       	pop	r29
    11ec:	cf 91       	pop	r28
    11ee:	08 95       	ret

000011f0 <sprintf>:
    11f0:	0f 93       	push	r16
    11f2:	1f 93       	push	r17
    11f4:	cf 93       	push	r28
    11f6:	df 93       	push	r29
    11f8:	cd b7       	in	r28, 0x3d	; 61
    11fa:	de b7       	in	r29, 0x3e	; 62
    11fc:	2e 97       	sbiw	r28, 0x0e	; 14
    11fe:	0f b6       	in	r0, 0x3f	; 63
    1200:	f8 94       	cli
    1202:	de bf       	out	0x3e, r29	; 62
    1204:	0f be       	out	0x3f, r0	; 63
    1206:	cd bf       	out	0x3d, r28	; 61
    1208:	0d 89       	ldd	r16, Y+21	; 0x15
    120a:	1e 89       	ldd	r17, Y+22	; 0x16
    120c:	86 e0       	ldi	r24, 0x06	; 6
    120e:	8c 83       	std	Y+4, r24	; 0x04
    1210:	1a 83       	std	Y+2, r17	; 0x02
    1212:	09 83       	std	Y+1, r16	; 0x01
    1214:	8f ef       	ldi	r24, 0xFF	; 255
    1216:	9f e7       	ldi	r25, 0x7F	; 127
    1218:	9e 83       	std	Y+6, r25	; 0x06
    121a:	8d 83       	std	Y+5, r24	; 0x05
    121c:	ae 01       	movw	r20, r28
    121e:	47 5e       	subi	r20, 0xE7	; 231
    1220:	5f 4f       	sbci	r21, 0xFF	; 255
    1222:	6f 89       	ldd	r22, Y+23	; 0x17
    1224:	78 8d       	ldd	r23, Y+24	; 0x18
    1226:	ce 01       	movw	r24, r28
    1228:	01 96       	adiw	r24, 0x01	; 1
    122a:	10 d0       	rcall	.+32     	; 0x124c <vfprintf>
    122c:	ef 81       	ldd	r30, Y+7	; 0x07
    122e:	f8 85       	ldd	r31, Y+8	; 0x08
    1230:	e0 0f       	add	r30, r16
    1232:	f1 1f       	adc	r31, r17
    1234:	10 82       	st	Z, r1
    1236:	2e 96       	adiw	r28, 0x0e	; 14
    1238:	0f b6       	in	r0, 0x3f	; 63
    123a:	f8 94       	cli
    123c:	de bf       	out	0x3e, r29	; 62
    123e:	0f be       	out	0x3f, r0	; 63
    1240:	cd bf       	out	0x3d, r28	; 61
    1242:	df 91       	pop	r29
    1244:	cf 91       	pop	r28
    1246:	1f 91       	pop	r17
    1248:	0f 91       	pop	r16
    124a:	08 95       	ret

0000124c <vfprintf>:
    124c:	2f 92       	push	r2
    124e:	3f 92       	push	r3
    1250:	4f 92       	push	r4
    1252:	5f 92       	push	r5
    1254:	6f 92       	push	r6
    1256:	7f 92       	push	r7
    1258:	8f 92       	push	r8
    125a:	9f 92       	push	r9
    125c:	af 92       	push	r10
    125e:	bf 92       	push	r11
    1260:	cf 92       	push	r12
    1262:	df 92       	push	r13
    1264:	ef 92       	push	r14
    1266:	ff 92       	push	r15
    1268:	0f 93       	push	r16
    126a:	1f 93       	push	r17
    126c:	cf 93       	push	r28
    126e:	df 93       	push	r29
    1270:	cd b7       	in	r28, 0x3d	; 61
    1272:	de b7       	in	r29, 0x3e	; 62
    1274:	2b 97       	sbiw	r28, 0x0b	; 11
    1276:	0f b6       	in	r0, 0x3f	; 63
    1278:	f8 94       	cli
    127a:	de bf       	out	0x3e, r29	; 62
    127c:	0f be       	out	0x3f, r0	; 63
    127e:	cd bf       	out	0x3d, r28	; 61
    1280:	6c 01       	movw	r12, r24
    1282:	7b 01       	movw	r14, r22
    1284:	8a 01       	movw	r16, r20
    1286:	fc 01       	movw	r30, r24
    1288:	17 82       	std	Z+7, r1	; 0x07
    128a:	16 82       	std	Z+6, r1	; 0x06
    128c:	83 81       	ldd	r24, Z+3	; 0x03
    128e:	81 ff       	sbrs	r24, 1
    1290:	bf c1       	rjmp	.+894    	; 0x1610 <vfprintf+0x3c4>
    1292:	ce 01       	movw	r24, r28
    1294:	01 96       	adiw	r24, 0x01	; 1
    1296:	3c 01       	movw	r6, r24
    1298:	f6 01       	movw	r30, r12
    129a:	93 81       	ldd	r25, Z+3	; 0x03
    129c:	f7 01       	movw	r30, r14
    129e:	93 fd       	sbrc	r25, 3
    12a0:	85 91       	lpm	r24, Z+
    12a2:	93 ff       	sbrs	r25, 3
    12a4:	81 91       	ld	r24, Z+
    12a6:	7f 01       	movw	r14, r30
    12a8:	88 23       	and	r24, r24
    12aa:	09 f4       	brne	.+2      	; 0x12ae <vfprintf+0x62>
    12ac:	ad c1       	rjmp	.+858    	; 0x1608 <vfprintf+0x3bc>
    12ae:	85 32       	cpi	r24, 0x25	; 37
    12b0:	39 f4       	brne	.+14     	; 0x12c0 <vfprintf+0x74>
    12b2:	93 fd       	sbrc	r25, 3
    12b4:	85 91       	lpm	r24, Z+
    12b6:	93 ff       	sbrs	r25, 3
    12b8:	81 91       	ld	r24, Z+
    12ba:	7f 01       	movw	r14, r30
    12bc:	85 32       	cpi	r24, 0x25	; 37
    12be:	21 f4       	brne	.+8      	; 0x12c8 <vfprintf+0x7c>
    12c0:	b6 01       	movw	r22, r12
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	d6 d1       	rcall	.+940    	; 0x1672 <fputc>
    12c6:	e8 cf       	rjmp	.-48     	; 0x1298 <vfprintf+0x4c>
    12c8:	91 2c       	mov	r9, r1
    12ca:	21 2c       	mov	r2, r1
    12cc:	31 2c       	mov	r3, r1
    12ce:	ff e1       	ldi	r31, 0x1F	; 31
    12d0:	f3 15       	cp	r31, r3
    12d2:	d8 f0       	brcs	.+54     	; 0x130a <vfprintf+0xbe>
    12d4:	8b 32       	cpi	r24, 0x2B	; 43
    12d6:	79 f0       	breq	.+30     	; 0x12f6 <vfprintf+0xaa>
    12d8:	38 f4       	brcc	.+14     	; 0x12e8 <vfprintf+0x9c>
    12da:	80 32       	cpi	r24, 0x20	; 32
    12dc:	79 f0       	breq	.+30     	; 0x12fc <vfprintf+0xb0>
    12de:	83 32       	cpi	r24, 0x23	; 35
    12e0:	a1 f4       	brne	.+40     	; 0x130a <vfprintf+0xbe>
    12e2:	23 2d       	mov	r18, r3
    12e4:	20 61       	ori	r18, 0x10	; 16
    12e6:	1d c0       	rjmp	.+58     	; 0x1322 <vfprintf+0xd6>
    12e8:	8d 32       	cpi	r24, 0x2D	; 45
    12ea:	61 f0       	breq	.+24     	; 0x1304 <vfprintf+0xb8>
    12ec:	80 33       	cpi	r24, 0x30	; 48
    12ee:	69 f4       	brne	.+26     	; 0x130a <vfprintf+0xbe>
    12f0:	23 2d       	mov	r18, r3
    12f2:	21 60       	ori	r18, 0x01	; 1
    12f4:	16 c0       	rjmp	.+44     	; 0x1322 <vfprintf+0xd6>
    12f6:	83 2d       	mov	r24, r3
    12f8:	82 60       	ori	r24, 0x02	; 2
    12fa:	38 2e       	mov	r3, r24
    12fc:	e3 2d       	mov	r30, r3
    12fe:	e4 60       	ori	r30, 0x04	; 4
    1300:	3e 2e       	mov	r3, r30
    1302:	2a c0       	rjmp	.+84     	; 0x1358 <vfprintf+0x10c>
    1304:	f3 2d       	mov	r31, r3
    1306:	f8 60       	ori	r31, 0x08	; 8
    1308:	1d c0       	rjmp	.+58     	; 0x1344 <vfprintf+0xf8>
    130a:	37 fc       	sbrc	r3, 7
    130c:	2d c0       	rjmp	.+90     	; 0x1368 <vfprintf+0x11c>
    130e:	20 ed       	ldi	r18, 0xD0	; 208
    1310:	28 0f       	add	r18, r24
    1312:	2a 30       	cpi	r18, 0x0A	; 10
    1314:	40 f0       	brcs	.+16     	; 0x1326 <vfprintf+0xda>
    1316:	8e 32       	cpi	r24, 0x2E	; 46
    1318:	b9 f4       	brne	.+46     	; 0x1348 <vfprintf+0xfc>
    131a:	36 fc       	sbrc	r3, 6
    131c:	75 c1       	rjmp	.+746    	; 0x1608 <vfprintf+0x3bc>
    131e:	23 2d       	mov	r18, r3
    1320:	20 64       	ori	r18, 0x40	; 64
    1322:	32 2e       	mov	r3, r18
    1324:	19 c0       	rjmp	.+50     	; 0x1358 <vfprintf+0x10c>
    1326:	36 fe       	sbrs	r3, 6
    1328:	06 c0       	rjmp	.+12     	; 0x1336 <vfprintf+0xea>
    132a:	8a e0       	ldi	r24, 0x0A	; 10
    132c:	98 9e       	mul	r9, r24
    132e:	20 0d       	add	r18, r0
    1330:	11 24       	eor	r1, r1
    1332:	92 2e       	mov	r9, r18
    1334:	11 c0       	rjmp	.+34     	; 0x1358 <vfprintf+0x10c>
    1336:	ea e0       	ldi	r30, 0x0A	; 10
    1338:	2e 9e       	mul	r2, r30
    133a:	20 0d       	add	r18, r0
    133c:	11 24       	eor	r1, r1
    133e:	22 2e       	mov	r2, r18
    1340:	f3 2d       	mov	r31, r3
    1342:	f0 62       	ori	r31, 0x20	; 32
    1344:	3f 2e       	mov	r3, r31
    1346:	08 c0       	rjmp	.+16     	; 0x1358 <vfprintf+0x10c>
    1348:	8c 36       	cpi	r24, 0x6C	; 108
    134a:	21 f4       	brne	.+8      	; 0x1354 <vfprintf+0x108>
    134c:	83 2d       	mov	r24, r3
    134e:	80 68       	ori	r24, 0x80	; 128
    1350:	38 2e       	mov	r3, r24
    1352:	02 c0       	rjmp	.+4      	; 0x1358 <vfprintf+0x10c>
    1354:	88 36       	cpi	r24, 0x68	; 104
    1356:	41 f4       	brne	.+16     	; 0x1368 <vfprintf+0x11c>
    1358:	f7 01       	movw	r30, r14
    135a:	93 fd       	sbrc	r25, 3
    135c:	85 91       	lpm	r24, Z+
    135e:	93 ff       	sbrs	r25, 3
    1360:	81 91       	ld	r24, Z+
    1362:	7f 01       	movw	r14, r30
    1364:	81 11       	cpse	r24, r1
    1366:	b3 cf       	rjmp	.-154    	; 0x12ce <vfprintf+0x82>
    1368:	98 2f       	mov	r25, r24
    136a:	9f 7d       	andi	r25, 0xDF	; 223
    136c:	95 54       	subi	r25, 0x45	; 69
    136e:	93 30       	cpi	r25, 0x03	; 3
    1370:	28 f4       	brcc	.+10     	; 0x137c <vfprintf+0x130>
    1372:	0c 5f       	subi	r16, 0xFC	; 252
    1374:	1f 4f       	sbci	r17, 0xFF	; 255
    1376:	9f e3       	ldi	r25, 0x3F	; 63
    1378:	99 83       	std	Y+1, r25	; 0x01
    137a:	0d c0       	rjmp	.+26     	; 0x1396 <vfprintf+0x14a>
    137c:	83 36       	cpi	r24, 0x63	; 99
    137e:	31 f0       	breq	.+12     	; 0x138c <vfprintf+0x140>
    1380:	83 37       	cpi	r24, 0x73	; 115
    1382:	71 f0       	breq	.+28     	; 0x13a0 <vfprintf+0x154>
    1384:	83 35       	cpi	r24, 0x53	; 83
    1386:	09 f0       	breq	.+2      	; 0x138a <vfprintf+0x13e>
    1388:	55 c0       	rjmp	.+170    	; 0x1434 <vfprintf+0x1e8>
    138a:	20 c0       	rjmp	.+64     	; 0x13cc <vfprintf+0x180>
    138c:	f8 01       	movw	r30, r16
    138e:	80 81       	ld	r24, Z
    1390:	89 83       	std	Y+1, r24	; 0x01
    1392:	0e 5f       	subi	r16, 0xFE	; 254
    1394:	1f 4f       	sbci	r17, 0xFF	; 255
    1396:	88 24       	eor	r8, r8
    1398:	83 94       	inc	r8
    139a:	91 2c       	mov	r9, r1
    139c:	53 01       	movw	r10, r6
    139e:	12 c0       	rjmp	.+36     	; 0x13c4 <vfprintf+0x178>
    13a0:	28 01       	movw	r4, r16
    13a2:	f2 e0       	ldi	r31, 0x02	; 2
    13a4:	4f 0e       	add	r4, r31
    13a6:	51 1c       	adc	r5, r1
    13a8:	f8 01       	movw	r30, r16
    13aa:	a0 80       	ld	r10, Z
    13ac:	b1 80       	ldd	r11, Z+1	; 0x01
    13ae:	36 fe       	sbrs	r3, 6
    13b0:	03 c0       	rjmp	.+6      	; 0x13b8 <vfprintf+0x16c>
    13b2:	69 2d       	mov	r22, r9
    13b4:	70 e0       	ldi	r23, 0x00	; 0
    13b6:	02 c0       	rjmp	.+4      	; 0x13bc <vfprintf+0x170>
    13b8:	6f ef       	ldi	r22, 0xFF	; 255
    13ba:	7f ef       	ldi	r23, 0xFF	; 255
    13bc:	c5 01       	movw	r24, r10
    13be:	4e d1       	rcall	.+668    	; 0x165c <strnlen>
    13c0:	4c 01       	movw	r8, r24
    13c2:	82 01       	movw	r16, r4
    13c4:	f3 2d       	mov	r31, r3
    13c6:	ff 77       	andi	r31, 0x7F	; 127
    13c8:	3f 2e       	mov	r3, r31
    13ca:	15 c0       	rjmp	.+42     	; 0x13f6 <vfprintf+0x1aa>
    13cc:	28 01       	movw	r4, r16
    13ce:	22 e0       	ldi	r18, 0x02	; 2
    13d0:	42 0e       	add	r4, r18
    13d2:	51 1c       	adc	r5, r1
    13d4:	f8 01       	movw	r30, r16
    13d6:	a0 80       	ld	r10, Z
    13d8:	b1 80       	ldd	r11, Z+1	; 0x01
    13da:	36 fe       	sbrs	r3, 6
    13dc:	03 c0       	rjmp	.+6      	; 0x13e4 <vfprintf+0x198>
    13de:	69 2d       	mov	r22, r9
    13e0:	70 e0       	ldi	r23, 0x00	; 0
    13e2:	02 c0       	rjmp	.+4      	; 0x13e8 <vfprintf+0x19c>
    13e4:	6f ef       	ldi	r22, 0xFF	; 255
    13e6:	7f ef       	ldi	r23, 0xFF	; 255
    13e8:	c5 01       	movw	r24, r10
    13ea:	2d d1       	rcall	.+602    	; 0x1646 <strnlen_P>
    13ec:	4c 01       	movw	r8, r24
    13ee:	f3 2d       	mov	r31, r3
    13f0:	f0 68       	ori	r31, 0x80	; 128
    13f2:	3f 2e       	mov	r3, r31
    13f4:	82 01       	movw	r16, r4
    13f6:	33 fc       	sbrc	r3, 3
    13f8:	19 c0       	rjmp	.+50     	; 0x142c <vfprintf+0x1e0>
    13fa:	82 2d       	mov	r24, r2
    13fc:	90 e0       	ldi	r25, 0x00	; 0
    13fe:	88 16       	cp	r8, r24
    1400:	99 06       	cpc	r9, r25
    1402:	a0 f4       	brcc	.+40     	; 0x142c <vfprintf+0x1e0>
    1404:	b6 01       	movw	r22, r12
    1406:	80 e2       	ldi	r24, 0x20	; 32
    1408:	90 e0       	ldi	r25, 0x00	; 0
    140a:	33 d1       	rcall	.+614    	; 0x1672 <fputc>
    140c:	2a 94       	dec	r2
    140e:	f5 cf       	rjmp	.-22     	; 0x13fa <vfprintf+0x1ae>
    1410:	f5 01       	movw	r30, r10
    1412:	37 fc       	sbrc	r3, 7
    1414:	85 91       	lpm	r24, Z+
    1416:	37 fe       	sbrs	r3, 7
    1418:	81 91       	ld	r24, Z+
    141a:	5f 01       	movw	r10, r30
    141c:	b6 01       	movw	r22, r12
    141e:	90 e0       	ldi	r25, 0x00	; 0
    1420:	28 d1       	rcall	.+592    	; 0x1672 <fputc>
    1422:	21 10       	cpse	r2, r1
    1424:	2a 94       	dec	r2
    1426:	21 e0       	ldi	r18, 0x01	; 1
    1428:	82 1a       	sub	r8, r18
    142a:	91 08       	sbc	r9, r1
    142c:	81 14       	cp	r8, r1
    142e:	91 04       	cpc	r9, r1
    1430:	79 f7       	brne	.-34     	; 0x1410 <vfprintf+0x1c4>
    1432:	e1 c0       	rjmp	.+450    	; 0x15f6 <vfprintf+0x3aa>
    1434:	84 36       	cpi	r24, 0x64	; 100
    1436:	11 f0       	breq	.+4      	; 0x143c <vfprintf+0x1f0>
    1438:	89 36       	cpi	r24, 0x69	; 105
    143a:	39 f5       	brne	.+78     	; 0x148a <vfprintf+0x23e>
    143c:	f8 01       	movw	r30, r16
    143e:	37 fe       	sbrs	r3, 7
    1440:	07 c0       	rjmp	.+14     	; 0x1450 <vfprintf+0x204>
    1442:	60 81       	ld	r22, Z
    1444:	71 81       	ldd	r23, Z+1	; 0x01
    1446:	82 81       	ldd	r24, Z+2	; 0x02
    1448:	93 81       	ldd	r25, Z+3	; 0x03
    144a:	0c 5f       	subi	r16, 0xFC	; 252
    144c:	1f 4f       	sbci	r17, 0xFF	; 255
    144e:	08 c0       	rjmp	.+16     	; 0x1460 <vfprintf+0x214>
    1450:	60 81       	ld	r22, Z
    1452:	71 81       	ldd	r23, Z+1	; 0x01
    1454:	07 2e       	mov	r0, r23
    1456:	00 0c       	add	r0, r0
    1458:	88 0b       	sbc	r24, r24
    145a:	99 0b       	sbc	r25, r25
    145c:	0e 5f       	subi	r16, 0xFE	; 254
    145e:	1f 4f       	sbci	r17, 0xFF	; 255
    1460:	f3 2d       	mov	r31, r3
    1462:	ff 76       	andi	r31, 0x6F	; 111
    1464:	3f 2e       	mov	r3, r31
    1466:	97 ff       	sbrs	r25, 7
    1468:	09 c0       	rjmp	.+18     	; 0x147c <vfprintf+0x230>
    146a:	90 95       	com	r25
    146c:	80 95       	com	r24
    146e:	70 95       	com	r23
    1470:	61 95       	neg	r22
    1472:	7f 4f       	sbci	r23, 0xFF	; 255
    1474:	8f 4f       	sbci	r24, 0xFF	; 255
    1476:	9f 4f       	sbci	r25, 0xFF	; 255
    1478:	f0 68       	ori	r31, 0x80	; 128
    147a:	3f 2e       	mov	r3, r31
    147c:	2a e0       	ldi	r18, 0x0A	; 10
    147e:	30 e0       	ldi	r19, 0x00	; 0
    1480:	a3 01       	movw	r20, r6
    1482:	33 d1       	rcall	.+614    	; 0x16ea <__ultoa_invert>
    1484:	88 2e       	mov	r8, r24
    1486:	86 18       	sub	r8, r6
    1488:	44 c0       	rjmp	.+136    	; 0x1512 <vfprintf+0x2c6>
    148a:	85 37       	cpi	r24, 0x75	; 117
    148c:	31 f4       	brne	.+12     	; 0x149a <vfprintf+0x24e>
    148e:	23 2d       	mov	r18, r3
    1490:	2f 7e       	andi	r18, 0xEF	; 239
    1492:	b2 2e       	mov	r11, r18
    1494:	2a e0       	ldi	r18, 0x0A	; 10
    1496:	30 e0       	ldi	r19, 0x00	; 0
    1498:	25 c0       	rjmp	.+74     	; 0x14e4 <vfprintf+0x298>
    149a:	93 2d       	mov	r25, r3
    149c:	99 7f       	andi	r25, 0xF9	; 249
    149e:	b9 2e       	mov	r11, r25
    14a0:	8f 36       	cpi	r24, 0x6F	; 111
    14a2:	c1 f0       	breq	.+48     	; 0x14d4 <vfprintf+0x288>
    14a4:	18 f4       	brcc	.+6      	; 0x14ac <vfprintf+0x260>
    14a6:	88 35       	cpi	r24, 0x58	; 88
    14a8:	79 f0       	breq	.+30     	; 0x14c8 <vfprintf+0x27c>
    14aa:	ae c0       	rjmp	.+348    	; 0x1608 <vfprintf+0x3bc>
    14ac:	80 37       	cpi	r24, 0x70	; 112
    14ae:	19 f0       	breq	.+6      	; 0x14b6 <vfprintf+0x26a>
    14b0:	88 37       	cpi	r24, 0x78	; 120
    14b2:	21 f0       	breq	.+8      	; 0x14bc <vfprintf+0x270>
    14b4:	a9 c0       	rjmp	.+338    	; 0x1608 <vfprintf+0x3bc>
    14b6:	e9 2f       	mov	r30, r25
    14b8:	e0 61       	ori	r30, 0x10	; 16
    14ba:	be 2e       	mov	r11, r30
    14bc:	b4 fe       	sbrs	r11, 4
    14be:	0d c0       	rjmp	.+26     	; 0x14da <vfprintf+0x28e>
    14c0:	fb 2d       	mov	r31, r11
    14c2:	f4 60       	ori	r31, 0x04	; 4
    14c4:	bf 2e       	mov	r11, r31
    14c6:	09 c0       	rjmp	.+18     	; 0x14da <vfprintf+0x28e>
    14c8:	34 fe       	sbrs	r3, 4
    14ca:	0a c0       	rjmp	.+20     	; 0x14e0 <vfprintf+0x294>
    14cc:	29 2f       	mov	r18, r25
    14ce:	26 60       	ori	r18, 0x06	; 6
    14d0:	b2 2e       	mov	r11, r18
    14d2:	06 c0       	rjmp	.+12     	; 0x14e0 <vfprintf+0x294>
    14d4:	28 e0       	ldi	r18, 0x08	; 8
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	05 c0       	rjmp	.+10     	; 0x14e4 <vfprintf+0x298>
    14da:	20 e1       	ldi	r18, 0x10	; 16
    14dc:	30 e0       	ldi	r19, 0x00	; 0
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <vfprintf+0x298>
    14e0:	20 e1       	ldi	r18, 0x10	; 16
    14e2:	32 e0       	ldi	r19, 0x02	; 2
    14e4:	f8 01       	movw	r30, r16
    14e6:	b7 fe       	sbrs	r11, 7
    14e8:	07 c0       	rjmp	.+14     	; 0x14f8 <vfprintf+0x2ac>
    14ea:	60 81       	ld	r22, Z
    14ec:	71 81       	ldd	r23, Z+1	; 0x01
    14ee:	82 81       	ldd	r24, Z+2	; 0x02
    14f0:	93 81       	ldd	r25, Z+3	; 0x03
    14f2:	0c 5f       	subi	r16, 0xFC	; 252
    14f4:	1f 4f       	sbci	r17, 0xFF	; 255
    14f6:	06 c0       	rjmp	.+12     	; 0x1504 <vfprintf+0x2b8>
    14f8:	60 81       	ld	r22, Z
    14fa:	71 81       	ldd	r23, Z+1	; 0x01
    14fc:	80 e0       	ldi	r24, 0x00	; 0
    14fe:	90 e0       	ldi	r25, 0x00	; 0
    1500:	0e 5f       	subi	r16, 0xFE	; 254
    1502:	1f 4f       	sbci	r17, 0xFF	; 255
    1504:	a3 01       	movw	r20, r6
    1506:	f1 d0       	rcall	.+482    	; 0x16ea <__ultoa_invert>
    1508:	88 2e       	mov	r8, r24
    150a:	86 18       	sub	r8, r6
    150c:	fb 2d       	mov	r31, r11
    150e:	ff 77       	andi	r31, 0x7F	; 127
    1510:	3f 2e       	mov	r3, r31
    1512:	36 fe       	sbrs	r3, 6
    1514:	0d c0       	rjmp	.+26     	; 0x1530 <vfprintf+0x2e4>
    1516:	23 2d       	mov	r18, r3
    1518:	2e 7f       	andi	r18, 0xFE	; 254
    151a:	a2 2e       	mov	r10, r18
    151c:	89 14       	cp	r8, r9
    151e:	58 f4       	brcc	.+22     	; 0x1536 <vfprintf+0x2ea>
    1520:	34 fe       	sbrs	r3, 4
    1522:	0b c0       	rjmp	.+22     	; 0x153a <vfprintf+0x2ee>
    1524:	32 fc       	sbrc	r3, 2
    1526:	09 c0       	rjmp	.+18     	; 0x153a <vfprintf+0x2ee>
    1528:	83 2d       	mov	r24, r3
    152a:	8e 7e       	andi	r24, 0xEE	; 238
    152c:	a8 2e       	mov	r10, r24
    152e:	05 c0       	rjmp	.+10     	; 0x153a <vfprintf+0x2ee>
    1530:	b8 2c       	mov	r11, r8
    1532:	a3 2c       	mov	r10, r3
    1534:	03 c0       	rjmp	.+6      	; 0x153c <vfprintf+0x2f0>
    1536:	b8 2c       	mov	r11, r8
    1538:	01 c0       	rjmp	.+2      	; 0x153c <vfprintf+0x2f0>
    153a:	b9 2c       	mov	r11, r9
    153c:	a4 fe       	sbrs	r10, 4
    153e:	0f c0       	rjmp	.+30     	; 0x155e <vfprintf+0x312>
    1540:	fe 01       	movw	r30, r28
    1542:	e8 0d       	add	r30, r8
    1544:	f1 1d       	adc	r31, r1
    1546:	80 81       	ld	r24, Z
    1548:	80 33       	cpi	r24, 0x30	; 48
    154a:	21 f4       	brne	.+8      	; 0x1554 <vfprintf+0x308>
    154c:	9a 2d       	mov	r25, r10
    154e:	99 7e       	andi	r25, 0xE9	; 233
    1550:	a9 2e       	mov	r10, r25
    1552:	09 c0       	rjmp	.+18     	; 0x1566 <vfprintf+0x31a>
    1554:	a2 fe       	sbrs	r10, 2
    1556:	06 c0       	rjmp	.+12     	; 0x1564 <vfprintf+0x318>
    1558:	b3 94       	inc	r11
    155a:	b3 94       	inc	r11
    155c:	04 c0       	rjmp	.+8      	; 0x1566 <vfprintf+0x31a>
    155e:	8a 2d       	mov	r24, r10
    1560:	86 78       	andi	r24, 0x86	; 134
    1562:	09 f0       	breq	.+2      	; 0x1566 <vfprintf+0x31a>
    1564:	b3 94       	inc	r11
    1566:	a3 fc       	sbrc	r10, 3
    1568:	10 c0       	rjmp	.+32     	; 0x158a <vfprintf+0x33e>
    156a:	a0 fe       	sbrs	r10, 0
    156c:	06 c0       	rjmp	.+12     	; 0x157a <vfprintf+0x32e>
    156e:	b2 14       	cp	r11, r2
    1570:	80 f4       	brcc	.+32     	; 0x1592 <vfprintf+0x346>
    1572:	28 0c       	add	r2, r8
    1574:	92 2c       	mov	r9, r2
    1576:	9b 18       	sub	r9, r11
    1578:	0d c0       	rjmp	.+26     	; 0x1594 <vfprintf+0x348>
    157a:	b2 14       	cp	r11, r2
    157c:	58 f4       	brcc	.+22     	; 0x1594 <vfprintf+0x348>
    157e:	b6 01       	movw	r22, r12
    1580:	80 e2       	ldi	r24, 0x20	; 32
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	76 d0       	rcall	.+236    	; 0x1672 <fputc>
    1586:	b3 94       	inc	r11
    1588:	f8 cf       	rjmp	.-16     	; 0x157a <vfprintf+0x32e>
    158a:	b2 14       	cp	r11, r2
    158c:	18 f4       	brcc	.+6      	; 0x1594 <vfprintf+0x348>
    158e:	2b 18       	sub	r2, r11
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <vfprintf+0x34a>
    1592:	98 2c       	mov	r9, r8
    1594:	21 2c       	mov	r2, r1
    1596:	a4 fe       	sbrs	r10, 4
    1598:	0f c0       	rjmp	.+30     	; 0x15b8 <vfprintf+0x36c>
    159a:	b6 01       	movw	r22, r12
    159c:	80 e3       	ldi	r24, 0x30	; 48
    159e:	90 e0       	ldi	r25, 0x00	; 0
    15a0:	68 d0       	rcall	.+208    	; 0x1672 <fputc>
    15a2:	a2 fe       	sbrs	r10, 2
    15a4:	16 c0       	rjmp	.+44     	; 0x15d2 <vfprintf+0x386>
    15a6:	a1 fc       	sbrc	r10, 1
    15a8:	03 c0       	rjmp	.+6      	; 0x15b0 <vfprintf+0x364>
    15aa:	88 e7       	ldi	r24, 0x78	; 120
    15ac:	90 e0       	ldi	r25, 0x00	; 0
    15ae:	02 c0       	rjmp	.+4      	; 0x15b4 <vfprintf+0x368>
    15b0:	88 e5       	ldi	r24, 0x58	; 88
    15b2:	90 e0       	ldi	r25, 0x00	; 0
    15b4:	b6 01       	movw	r22, r12
    15b6:	0c c0       	rjmp	.+24     	; 0x15d0 <vfprintf+0x384>
    15b8:	8a 2d       	mov	r24, r10
    15ba:	86 78       	andi	r24, 0x86	; 134
    15bc:	51 f0       	breq	.+20     	; 0x15d2 <vfprintf+0x386>
    15be:	a1 fe       	sbrs	r10, 1
    15c0:	02 c0       	rjmp	.+4      	; 0x15c6 <vfprintf+0x37a>
    15c2:	8b e2       	ldi	r24, 0x2B	; 43
    15c4:	01 c0       	rjmp	.+2      	; 0x15c8 <vfprintf+0x37c>
    15c6:	80 e2       	ldi	r24, 0x20	; 32
    15c8:	a7 fc       	sbrc	r10, 7
    15ca:	8d e2       	ldi	r24, 0x2D	; 45
    15cc:	b6 01       	movw	r22, r12
    15ce:	90 e0       	ldi	r25, 0x00	; 0
    15d0:	50 d0       	rcall	.+160    	; 0x1672 <fputc>
    15d2:	89 14       	cp	r8, r9
    15d4:	30 f4       	brcc	.+12     	; 0x15e2 <vfprintf+0x396>
    15d6:	b6 01       	movw	r22, r12
    15d8:	80 e3       	ldi	r24, 0x30	; 48
    15da:	90 e0       	ldi	r25, 0x00	; 0
    15dc:	4a d0       	rcall	.+148    	; 0x1672 <fputc>
    15de:	9a 94       	dec	r9
    15e0:	f8 cf       	rjmp	.-16     	; 0x15d2 <vfprintf+0x386>
    15e2:	8a 94       	dec	r8
    15e4:	f3 01       	movw	r30, r6
    15e6:	e8 0d       	add	r30, r8
    15e8:	f1 1d       	adc	r31, r1
    15ea:	80 81       	ld	r24, Z
    15ec:	b6 01       	movw	r22, r12
    15ee:	90 e0       	ldi	r25, 0x00	; 0
    15f0:	40 d0       	rcall	.+128    	; 0x1672 <fputc>
    15f2:	81 10       	cpse	r8, r1
    15f4:	f6 cf       	rjmp	.-20     	; 0x15e2 <vfprintf+0x396>
    15f6:	22 20       	and	r2, r2
    15f8:	09 f4       	brne	.+2      	; 0x15fc <vfprintf+0x3b0>
    15fa:	4e ce       	rjmp	.-868    	; 0x1298 <vfprintf+0x4c>
    15fc:	b6 01       	movw	r22, r12
    15fe:	80 e2       	ldi	r24, 0x20	; 32
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	37 d0       	rcall	.+110    	; 0x1672 <fputc>
    1604:	2a 94       	dec	r2
    1606:	f7 cf       	rjmp	.-18     	; 0x15f6 <vfprintf+0x3aa>
    1608:	f6 01       	movw	r30, r12
    160a:	86 81       	ldd	r24, Z+6	; 0x06
    160c:	97 81       	ldd	r25, Z+7	; 0x07
    160e:	02 c0       	rjmp	.+4      	; 0x1614 <vfprintf+0x3c8>
    1610:	8f ef       	ldi	r24, 0xFF	; 255
    1612:	9f ef       	ldi	r25, 0xFF	; 255
    1614:	2b 96       	adiw	r28, 0x0b	; 11
    1616:	0f b6       	in	r0, 0x3f	; 63
    1618:	f8 94       	cli
    161a:	de bf       	out	0x3e, r29	; 62
    161c:	0f be       	out	0x3f, r0	; 63
    161e:	cd bf       	out	0x3d, r28	; 61
    1620:	df 91       	pop	r29
    1622:	cf 91       	pop	r28
    1624:	1f 91       	pop	r17
    1626:	0f 91       	pop	r16
    1628:	ff 90       	pop	r15
    162a:	ef 90       	pop	r14
    162c:	df 90       	pop	r13
    162e:	cf 90       	pop	r12
    1630:	bf 90       	pop	r11
    1632:	af 90       	pop	r10
    1634:	9f 90       	pop	r9
    1636:	8f 90       	pop	r8
    1638:	7f 90       	pop	r7
    163a:	6f 90       	pop	r6
    163c:	5f 90       	pop	r5
    163e:	4f 90       	pop	r4
    1640:	3f 90       	pop	r3
    1642:	2f 90       	pop	r2
    1644:	08 95       	ret

00001646 <strnlen_P>:
    1646:	fc 01       	movw	r30, r24
    1648:	05 90       	lpm	r0, Z+
    164a:	61 50       	subi	r22, 0x01	; 1
    164c:	70 40       	sbci	r23, 0x00	; 0
    164e:	01 10       	cpse	r0, r1
    1650:	d8 f7       	brcc	.-10     	; 0x1648 <strnlen_P+0x2>
    1652:	80 95       	com	r24
    1654:	90 95       	com	r25
    1656:	8e 0f       	add	r24, r30
    1658:	9f 1f       	adc	r25, r31
    165a:	08 95       	ret

0000165c <strnlen>:
    165c:	fc 01       	movw	r30, r24
    165e:	61 50       	subi	r22, 0x01	; 1
    1660:	70 40       	sbci	r23, 0x00	; 0
    1662:	01 90       	ld	r0, Z+
    1664:	01 10       	cpse	r0, r1
    1666:	d8 f7       	brcc	.-10     	; 0x165e <strnlen+0x2>
    1668:	80 95       	com	r24
    166a:	90 95       	com	r25
    166c:	8e 0f       	add	r24, r30
    166e:	9f 1f       	adc	r25, r31
    1670:	08 95       	ret

00001672 <fputc>:
    1672:	0f 93       	push	r16
    1674:	1f 93       	push	r17
    1676:	cf 93       	push	r28
    1678:	df 93       	push	r29
    167a:	fb 01       	movw	r30, r22
    167c:	23 81       	ldd	r18, Z+3	; 0x03
    167e:	21 fd       	sbrc	r18, 1
    1680:	03 c0       	rjmp	.+6      	; 0x1688 <fputc+0x16>
    1682:	8f ef       	ldi	r24, 0xFF	; 255
    1684:	9f ef       	ldi	r25, 0xFF	; 255
    1686:	2c c0       	rjmp	.+88     	; 0x16e0 <fputc+0x6e>
    1688:	22 ff       	sbrs	r18, 2
    168a:	16 c0       	rjmp	.+44     	; 0x16b8 <fputc+0x46>
    168c:	46 81       	ldd	r20, Z+6	; 0x06
    168e:	57 81       	ldd	r21, Z+7	; 0x07
    1690:	24 81       	ldd	r18, Z+4	; 0x04
    1692:	35 81       	ldd	r19, Z+5	; 0x05
    1694:	42 17       	cp	r20, r18
    1696:	53 07       	cpc	r21, r19
    1698:	44 f4       	brge	.+16     	; 0x16aa <fputc+0x38>
    169a:	a0 81       	ld	r26, Z
    169c:	b1 81       	ldd	r27, Z+1	; 0x01
    169e:	9d 01       	movw	r18, r26
    16a0:	2f 5f       	subi	r18, 0xFF	; 255
    16a2:	3f 4f       	sbci	r19, 0xFF	; 255
    16a4:	31 83       	std	Z+1, r19	; 0x01
    16a6:	20 83       	st	Z, r18
    16a8:	8c 93       	st	X, r24
    16aa:	26 81       	ldd	r18, Z+6	; 0x06
    16ac:	37 81       	ldd	r19, Z+7	; 0x07
    16ae:	2f 5f       	subi	r18, 0xFF	; 255
    16b0:	3f 4f       	sbci	r19, 0xFF	; 255
    16b2:	37 83       	std	Z+7, r19	; 0x07
    16b4:	26 83       	std	Z+6, r18	; 0x06
    16b6:	14 c0       	rjmp	.+40     	; 0x16e0 <fputc+0x6e>
    16b8:	8b 01       	movw	r16, r22
    16ba:	ec 01       	movw	r28, r24
    16bc:	fb 01       	movw	r30, r22
    16be:	00 84       	ldd	r0, Z+8	; 0x08
    16c0:	f1 85       	ldd	r31, Z+9	; 0x09
    16c2:	e0 2d       	mov	r30, r0
    16c4:	09 95       	icall
    16c6:	89 2b       	or	r24, r25
    16c8:	e1 f6       	brne	.-72     	; 0x1682 <fputc+0x10>
    16ca:	d8 01       	movw	r26, r16
    16cc:	16 96       	adiw	r26, 0x06	; 6
    16ce:	8d 91       	ld	r24, X+
    16d0:	9c 91       	ld	r25, X
    16d2:	17 97       	sbiw	r26, 0x07	; 7
    16d4:	01 96       	adiw	r24, 0x01	; 1
    16d6:	17 96       	adiw	r26, 0x07	; 7
    16d8:	9c 93       	st	X, r25
    16da:	8e 93       	st	-X, r24
    16dc:	16 97       	sbiw	r26, 0x06	; 6
    16de:	ce 01       	movw	r24, r28
    16e0:	df 91       	pop	r29
    16e2:	cf 91       	pop	r28
    16e4:	1f 91       	pop	r17
    16e6:	0f 91       	pop	r16
    16e8:	08 95       	ret

000016ea <__ultoa_invert>:
    16ea:	fa 01       	movw	r30, r20
    16ec:	aa 27       	eor	r26, r26
    16ee:	28 30       	cpi	r18, 0x08	; 8
    16f0:	51 f1       	breq	.+84     	; 0x1746 <__ultoa_invert+0x5c>
    16f2:	20 31       	cpi	r18, 0x10	; 16
    16f4:	81 f1       	breq	.+96     	; 0x1756 <__ultoa_invert+0x6c>
    16f6:	e8 94       	clt
    16f8:	6f 93       	push	r22
    16fa:	6e 7f       	andi	r22, 0xFE	; 254
    16fc:	6e 5f       	subi	r22, 0xFE	; 254
    16fe:	7f 4f       	sbci	r23, 0xFF	; 255
    1700:	8f 4f       	sbci	r24, 0xFF	; 255
    1702:	9f 4f       	sbci	r25, 0xFF	; 255
    1704:	af 4f       	sbci	r26, 0xFF	; 255
    1706:	b1 e0       	ldi	r27, 0x01	; 1
    1708:	3e d0       	rcall	.+124    	; 0x1786 <__ultoa_invert+0x9c>
    170a:	b4 e0       	ldi	r27, 0x04	; 4
    170c:	3c d0       	rcall	.+120    	; 0x1786 <__ultoa_invert+0x9c>
    170e:	67 0f       	add	r22, r23
    1710:	78 1f       	adc	r23, r24
    1712:	89 1f       	adc	r24, r25
    1714:	9a 1f       	adc	r25, r26
    1716:	a1 1d       	adc	r26, r1
    1718:	68 0f       	add	r22, r24
    171a:	79 1f       	adc	r23, r25
    171c:	8a 1f       	adc	r24, r26
    171e:	91 1d       	adc	r25, r1
    1720:	a1 1d       	adc	r26, r1
    1722:	6a 0f       	add	r22, r26
    1724:	71 1d       	adc	r23, r1
    1726:	81 1d       	adc	r24, r1
    1728:	91 1d       	adc	r25, r1
    172a:	a1 1d       	adc	r26, r1
    172c:	20 d0       	rcall	.+64     	; 0x176e <__ultoa_invert+0x84>
    172e:	09 f4       	brne	.+2      	; 0x1732 <__ultoa_invert+0x48>
    1730:	68 94       	set
    1732:	3f 91       	pop	r19
    1734:	2a e0       	ldi	r18, 0x0A	; 10
    1736:	26 9f       	mul	r18, r22
    1738:	11 24       	eor	r1, r1
    173a:	30 19       	sub	r19, r0
    173c:	30 5d       	subi	r19, 0xD0	; 208
    173e:	31 93       	st	Z+, r19
    1740:	de f6       	brtc	.-74     	; 0x16f8 <__ultoa_invert+0xe>
    1742:	cf 01       	movw	r24, r30
    1744:	08 95       	ret
    1746:	46 2f       	mov	r20, r22
    1748:	47 70       	andi	r20, 0x07	; 7
    174a:	40 5d       	subi	r20, 0xD0	; 208
    174c:	41 93       	st	Z+, r20
    174e:	b3 e0       	ldi	r27, 0x03	; 3
    1750:	0f d0       	rcall	.+30     	; 0x1770 <__ultoa_invert+0x86>
    1752:	c9 f7       	brne	.-14     	; 0x1746 <__ultoa_invert+0x5c>
    1754:	f6 cf       	rjmp	.-20     	; 0x1742 <__ultoa_invert+0x58>
    1756:	46 2f       	mov	r20, r22
    1758:	4f 70       	andi	r20, 0x0F	; 15
    175a:	40 5d       	subi	r20, 0xD0	; 208
    175c:	4a 33       	cpi	r20, 0x3A	; 58
    175e:	18 f0       	brcs	.+6      	; 0x1766 <__ultoa_invert+0x7c>
    1760:	49 5d       	subi	r20, 0xD9	; 217
    1762:	31 fd       	sbrc	r19, 1
    1764:	40 52       	subi	r20, 0x20	; 32
    1766:	41 93       	st	Z+, r20
    1768:	02 d0       	rcall	.+4      	; 0x176e <__ultoa_invert+0x84>
    176a:	a9 f7       	brne	.-22     	; 0x1756 <__ultoa_invert+0x6c>
    176c:	ea cf       	rjmp	.-44     	; 0x1742 <__ultoa_invert+0x58>
    176e:	b4 e0       	ldi	r27, 0x04	; 4
    1770:	a6 95       	lsr	r26
    1772:	97 95       	ror	r25
    1774:	87 95       	ror	r24
    1776:	77 95       	ror	r23
    1778:	67 95       	ror	r22
    177a:	ba 95       	dec	r27
    177c:	c9 f7       	brne	.-14     	; 0x1770 <__ultoa_invert+0x86>
    177e:	00 97       	sbiw	r24, 0x00	; 0
    1780:	61 05       	cpc	r22, r1
    1782:	71 05       	cpc	r23, r1
    1784:	08 95       	ret
    1786:	9b 01       	movw	r18, r22
    1788:	ac 01       	movw	r20, r24
    178a:	0a 2e       	mov	r0, r26
    178c:	06 94       	lsr	r0
    178e:	57 95       	ror	r21
    1790:	47 95       	ror	r20
    1792:	37 95       	ror	r19
    1794:	27 95       	ror	r18
    1796:	ba 95       	dec	r27
    1798:	c9 f7       	brne	.-14     	; 0x178c <__ultoa_invert+0xa2>
    179a:	62 0f       	add	r22, r18
    179c:	73 1f       	adc	r23, r19
    179e:	84 1f       	adc	r24, r20
    17a0:	95 1f       	adc	r25, r21
    17a2:	a0 1d       	adc	r26, r0
    17a4:	08 95       	ret

000017a6 <_exit>:
    17a6:	f8 94       	cli

000017a8 <__stop_program>:
    17a8:	ff cf       	rjmp	.-2      	; 0x17a8 <__stop_program>
