
*** Running vivado
    with args -log calculadora.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculadora.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source calculadora.tcl -notrace
Command: synth_design -top calculadora -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8280
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calculadora' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/calculadora.vhd:14]
INFO: [Synth 8-3491] module 'Mux_4_Disp_7S' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/Mux_4_Disp_7S.vhd:4' bound to instance 'mux4d7s' of component 'Mux_4_Disp_7S' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/calculadora.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Mux_4_Disp_7S' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/Mux_4_Disp_7S.vhd:14]
INFO: [Synth 8-3491] module 'mux4x1' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/mux4x1.vhd:4' bound to instance 'mux' of component 'mux4x1' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/Mux_4_Disp_7S.vhd:38]
INFO: [Synth 8-638] synthesizing module 'mux4x1' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/mux4x1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'mux4x1' (1#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/mux4x1.vhd:13]
INFO: [Synth 8-3491] module 'display7Segmentos_DP_C2' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd:4' bound to instance 'display' of component 'display7Segmentos_DP_C2' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/Mux_4_Disp_7S.vhd:39]
INFO: [Synth 8-638] synthesizing module 'display7Segmentos_DP_C2' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'display7Segmentos_DP_C2' (2#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/display7segmentos_DP_C2.vhd:9]
INFO: [Synth 8-3491] module 'logica_de_selecao' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/logica_de_selecao.vhd:4' bound to instance 'logica' of component 'logica_de_selecao' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/Mux_4_Disp_7S.vhd:40]
INFO: [Synth 8-638] synthesizing module 'logica_de_selecao' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/logica_de_selecao.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'logica_de_selecao' (3#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/logica_de_selecao.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'Mux_4_Disp_7S' (4#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/Mux_4_Disp_7S.vhd:14]
INFO: [Synth 8-3491] module 'somasub' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somasub.vhd:4' bound to instance 'somasub4bits' of component 'somasub' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/calculadora.vhd:52]
INFO: [Synth 8-638] synthesizing module 'somasub' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somasub.vhd:12]
INFO: [Synth 8-3491] module 'inversor' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/inversor.vhd:4' bound to instance 'inver' of component 'inversor' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somasub.vhd:37]
INFO: [Synth 8-638] synthesizing module 'inversor' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/inversor.vhd:9]
INFO: [Synth 8-256] done synthesizing module 'inversor' (5#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/inversor.vhd:9]
INFO: [Synth 8-3491] module 'mux2x1' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/mux2x1.vhd:4' bound to instance 'muxple' of component 'mux2x1' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somasub.vhd:38]
INFO: [Synth 8-638] synthesizing module 'mux2x1' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/mux2x1.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'mux2x1' (6#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/mux2x1.vhd:11]
INFO: [Synth 8-3491] module 'somador4' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador4.vhd:6' bound to instance 'soma' of component 'somador4' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somasub.vhd:39]
INFO: [Synth 8-638] synthesizing module 'somador4' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador4.vhd:14]
INFO: [Synth 8-3491] module 'somador' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador.vhd:4' bound to instance 'b0' of component 'somador' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador4.vhd:28]
INFO: [Synth 8-638] synthesizing module 'somador' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'somador' (7#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador.vhd:12]
INFO: [Synth 8-3491] module 'somador' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador.vhd:4' bound to instance 'b1' of component 'somador' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador4.vhd:29]
INFO: [Synth 8-3491] module 'somador' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador.vhd:4' bound to instance 'b2' of component 'somador' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador4.vhd:30]
INFO: [Synth 8-3491] module 'somador' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador.vhd:4' bound to instance 'b3' of component 'somador' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador4.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'somador4' (8#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somador4.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'somasub' (9#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/imports/new/somasub.vhd:12]
WARNING: [Synth 8-5640] Port 'reset' is missing in component declaration [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/calculadora.vhd:37]
INFO: [Synth 8-3491] module 'divisor_clock' declared at 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/divisor_clock.vhd:6' bound to instance 'div_clk' of component 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/calculadora.vhd:58]
INFO: [Synth 8-638] synthesizing module 'divisor_clock' [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'divisor_clock' (10#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/divisor_clock.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'calculadora' (11#1) [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/sources_1/new/calculadora.vhd:14]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 988.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.srcs/constrs_1/imports/PED1/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculadora_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculadora_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 4     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input    4 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     3|
|4     |LUT2   |     5|
|5     |LUT3   |     4|
|6     |LUT4   |     4|
|7     |LUT5   |     2|
|8     |LUT6   |    18|
|9     |FDRE   |    34|
|10    |IBUF   |    10|
|11    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 988.047 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 988.047 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 988.047 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 988.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 988.047 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Caetano/Desktop/PED1/Semana 12/Trabalho_5_Grupo_12/Trabalho_5_Grupo_12.runs/synth_1/calculadora.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculadora_utilization_synth.rpt -pb calculadora_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 11 00:15:24 2021...
