TimeQuest Timing Analyzer report for stopwatch
Mon Nov 06 15:47:21 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'freq_div:freq_div|clock_10Hz'
 12. Slow Model Setup: 'CLK_50MHz'
 13. Slow Model Setup: 'freq_div:freq_div|clock_1Khz_reg'
 14. Slow Model Setup: 'freq_div:freq_div|clock_1Mhz_reg'
 15. Slow Model Setup: 'freq_div:freq_div|clock_10Khz_reg'
 16. Slow Model Setup: 'freq_div:freq_div|clock_100hz_reg'
 17. Slow Model Setup: 'freq_div:freq_div|clock_100Khz_reg'
 18. Slow Model Setup: 'Start_Stop'
 19. Slow Model Hold: 'CLK_50MHz'
 20. Slow Model Hold: 'Start_Stop'
 21. Slow Model Hold: 'freq_div:freq_div|clock_100Khz_reg'
 22. Slow Model Hold: 'freq_div:freq_div|clock_100hz_reg'
 23. Slow Model Hold: 'freq_div:freq_div|clock_10Hz'
 24. Slow Model Hold: 'freq_div:freq_div|clock_10Khz_reg'
 25. Slow Model Hold: 'freq_div:freq_div|clock_1Khz_reg'
 26. Slow Model Hold: 'freq_div:freq_div|clock_1Mhz_reg'
 27. Slow Model Minimum Pulse Width: 'CLK_50MHz'
 28. Slow Model Minimum Pulse Width: 'Start_Stop'
 29. Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Hz'
 30. Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_100Khz_reg'
 31. Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_100hz_reg'
 32. Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Khz_reg'
 33. Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Khz_reg'
 34. Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Mhz_reg'
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Fast Model Setup Summary
 38. Fast Model Hold Summary
 39. Fast Model Recovery Summary
 40. Fast Model Removal Summary
 41. Fast Model Minimum Pulse Width Summary
 42. Fast Model Setup: 'freq_div:freq_div|clock_10Hz'
 43. Fast Model Setup: 'CLK_50MHz'
 44. Fast Model Setup: 'freq_div:freq_div|clock_1Khz_reg'
 45. Fast Model Setup: 'freq_div:freq_div|clock_1Mhz_reg'
 46. Fast Model Setup: 'freq_div:freq_div|clock_10Khz_reg'
 47. Fast Model Setup: 'freq_div:freq_div|clock_100hz_reg'
 48. Fast Model Setup: 'freq_div:freq_div|clock_100Khz_reg'
 49. Fast Model Setup: 'Start_Stop'
 50. Fast Model Hold: 'CLK_50MHz'
 51. Fast Model Hold: 'Start_Stop'
 52. Fast Model Hold: 'freq_div:freq_div|clock_100Khz_reg'
 53. Fast Model Hold: 'freq_div:freq_div|clock_100hz_reg'
 54. Fast Model Hold: 'freq_div:freq_div|clock_10Hz'
 55. Fast Model Hold: 'freq_div:freq_div|clock_10Khz_reg'
 56. Fast Model Hold: 'freq_div:freq_div|clock_1Khz_reg'
 57. Fast Model Hold: 'freq_div:freq_div|clock_1Mhz_reg'
 58. Fast Model Minimum Pulse Width: 'CLK_50MHz'
 59. Fast Model Minimum Pulse Width: 'Start_Stop'
 60. Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Hz'
 61. Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_100Khz_reg'
 62. Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_100hz_reg'
 63. Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Khz_reg'
 64. Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Khz_reg'
 65. Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Mhz_reg'
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Multicorner Timing Analysis Summary
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Setup Transfers
 72. Hold Transfers
 73. Report TCCS
 74. Report RSKM
 75. Unconstrained Paths
 76. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; stopwatch                                                         ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C70F896C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                 ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; Clock Name                         ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+
; CLK_50MHz                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_50MHz }                          ;
; freq_div:freq_div|clock_1Khz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:freq_div|clock_1Khz_reg }   ;
; freq_div:freq_div|clock_1Mhz_reg   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:freq_div|clock_1Mhz_reg }   ;
; freq_div:freq_div|clock_10Hz       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:freq_div|clock_10Hz }       ;
; freq_div:freq_div|clock_10Khz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:freq_div|clock_10Khz_reg }  ;
; freq_div:freq_div|clock_100hz_reg  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:freq_div|clock_100hz_reg }  ;
; freq_div:freq_div|clock_100Khz_reg ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { freq_div:freq_div|clock_100Khz_reg } ;
; Start_Stop                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Start_Stop }                         ;
+------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                            ;
+-------------+-----------------+------------------------------------+---------------------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                         ; Note                                                          ;
+-------------+-----------------+------------------------------------+---------------------------------------------------------------+
; 434.22 MHz  ; 434.22 MHz      ; freq_div:freq_div|clock_10Hz       ;                                                               ;
; 474.16 MHz  ; 420.17 MHz      ; CLK_50MHz                          ; limit due to minimum period restriction (max I/O toggle rate) ;
; 807.75 MHz  ; 500.0 MHz       ; freq_div:freq_div|clock_1Khz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 933.71 MHz  ; 500.0 MHz       ; freq_div:freq_div|clock_1Mhz_reg   ; limit due to high minimum pulse width violation (tch)         ;
; 939.85 MHz  ; 500.0 MHz       ; freq_div:freq_div|clock_10Khz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 940.73 MHz  ; 500.0 MHz       ; freq_div:freq_div|clock_100hz_reg  ; limit due to high minimum pulse width violation (tch)         ;
; 941.62 MHz  ; 500.0 MHz       ; freq_div:freq_div|clock_100Khz_reg ; limit due to high minimum pulse width violation (tch)         ;
; 1610.31 MHz ; 450.05 MHz      ; Start_Stop                         ; limit due to minimum period restriction (max I/O toggle rate) ;
+-------------+-----------------+------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; freq_div:freq_div|clock_10Hz       ; -3.588 ; -25.052       ;
; CLK_50MHz                          ; -1.109 ; -8.226        ;
; freq_div:freq_div|clock_1Khz_reg   ; -0.238 ; -0.308        ;
; freq_div:freq_div|clock_1Mhz_reg   ; -0.071 ; -0.146        ;
; freq_div:freq_div|clock_10Khz_reg  ; -0.064 ; -0.146        ;
; freq_div:freq_div|clock_100hz_reg  ; -0.063 ; -0.130        ;
; freq_div:freq_div|clock_100Khz_reg ; -0.062 ; -0.096        ;
; Start_Stop                         ; 0.379  ; 0.000         ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; CLK_50MHz                          ; 0.101 ; 0.000         ;
; Start_Stop                         ; 0.391 ; 0.000         ;
; freq_div:freq_div|clock_100Khz_reg ; 0.391 ; 0.000         ;
; freq_div:freq_div|clock_100hz_reg  ; 0.391 ; 0.000         ;
; freq_div:freq_div|clock_10Hz       ; 0.391 ; 0.000         ;
; freq_div:freq_div|clock_10Khz_reg  ; 0.391 ; 0.000         ;
; freq_div:freq_div|clock_1Khz_reg   ; 0.391 ; 0.000         ;
; freq_div:freq_div|clock_1Mhz_reg   ; 0.391 ; 0.000         ;
+------------------------------------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLK_50MHz                          ; -1.380 ; -16.380       ;
; Start_Stop                         ; -1.222 ; -2.222        ;
; freq_div:freq_div|clock_10Hz       ; -0.500 ; -8.000        ;
; freq_div:freq_div|clock_100Khz_reg ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_100hz_reg  ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:freq_div|clock_10Hz'                                                                                                                                        ;
+--------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.588 ; inst11                             ; MOD10_Count:s_counter|r_reg[1]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 2.300      ;
; -3.588 ; inst11                             ; MOD10_Count:s_counter|r_reg[3]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 2.300      ;
; -3.588 ; inst11                             ; MOD10_Count:s_counter|r_reg[2]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 2.300      ;
; -3.588 ; inst11                             ; MOD10_Count:s_counter|r_reg[0]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 2.300      ;
; -2.675 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[1] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 1.387      ;
; -2.675 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[2] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 1.387      ;
; -2.675 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[3] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 1.387      ;
; -2.675 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[0] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -2.324     ; 1.387      ;
; -1.303 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.339      ;
; -1.303 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.339      ;
; -1.303 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.339      ;
; -1.303 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.339      ;
; -1.263 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.299      ;
; -1.263 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.299      ;
; -1.263 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.299      ;
; -1.263 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.299      ;
; -0.996 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.032      ;
; -0.996 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 2.032      ;
; -0.868 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.904      ;
; -0.868 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.904      ;
; -0.868 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.904      ;
; -0.868 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.904      ;
; -0.301 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.337      ;
; -0.285 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.321      ;
; -0.280 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.316      ;
; -0.267 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.303      ;
; -0.267 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.303      ;
; -0.253 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.289      ;
; -0.244 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.280      ;
; -0.240 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.276      ;
; -0.212 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.248      ;
; -0.131 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.167      ;
; -0.124 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.160      ;
; -0.110 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.146      ;
; -0.103 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.139      ;
; -0.070 ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.106      ;
; 0.052  ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.984      ;
; 0.176  ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.860      ;
; 0.183  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.853      ;
; 0.184  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.852      ;
; 0.185  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.851      ;
; 0.185  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.851      ;
; 0.185  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.851      ;
; 0.197  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.839      ;
; 0.379  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_50MHz'                                                                                                                                                ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.109 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.145      ;
; -1.109 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.145      ;
; -1.085 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.085 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.121      ;
; -1.000 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.036      ;
; -1.000 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.036      ;
; -1.000 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.036      ;
; -1.000 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.036      ;
; -1.000 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.036      ;
; -1.000 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.036      ;
; -1.000 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.036      ;
; -0.967 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.003      ;
; -0.967 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.003      ;
; -0.967 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.003      ;
; -0.967 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.003      ;
; -0.967 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.003      ;
; -0.967 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.003      ;
; -0.967 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 2.003      ;
; -0.761 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.761 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.797      ;
; -0.720 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.756      ;
; -0.720 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.756      ;
; -0.720 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.756      ;
; -0.720 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.756      ;
; -0.720 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.756      ;
; -0.720 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.756      ;
; -0.720 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.756      ;
; -0.585 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.585 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.621      ;
; -0.463 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.499      ;
; -0.427 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.463      ;
; -0.308 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.344      ;
; -0.167 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.203      ;
; -0.099 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.135      ;
; -0.057 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.093      ;
; 0.077  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.959      ;
; 0.253  ; freq_div:freq_div|clock_1Mhz_int   ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.783      ;
; 0.257  ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_10Hz       ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.779      ;
; 0.460  ; freq_div:freq_div|clock_100hz_int  ; freq_div:freq_div|clock_100hz_reg  ; freq_div:freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 1.000        ; 0.346      ; 0.922      ;
; 0.524  ; freq_div:freq_div|clock_1Khz_int   ; freq_div:freq_div|clock_1Khz_reg   ; freq_div:freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 1.000        ; 0.471      ; 0.983      ;
; 0.544  ; freq_div:freq_div|clock_10Khz_int  ; freq_div:freq_div|clock_10Khz_reg  ; freq_div:freq_div|clock_100Khz_reg ; CLK_50MHz   ; 1.000        ; 0.470      ; 0.962      ;
; 0.578  ; freq_div:freq_div|clock_10Hz_int   ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_100hz_reg  ; CLK_50MHz   ; 1.000        ; 0.336      ; 0.794      ;
; 0.669  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 1.000        ; 0.415      ; 0.782      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:freq_div|clock_1Khz_reg'                                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.238 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.274      ;
; -0.054 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.090      ;
; -0.052 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.088      ;
; -0.016 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 1.052      ;
; 0.218  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.818      ;
; 0.223  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.223  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.813      ;
; 0.226  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.810      ;
; 0.379  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:freq_div|clock_1Mhz_reg'                                                                                                                                            ;
+--------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.071 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.107      ;
; -0.068 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.104      ;
; -0.041 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.077      ;
; -0.007 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 1.043      ;
; 0.066  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.970      ;
; 0.229  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.807      ;
; 0.232  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.804      ;
; 0.233  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.803      ;
; 0.379  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:freq_div|clock_10Khz_reg'                                                                                                                                         ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.064 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.100      ;
; -0.048 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.084      ;
; -0.046 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.082      ;
; -0.034 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 1.070      ;
; 0.225  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.811      ;
; 0.228  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.228  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.808      ;
; 0.379  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:freq_div|clock_100hz_reg'                                                                                                                                         ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -0.063 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.099      ;
; -0.035 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.035 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.071      ;
; -0.032 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 1.068      ;
; 0.234  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.802      ;
; 0.236  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.800      ;
; 0.237  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.799      ;
; 0.238  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.798      ;
; 0.379  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'freq_div:freq_div|clock_100Khz_reg'                                                                                                                                            ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -0.062 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.098      ;
; -0.034 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.070      ;
; -0.027 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.063      ;
; 0.003  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 1.033      ;
; 0.054  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.982      ;
; 0.055  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.981      ;
; 0.239  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.797      ;
; 0.240  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.796      ;
; 0.379  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
; 0.379  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.657      ;
+--------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Start_Stop'                                                                    ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.379 ; inst11    ; inst11  ; Start_Stop   ; Start_Stop  ; 1.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_50MHz'                                                                                                                                                ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.101 ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 0.000        ; 0.415      ; 0.782      ;
; 0.192 ; freq_div:freq_div|clock_10Hz_int   ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_100hz_reg  ; CLK_50MHz   ; 0.000        ; 0.336      ; 0.794      ;
; 0.226 ; freq_div:freq_div|clock_10Khz_int  ; freq_div:freq_div|clock_10Khz_reg  ; freq_div:freq_div|clock_100Khz_reg ; CLK_50MHz   ; 0.000        ; 0.470      ; 0.962      ;
; 0.246 ; freq_div:freq_div|clock_1Khz_int   ; freq_div:freq_div|clock_1Khz_reg   ; freq_div:freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 0.000        ; 0.471      ; 0.983      ;
; 0.310 ; freq_div:freq_div|clock_100hz_int  ; freq_div:freq_div|clock_100hz_reg  ; freq_div:freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 0.000        ; 0.346      ; 0.922      ;
; 0.513 ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_10Hz       ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.779      ;
; 0.517 ; freq_div:freq_div|clock_1Mhz_int   ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.783      ;
; 0.693 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.959      ;
; 0.805 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.071      ;
; 0.819 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.085      ;
; 0.820 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.086      ;
; 0.827 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.093      ;
; 0.842 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.108      ;
; 0.858 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.124      ;
; 0.860 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.126      ;
; 0.861 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.127      ;
; 0.869 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.135      ;
; 0.937 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.203      ;
; 1.078 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.344      ;
; 1.197 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.463      ;
; 1.202 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.468      ;
; 1.203 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.469      ;
; 1.228 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.494      ;
; 1.233 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.499      ;
; 1.244 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.510      ;
; 1.246 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.512      ;
; 1.273 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.539      ;
; 1.280 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.546      ;
; 1.315 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.581      ;
; 1.317 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.583      ;
; 1.344 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.610      ;
; 1.351 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.617      ;
; 1.355 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.355 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.621      ;
; 1.386 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.652      ;
; 1.387 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.653      ;
; 1.422 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.688      ;
; 1.457 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.723      ;
; 1.458 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.724      ;
; 1.490 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.756      ;
; 1.490 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.756      ;
; 1.490 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.756      ;
; 1.490 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.756      ;
; 1.490 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.756      ;
; 1.493 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.759      ;
; 1.529 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.795      ;
; 1.531 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.531 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.797      ;
; 1.564 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.830      ;
; 1.600 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.866      ;
; 1.671 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.937      ;
; 1.737 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.003      ;
; 1.770 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.036      ;
; 1.770 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.036      ;
; 1.855 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.121      ;
; 1.855 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.121      ;
; 1.855 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 2.121      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Start_Stop'                                                                     ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.391 ; inst11    ; inst11  ; Start_Stop   ; Start_Stop  ; 0.000        ; 0.000      ; 0.657      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:freq_div|clock_100Khz_reg'                                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.530 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.797      ;
; 0.715 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.981      ;
; 0.716 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.982      ;
; 0.767 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.033      ;
; 0.797 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.063      ;
; 0.804 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.070      ;
; 0.832 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 1.098      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:freq_div|clock_100hz_reg'                                                                                                                                         ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.532 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.798      ;
; 0.533 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.799      ;
; 0.534 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.800      ;
; 0.536 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.802      ;
; 0.802 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.068      ;
; 0.805 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.805 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.071      ;
; 0.833 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 1.099      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:freq_div|clock_10Hz'                                                                                                                                        ;
+-------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.391 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.573 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.839      ;
; 0.585 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.851      ;
; 0.585 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.851      ;
; 0.585 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.851      ;
; 0.586 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.852      ;
; 0.587 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.853      ;
; 0.594 ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.860      ;
; 0.718 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.984      ;
; 0.840 ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.106      ;
; 0.873 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.139      ;
; 0.880 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.146      ;
; 0.894 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.160      ;
; 0.901 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.167      ;
; 0.982 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.248      ;
; 1.010 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.276      ;
; 1.014 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.280      ;
; 1.023 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.289      ;
; 1.037 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.303      ;
; 1.037 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.303      ;
; 1.050 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.316      ;
; 1.055 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.321      ;
; 1.071 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.337      ;
; 1.638 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.904      ;
; 1.638 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.904      ;
; 1.638 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.904      ;
; 1.638 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.904      ;
; 1.766 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.032      ;
; 1.766 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.032      ;
; 1.766 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.032      ;
; 1.766 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.032      ;
; 2.033 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.299      ;
; 2.033 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.299      ;
; 2.033 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.299      ;
; 2.033 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.299      ;
; 2.073 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.339      ;
; 2.073 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.339      ;
; 2.073 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.339      ;
; 2.073 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 2.339      ;
; 3.445 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[1] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 1.387      ;
; 3.445 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[2] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 1.387      ;
; 3.445 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[3] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 1.387      ;
; 3.445 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[0] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 1.387      ;
; 4.358 ; inst11                             ; MOD10_Count:s_counter|r_reg[1]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 2.300      ;
; 4.358 ; inst11                             ; MOD10_Count:s_counter|r_reg[3]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 2.300      ;
; 4.358 ; inst11                             ; MOD10_Count:s_counter|r_reg[2]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 2.300      ;
; 4.358 ; inst11                             ; MOD10_Count:s_counter|r_reg[0]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -2.324     ; 2.300      ;
+-------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:freq_div|clock_10Khz_reg'                                                                                                                                         ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.542 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.542 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.808      ;
; 0.545 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.811      ;
; 0.804 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.070      ;
; 0.816 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.082      ;
; 0.818 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.084      ;
; 0.834 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 1.100      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:freq_div|clock_1Khz_reg'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.544 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.810      ;
; 0.547 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.547 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.813      ;
; 0.552 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.818      ;
; 0.786 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.052      ;
; 0.822 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.088      ;
; 0.824 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.090      ;
; 1.008 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 1.274      ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'freq_div:freq_div|clock_1Mhz_reg'                                                                                                                                            ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.391 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.657      ;
; 0.537 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.804      ;
; 0.541 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.807      ;
; 0.704 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.970      ;
; 0.777 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.043      ;
; 0.811 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.077      ;
; 0.838 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.104      ;
; 0.841 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 1.107      ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_50MHz'                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[6]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[6]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Start_Stop'                                                             ;
+--------+--------------+----------------+------------------+------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+------------+------------+--------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Start_Stop ; Rise       ; Start_Stop         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Start_Stop ; Fall       ; inst11             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Start_Stop ; Fall       ; inst11             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; Start_Stop|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; Start_Stop|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; inst11|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; inst11|clk         ;
+--------+--------------+----------------+------------------+------------+------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Hz'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[3]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[3]|clk               ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_100Khz_reg'                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_100hz_reg'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Khz_reg'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Mhz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[2]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; o_CO         ; Start_Stop                   ; 10.767 ; 10.767 ; Fall       ; Start_Stop                   ;
; o_CO         ; freq_div:freq_div|clock_10Hz ; 8.482  ; 8.482  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_0 ; freq_div:freq_div|clock_10Hz ; 8.044  ; 8.044  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_1 ; freq_div:freq_div|clock_10Hz ; 7.868  ; 7.868  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_2 ; freq_div:freq_div|clock_10Hz ; 7.167  ; 7.167  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_3 ; freq_div:freq_div|clock_10Hz ; 7.632  ; 7.632  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_4 ; freq_div:freq_div|clock_10Hz ; 7.390  ; 7.390  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_5 ; freq_div:freq_div|clock_10Hz ; 7.366  ; 7.366  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_6 ; freq_div:freq_div|clock_10Hz ; 7.161  ; 7.161  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_0 ; freq_div:freq_div|clock_10Hz ; 7.948  ; 7.948  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_1 ; freq_div:freq_div|clock_10Hz ; 8.676  ; 8.676  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_2 ; freq_div:freq_div|clock_10Hz ; 8.206  ; 8.206  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_3 ; freq_div:freq_div|clock_10Hz ; 8.872  ; 8.872  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_4 ; freq_div:freq_div|clock_10Hz ; 8.888  ; 8.888  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_5 ; freq_div:freq_div|clock_10Hz ; 8.552  ; 8.552  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_6 ; freq_div:freq_div|clock_10Hz ; 9.088  ; 9.088  ; Fall       ; freq_div:freq_div|clock_10Hz ;
+--------------+------------------------------+--------+--------+------------+------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                             ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; o_CO         ; Start_Stop                   ; 10.767 ; 10.767 ; Fall       ; Start_Stop                   ;
; o_CO         ; freq_div:freq_div|clock_10Hz ; 7.590  ; 7.590  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_0 ; freq_div:freq_div|clock_10Hz ; 7.742  ; 7.742  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_1 ; freq_div:freq_div|clock_10Hz ; 7.557  ; 7.557  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_2 ; freq_div:freq_div|clock_10Hz ; 6.875  ; 6.875  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_3 ; freq_div:freq_div|clock_10Hz ; 7.314  ; 7.314  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_4 ; freq_div:freq_div|clock_10Hz ; 7.074  ; 7.074  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_5 ; freq_div:freq_div|clock_10Hz ; 7.064  ; 7.064  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_6 ; freq_div:freq_div|clock_10Hz ; 6.851  ; 6.851  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_0 ; freq_div:freq_div|clock_10Hz ; 7.607  ; 7.607  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_1 ; freq_div:freq_div|clock_10Hz ; 8.323  ; 8.323  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_2 ; freq_div:freq_div|clock_10Hz ; 7.852  ; 7.852  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_3 ; freq_div:freq_div|clock_10Hz ; 8.524  ; 8.524  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_4 ; freq_div:freq_div|clock_10Hz ; 8.538  ; 8.538  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_5 ; freq_div:freq_div|clock_10Hz ; 8.244  ; 8.244  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_6 ; freq_div:freq_div|clock_10Hz ; 8.747  ; 8.747  ; Fall       ; freq_div:freq_div|clock_10Hz ;
+--------------+------------------------------+--------+--------+------------+------------------------------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; freq_div:freq_div|clock_10Hz       ; -1.169 ; -7.696        ;
; CLK_50MHz                          ; -0.032 ; -0.224        ;
; freq_div:freq_div|clock_1Khz_reg   ; 0.432  ; 0.000         ;
; freq_div:freq_div|clock_1Mhz_reg   ; 0.506  ; 0.000         ;
; freq_div:freq_div|clock_10Khz_reg  ; 0.508  ; 0.000         ;
; freq_div:freq_div|clock_100hz_reg  ; 0.509  ; 0.000         ;
; freq_div:freq_div|clock_100Khz_reg ; 0.512  ; 0.000         ;
; Start_Stop                         ; 0.665  ; 0.000         ;
+------------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+------------------------------------+-------+---------------+
; Clock                              ; Slack ; End Point TNS ;
+------------------------------------+-------+---------------+
; CLK_50MHz                          ; 0.013 ; 0.000         ;
; Start_Stop                         ; 0.215 ; 0.000         ;
; freq_div:freq_div|clock_100Khz_reg ; 0.215 ; 0.000         ;
; freq_div:freq_div|clock_100hz_reg  ; 0.215 ; 0.000         ;
; freq_div:freq_div|clock_10Hz       ; 0.215 ; 0.000         ;
; freq_div:freq_div|clock_10Khz_reg  ; 0.215 ; 0.000         ;
; freq_div:freq_div|clock_1Khz_reg   ; 0.215 ; 0.000         ;
; freq_div:freq_div|clock_1Mhz_reg   ; 0.215 ; 0.000         ;
+------------------------------------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; CLK_50MHz                          ; -1.380 ; -16.380       ;
; Start_Stop                         ; -1.222 ; -2.222        ;
; freq_div:freq_div|clock_10Hz       ; -0.500 ; -8.000        ;
; freq_div:freq_div|clock_100Khz_reg ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_100hz_reg  ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_10Khz_reg  ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_1Khz_reg   ; -0.500 ; -4.000        ;
; freq_div:freq_div|clock_1Mhz_reg   ; -0.500 ; -4.000        ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:freq_div|clock_10Hz'                                                                                                                                        ;
+--------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -1.169 ; inst11                             ; MOD10_Count:s_counter|r_reg[1]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 1.160      ;
; -1.169 ; inst11                             ; MOD10_Count:s_counter|r_reg[3]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 1.160      ;
; -1.169 ; inst11                             ; MOD10_Count:s_counter|r_reg[2]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 1.160      ;
; -1.169 ; inst11                             ; MOD10_Count:s_counter|r_reg[0]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 1.160      ;
; -0.755 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[1] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 0.746      ;
; -0.755 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[2] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 0.746      ;
; -0.755 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[3] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 0.746      ;
; -0.755 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[0] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 1.000        ; -1.041     ; 0.746      ;
; -0.141 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.173      ;
; -0.141 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.173      ;
; -0.103 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.135      ;
; -0.103 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.135      ;
; -0.103 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.135      ;
; -0.103 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.135      ;
; 0.018  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.014      ;
; 0.018  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 1.014      ;
; 0.048  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.984      ;
; 0.048  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.984      ;
; 0.048  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.984      ;
; 0.048  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.984      ;
; 0.375  ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.657      ;
; 0.376  ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.656      ;
; 0.378  ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.654      ;
; 0.400  ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.632      ;
; 0.400  ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.632      ;
; 0.404  ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.628      ;
; 0.417  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.615      ;
; 0.417  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.615      ;
; 0.425  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.607      ;
; 0.461  ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.571      ;
; 0.472  ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.560      ;
; 0.475  ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.557      ;
; 0.477  ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.555      ;
; 0.480  ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.552      ;
; 0.554  ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.478      ;
; 0.602  ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.430      ;
; 0.603  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.429      ;
; 0.604  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.428      ;
; 0.604  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.428      ;
; 0.604  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.428      ;
; 0.605  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.427      ;
; 0.615  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.417      ;
; 0.665  ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
; 0.665  ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 1.000        ; 0.000      ; 0.367      ;
+--------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_50MHz'                                                                                                                                                ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; -0.032 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.064      ;
; -0.032 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.064      ;
; -0.031 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.063      ;
; -0.031 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.063      ;
; -0.031 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.063      ;
; -0.031 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.063      ;
; -0.031 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.063      ;
; -0.031 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.063      ;
; -0.031 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.063      ;
; 0.032  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.000      ;
; 0.032  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.000      ;
; 0.032  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.000      ;
; 0.032  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.000      ;
; 0.032  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.000      ;
; 0.032  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.000      ;
; 0.032  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 1.000      ;
; 0.045  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.987      ;
; 0.045  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.987      ;
; 0.045  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.987      ;
; 0.045  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.987      ;
; 0.045  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.987      ;
; 0.045  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.987      ;
; 0.045  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.987      ;
; 0.127  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.127  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.905      ;
; 0.147  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.885      ;
; 0.147  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.885      ;
; 0.147  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.885      ;
; 0.147  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.885      ;
; 0.147  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.885      ;
; 0.147  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.885      ;
; 0.147  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.885      ;
; 0.212  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.212  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.820      ;
; 0.341  ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.691      ;
; 0.357  ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.675      ;
; 0.407  ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.625      ;
; 0.443  ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.589      ;
; 0.487  ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.545      ;
; 0.500  ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.532      ;
; 0.564  ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.468      ;
; 0.642  ; freq_div:freq_div|clock_1Mhz_int   ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.390      ;
; 0.643  ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_10Hz       ; CLK_50MHz                          ; CLK_50MHz   ; 1.000        ; 0.000      ; 0.389      ;
; 0.785  ; freq_div:freq_div|clock_100hz_int  ; freq_div:freq_div|clock_100hz_reg  ; freq_div:freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 1.000        ; 0.228      ; 0.475      ;
; 0.817  ; freq_div:freq_div|clock_1Khz_int   ; freq_div:freq_div|clock_1Khz_reg   ; freq_div:freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 1.000        ; 0.267      ; 0.482      ;
; 0.828  ; freq_div:freq_div|clock_10Khz_int  ; freq_div:freq_div|clock_10Khz_reg  ; freq_div:freq_div|clock_100Khz_reg ; CLK_50MHz   ; 1.000        ; 0.266      ; 0.470      ;
; 0.849  ; freq_div:freq_div|clock_10Hz_int   ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_100hz_reg  ; CLK_50MHz   ; 1.000        ; 0.214      ; 0.397      ;
; 0.867  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 1.000        ; 0.224      ; 0.389      ;
+--------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:freq_div|clock_1Khz_reg'                                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.432 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.600      ;
; 0.506 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.508 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.625 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.625 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.627 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.405      ;
; 0.665 ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:freq_div|clock_1Mhz_reg'                                                                                                                                           ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.506 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.526      ;
; 0.509 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.512 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.515 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.517      ;
; 0.561 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.471      ;
; 0.628 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.630 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.665 ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:freq_div|clock_10Khz_reg'                                                                                                                                        ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.508 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.508 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.524      ;
; 0.510 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.625 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.407      ;
; 0.628 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.404      ;
; 0.629 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.629 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.403      ;
; 0.665 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:freq_div|clock_100hz_reg'                                                                                                                                        ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.509 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.523      ;
; 0.510 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.522      ;
; 0.517 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.517 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.630 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.402      ;
; 0.631 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.401      ;
; 0.633 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.399      ;
; 0.634 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.398      ;
; 0.665 ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'freq_div:freq_div|clock_100Khz_reg'                                                                                                                                           ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.512 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.520      ;
; 0.517 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.515      ;
; 0.521 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.511      ;
; 0.522 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.510      ;
; 0.553 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.479      ;
; 0.555 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.477      ;
; 0.635 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.635 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.397      ;
; 0.665 ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
; 0.665 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Start_Stop'                                                                    ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.665 ; inst11    ; inst11  ; Start_Stop   ; Start_Stop  ; 1.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_50MHz'                                                                                                                                                ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+
; 0.013 ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz   ; 0.000        ; 0.224      ; 0.389      ;
; 0.031 ; freq_div:freq_div|clock_10Hz_int   ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_100hz_reg  ; CLK_50MHz   ; 0.000        ; 0.214      ; 0.397      ;
; 0.052 ; freq_div:freq_div|clock_10Khz_int  ; freq_div:freq_div|clock_10Khz_reg  ; freq_div:freq_div|clock_100Khz_reg ; CLK_50MHz   ; 0.000        ; 0.266      ; 0.470      ;
; 0.063 ; freq_div:freq_div|clock_1Khz_int   ; freq_div:freq_div|clock_1Khz_reg   ; freq_div:freq_div|clock_10Khz_reg  ; CLK_50MHz   ; 0.000        ; 0.267      ; 0.482      ;
; 0.095 ; freq_div:freq_div|clock_100hz_int  ; freq_div:freq_div|clock_100hz_reg  ; freq_div:freq_div|clock_1Khz_reg   ; CLK_50MHz   ; 0.000        ; 0.228      ; 0.475      ;
; 0.237 ; freq_div:freq_div|clock_10Hz_reg   ; freq_div:freq_div|clock_10Hz       ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; freq_div:freq_div|clock_1Mhz_int   ; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.390      ;
; 0.316 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.468      ;
; 0.360 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.512      ;
; 0.369 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.522      ;
; 0.376 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.528      ;
; 0.380 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.532      ;
; 0.385 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.538      ;
; 0.393 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.545      ;
; 0.437 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.589      ;
; 0.473 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.625      ;
; 0.507 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.659      ;
; 0.508 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.660      ;
; 0.516 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.668      ;
; 0.523 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.675      ;
; 0.525 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.677      ;
; 0.526 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.678      ;
; 0.539 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|clock_1Mhz_int   ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.691      ;
; 0.542 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.694      ;
; 0.553 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.705      ;
; 0.560 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.712      ;
; 0.561 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.713      ;
; 0.577 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.729      ;
; 0.588 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.740      ;
; 0.595 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.747      ;
; 0.610 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.762      ;
; 0.623 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.775      ;
; 0.630 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.782      ;
; 0.645 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.797      ;
; 0.658 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.810      ;
; 0.668 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.668 ; freq_div:freq_div|count_1Mhz[4]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.820      ;
; 0.680 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.832      ;
; 0.693 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.845      ;
; 0.715 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.867      ;
; 0.733 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.885      ;
; 0.733 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.885      ;
; 0.733 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.885      ;
; 0.733 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.885      ;
; 0.733 ; freq_div:freq_div|count_1Mhz[5]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.885      ;
; 0.750 ; freq_div:freq_div|count_1Mhz[0]    ; freq_div:freq_div|count_1Mhz[6]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.902      ;
; 0.753 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[3]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[4]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[5]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.753 ; freq_div:freq_div|count_1Mhz[6]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.905      ;
; 0.835 ; freq_div:freq_div|count_1Mhz[1]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 0.987      ;
; 0.848 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.000      ;
; 0.848 ; freq_div:freq_div|count_1Mhz[2]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.000      ;
; 0.911 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[1]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.063      ;
; 0.911 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[2]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.063      ;
; 0.911 ; freq_div:freq_div|count_1Mhz[3]    ; freq_div:freq_div|count_1Mhz[0]    ; CLK_50MHz                          ; CLK_50MHz   ; 0.000        ; 0.000      ; 1.063      ;
+-------+------------------------------------+------------------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Start_Stop'                                                                     ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.215 ; inst11    ; inst11  ; Start_Stop   ; Start_Stop  ; 0.000        ; 0.000      ; 0.367      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:freq_div|clock_100Khz_reg'                                                                                                                                            ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.245 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.397      ;
; 0.325 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.477      ;
; 0.327 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.479      ;
; 0.358 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.511      ;
; 0.363 ; freq_div:freq_div|count_10Khz[0]  ; freq_div:freq_div|count_10Khz[2]  ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.368 ; freq_div:freq_div|count_10Khz[1]  ; freq_div:freq_div|clock_10Khz_int ; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 0.000        ; 0.000      ; 0.520      ;
+-------+-----------------------------------+-----------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:freq_div|clock_100hz_reg'                                                                                                                                         ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.246 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.399      ;
; 0.249 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; freq_div:freq_div|count_10hz[1]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.363 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.515      ;
; 0.370 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|count_10hz[0]  ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.371 ; freq_div:freq_div|count_10hz[2]  ; freq_div:freq_div|clock_10Hz_int ; freq_div:freq_div|clock_100hz_reg ; freq_div:freq_div|clock_100hz_reg ; 0.000        ; 0.000      ; 0.523      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:freq_div|clock_10Hz'                                                                                                                                        ;
+-------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+
; 0.215 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.367      ;
; 0.265 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.417      ;
; 0.275 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.427      ;
; 0.276 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.428      ;
; 0.276 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.428      ;
; 0.276 ; MOD10_Count:s_counter|r_reg[0]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.428      ;
; 0.277 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.429      ;
; 0.278 ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.430      ;
; 0.326 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.478      ;
; 0.400 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.552      ;
; 0.403 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.555      ;
; 0.405 ; MOD10_Count:s_counter|r_reg[2]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.557      ;
; 0.408 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.560      ;
; 0.419 ; MOD10_Count:s_counter|r_reg[1]     ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.571      ;
; 0.455 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[0] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.607      ;
; 0.463 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.615      ;
; 0.463 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.615      ;
; 0.476 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[1] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.628      ;
; 0.480 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[2] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.632      ;
; 0.480 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:100ms_counter|r_reg[3] ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.632      ;
; 0.502 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.654      ;
; 0.504 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.656      ;
; 0.505 ; MOD10_Count:s_counter|r_reg[3]     ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.657      ;
; 0.832 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.984      ;
; 0.832 ; MOD10_Count:100ms_counter|r_reg[3] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 0.984      ;
; 0.862 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.014      ;
; 0.862 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.014      ;
; 0.862 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.014      ;
; 0.862 ; MOD10_Count:100ms_counter|r_reg[1] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.014      ;
; 0.983 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.135      ;
; 0.983 ; MOD10_Count:100ms_counter|r_reg[0] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.135      ;
; 1.021 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[1]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.173      ;
; 1.021 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[3]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.173      ;
; 1.021 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[2]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.173      ;
; 1.021 ; MOD10_Count:100ms_counter|r_reg[2] ; MOD10_Count:s_counter|r_reg[0]     ; freq_div:freq_div|clock_10Hz ; freq_div:freq_div|clock_10Hz ; 0.000        ; 0.000      ; 1.173      ;
; 1.635 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[1] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 0.746      ;
; 1.635 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[2] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 0.746      ;
; 1.635 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[3] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 0.746      ;
; 1.635 ; inst11                             ; MOD10_Count:100ms_counter|r_reg[0] ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 0.746      ;
; 2.049 ; inst11                             ; MOD10_Count:s_counter|r_reg[1]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 1.160      ;
; 2.049 ; inst11                             ; MOD10_Count:s_counter|r_reg[3]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 1.160      ;
; 2.049 ; inst11                             ; MOD10_Count:s_counter|r_reg[2]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 1.160      ;
; 2.049 ; inst11                             ; MOD10_Count:s_counter|r_reg[0]     ; Start_Stop                   ; freq_div:freq_div|clock_10Hz ; 0.000        ; -1.041     ; 1.160      ;
+-------+------------------------------------+------------------------------------+------------------------------+------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:freq_div|clock_10Khz_reg'                                                                                                                                         ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.251 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.251 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.403      ;
; 0.252 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.255 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.370 ; freq_div:freq_div|count_1Khz[1]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|count_1Khz[0]  ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; freq_div:freq_div|count_1Khz[2]  ; freq_div:freq_div|clock_1Khz_int ; freq_div:freq_div|clock_10Khz_reg ; freq_div:freq_div|clock_10Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
+-------+----------------------------------+----------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:freq_div|clock_1Khz_reg'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.253 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.405      ;
; 0.255 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.255 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.407      ;
; 0.370 ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|count_100hz[2]  ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; freq_div:freq_div|count_100hz[1]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.526      ;
; 0.448 ; freq_div:freq_div|count_100hz[0]  ; freq_div:freq_div|clock_100hz_int ; freq_div:freq_div|clock_1Khz_reg ; freq_div:freq_div|clock_1Khz_reg ; 0.000        ; 0.000      ; 0.600      ;
+-------+-----------------------------------+-----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'freq_div:freq_div|clock_1Mhz_reg'                                                                                                                                            ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node                            ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.215 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.367      ;
; 0.249 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.401      ;
; 0.250 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.404      ;
; 0.319 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[1]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.471      ;
; 0.365 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.517      ;
; 0.368 ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.520      ;
; 0.371 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|count_100Khz[2]  ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.523      ;
; 0.374 ; freq_div:freq_div|count_100Khz[0]  ; freq_div:freq_div|clock_100Khz_int ; freq_div:freq_div|clock_1Mhz_reg ; freq_div:freq_div|clock_1Mhz_reg ; 0.000        ; 0.000      ; 0.526      ;
+-------+------------------------------------+------------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_50MHz'                                                                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLK_50MHz ; Rise       ; CLK_50MHz                          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100Khz_reg ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_100hz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Hz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_10Khz_reg  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Khz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_int   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|clock_1Mhz_reg   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[0]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[1]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[2]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[3]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[4]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[5]    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[6]    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div:freq_div|count_1Mhz[6]    ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz|combout                  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|inclk[0]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; CLK_50MHz~clkctrl|outclk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_100Khz_reg|clk      ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_100hz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_10Hz|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_10Khz_reg|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_1Khz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_int|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|clock_1Mhz_reg|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[0]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[1]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[2]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[3]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[4]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[5]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[6]|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_50MHz ; Rise       ; freq_div|count_1Mhz[6]|clk         ;
+--------+--------------+----------------+------------------+-----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Start_Stop'                                                             ;
+--------+--------------+----------------+------------------+------------+------------+--------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock      ; Clock Edge ; Target             ;
+--------+--------------+----------------+------------------+------------+------------+--------------------+
; -1.222 ; 1.000        ; 2.222          ; Port Rate        ; Start_Stop ; Rise       ; Start_Stop         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Start_Stop ; Fall       ; inst11             ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Start_Stop ; Fall       ; inst11             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; Start_Stop|combout ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; Start_Stop|combout ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Start_Stop ; Rise       ; inst11|clk         ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Start_Stop ; Rise       ; inst11|clk         ;
+--------+--------------+----------------+------------------+------------+------------+--------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Hz'                                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:100ms_counter|r_reg[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[0]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[1]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[2]       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[3]       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Fall       ; MOD10_Count:s_counter|r_reg[3]       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; 100ms_counter|r_reg[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; freq_div|clock_10Hz~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[0]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[1]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[2]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[3]|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Hz ; Rise       ; s_counter|r_reg[3]|clk               ;
+--------+--------------+----------------+------------------+------------------------------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_100Khz_reg'                                                                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|clock_10Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div:freq_div|count_10Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_100Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|clock_10Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100Khz_reg ; Rise       ; freq_div|count_10Khz[2]|clk                ;
+--------+--------------+----------------+------------------+------------------------------------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_100hz_reg'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|clock_10Hz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div:freq_div|count_10hz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_100hz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|clock_10Hz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_100hz_reg ; Rise       ; freq_div|count_10hz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_10Khz_reg'                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|clock_1Khz_int          ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[0]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[1]           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[2]           ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div:freq_div|count_1Khz[2]           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_10Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|clock_1Khz_int|clk               ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[0]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[1]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[2]|clk                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_10Khz_reg ; Rise       ; freq_div|count_1Khz[2]|clk                ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Khz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|clock_100hz_int        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[0]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[1]         ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[2]         ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div:freq_div|count_100hz[2]         ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_100hz_int|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|clock_1Khz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[0]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[1]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[2]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Khz_reg ; Rise       ; freq_div|count_100hz[2]|clk              ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'freq_div:freq_div|clock_1Mhz_reg'                                                                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                            ; Clock Edge ; Target                                   ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|clock_100Khz_int       ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[0]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[1]        ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[2]        ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div:freq_div|count_100Khz[2]        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_100Khz_int|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg|regout           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|inclk[0] ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|clock_1Mhz_reg~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[0]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[1]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[2]|clk             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; freq_div:freq_div|clock_1Mhz_reg ; Rise       ; freq_div|count_100Khz[2]|clk             ;
+--------+--------------+----------------+------------------+----------------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                   ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; o_CO         ; Start_Stop                   ; 5.624 ; 5.624 ; Fall       ; Start_Stop                   ;
; o_CO         ; freq_div:freq_div|clock_10Hz ; 4.596 ; 4.596 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_0 ; freq_div:freq_div|clock_10Hz ; 4.400 ; 4.400 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_1 ; freq_div:freq_div|clock_10Hz ; 4.292 ; 4.292 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_2 ; freq_div:freq_div|clock_10Hz ; 3.981 ; 3.981 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_3 ; freq_div:freq_div|clock_10Hz ; 4.182 ; 4.182 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_4 ; freq_div:freq_div|clock_10Hz ; 4.074 ; 4.074 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_5 ; freq_div:freq_div|clock_10Hz ; 4.049 ; 4.049 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_6 ; freq_div:freq_div|clock_10Hz ; 3.962 ; 3.962 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_0 ; freq_div:freq_div|clock_10Hz ; 4.329 ; 4.329 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_1 ; freq_div:freq_div|clock_10Hz ; 4.657 ; 4.657 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_2 ; freq_div:freq_div|clock_10Hz ; 4.498 ; 4.498 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_3 ; freq_div:freq_div|clock_10Hz ; 4.742 ; 4.742 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_4 ; freq_div:freq_div|clock_10Hz ; 4.786 ; 4.786 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_5 ; freq_div:freq_div|clock_10Hz ; 4.656 ; 4.656 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_6 ; freq_div:freq_div|clock_10Hz ; 4.867 ; 4.867 ; Fall       ; freq_div:freq_div|clock_10Hz ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; o_CO         ; Start_Stop                   ; 5.624 ; 5.624 ; Fall       ; Start_Stop                   ;
; o_CO         ; freq_div:freq_div|clock_10Hz ; 4.190 ; 4.190 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_0 ; freq_div:freq_div|clock_10Hz ; 4.257 ; 4.257 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_1 ; freq_div:freq_div|clock_10Hz ; 4.155 ; 4.155 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_2 ; freq_div:freq_div|clock_10Hz ; 3.853 ; 3.853 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_3 ; freq_div:freq_div|clock_10Hz ; 4.041 ; 4.041 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_4 ; freq_div:freq_div|clock_10Hz ; 3.932 ; 3.932 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_5 ; freq_div:freq_div|clock_10Hz ; 3.920 ; 3.920 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_6 ; freq_div:freq_div|clock_10Hz ; 3.829 ; 3.829 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_0 ; freq_div:freq_div|clock_10Hz ; 4.180 ; 4.180 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_1 ; freq_div:freq_div|clock_10Hz ; 4.497 ; 4.497 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_2 ; freq_div:freq_div|clock_10Hz ; 4.334 ; 4.334 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_3 ; freq_div:freq_div|clock_10Hz ; 4.586 ; 4.586 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_4 ; freq_div:freq_div|clock_10Hz ; 4.629 ; 4.629 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_5 ; freq_div:freq_div|clock_10Hz ; 4.537 ; 4.537 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_6 ; freq_div:freq_div|clock_10Hz ; 4.714 ; 4.714 ; Fall       ; freq_div:freq_div|clock_10Hz ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+-------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                               ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                    ; -3.588  ; 0.013 ; N/A      ; N/A     ; -1.380              ;
;  CLK_50MHz                          ; -1.109  ; 0.013 ; N/A      ; N/A     ; -1.380              ;
;  Start_Stop                         ; 0.379   ; 0.215 ; N/A      ; N/A     ; -1.222              ;
;  freq_div:freq_div|clock_100Khz_reg ; -0.062  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:freq_div|clock_100hz_reg  ; -0.063  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:freq_div|clock_10Hz       ; -3.588  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:freq_div|clock_10Khz_reg  ; -0.064  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:freq_div|clock_1Khz_reg   ; -0.238  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
;  freq_div:freq_div|clock_1Mhz_reg   ; -0.071  ; 0.215 ; N/A      ; N/A     ; -0.500              ;
; Design-wide TNS                     ; -34.104 ; 0.0   ; 0.0      ; 0.0     ; -46.602             ;
;  CLK_50MHz                          ; -8.226  ; 0.000 ; N/A      ; N/A     ; -16.380             ;
;  Start_Stop                         ; 0.000   ; 0.000 ; N/A      ; N/A     ; -2.222              ;
;  freq_div:freq_div|clock_100Khz_reg ; -0.096  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:freq_div|clock_100hz_reg  ; -0.130  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:freq_div|clock_10Hz       ; -25.052 ; 0.000 ; N/A      ; N/A     ; -8.000              ;
;  freq_div:freq_div|clock_10Khz_reg  ; -0.146  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:freq_div|clock_1Khz_reg   ; -0.308  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
;  freq_div:freq_div|clock_1Mhz_reg   ; -0.146  ; 0.000 ; N/A      ; N/A     ; -4.000              ;
+-------------------------------------+---------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                     ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise   ; Fall   ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+--------+--------+------------+------------------------------+
; o_CO         ; Start_Stop                   ; 10.767 ; 10.767 ; Fall       ; Start_Stop                   ;
; o_CO         ; freq_div:freq_div|clock_10Hz ; 8.482  ; 8.482  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_0 ; freq_div:freq_div|clock_10Hz ; 8.044  ; 8.044  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_1 ; freq_div:freq_div|clock_10Hz ; 7.868  ; 7.868  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_2 ; freq_div:freq_div|clock_10Hz ; 7.167  ; 7.167  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_3 ; freq_div:freq_div|clock_10Hz ; 7.632  ; 7.632  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_4 ; freq_div:freq_div|clock_10Hz ; 7.390  ; 7.390  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_5 ; freq_div:freq_div|clock_10Hz ; 7.366  ; 7.366  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_6 ; freq_div:freq_div|clock_10Hz ; 7.161  ; 7.161  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_0 ; freq_div:freq_div|clock_10Hz ; 7.948  ; 7.948  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_1 ; freq_div:freq_div|clock_10Hz ; 8.676  ; 8.676  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_2 ; freq_div:freq_div|clock_10Hz ; 8.206  ; 8.206  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_3 ; freq_div:freq_div|clock_10Hz ; 8.872  ; 8.872  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_4 ; freq_div:freq_div|clock_10Hz ; 8.888  ; 8.888  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_5 ; freq_div:freq_div|clock_10Hz ; 8.552  ; 8.552  ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_6 ; freq_div:freq_div|clock_10Hz ; 9.088  ; 9.088  ; Fall       ; freq_div:freq_div|clock_10Hz ;
+--------------+------------------------------+--------+--------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                           ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; Data Port    ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference              ;
+--------------+------------------------------+-------+-------+------------+------------------------------+
; o_CO         ; Start_Stop                   ; 5.624 ; 5.624 ; Fall       ; Start_Stop                   ;
; o_CO         ; freq_div:freq_div|clock_10Hz ; 4.190 ; 4.190 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_0 ; freq_div:freq_div|clock_10Hz ; 4.257 ; 4.257 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_1 ; freq_div:freq_div|clock_10Hz ; 4.155 ; 4.155 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_2 ; freq_div:freq_div|clock_10Hz ; 3.853 ; 3.853 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_3 ; freq_div:freq_div|clock_10Hz ; 4.041 ; 4.041 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_4 ; freq_div:freq_div|clock_10Hz ; 3.932 ; 3.932 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_5 ; freq_div:freq_div|clock_10Hz ; 3.920 ; 3.920 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display1_6 ; freq_div:freq_div|clock_10Hz ; 3.829 ; 3.829 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_0 ; freq_div:freq_div|clock_10Hz ; 4.180 ; 4.180 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_1 ; freq_div:freq_div|clock_10Hz ; 4.497 ; 4.497 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_2 ; freq_div:freq_div|clock_10Hz ; 4.334 ; 4.334 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_3 ; freq_div:freq_div|clock_10Hz ; 4.586 ; 4.586 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_4 ; freq_div:freq_div|clock_10Hz ; 4.629 ; 4.629 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_5 ; freq_div:freq_div|clock_10Hz ; 4.537 ; 4.537 ; Fall       ; freq_div:freq_div|clock_10Hz ;
; o_display2_6 ; freq_div:freq_div|clock_10Hz ; 4.714 ; 4.714 ; Fall       ; freq_div:freq_div|clock_10Hz ;
+--------------+------------------------------+-------+-------+------------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                          ; CLK_50MHz                          ; 86       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Khz_reg   ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_10Khz_reg  ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100hz_reg  ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100Khz_reg ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Khz_reg   ; freq_div:freq_div|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Mhz_reg   ; freq_div:freq_div|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_10Hz       ; freq_div:freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 46       ;
; Start_Stop                         ; freq_div:freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 8        ;
; freq_div:freq_div|clock_10Khz_reg  ; freq_div:freq_div|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100hz_reg  ; freq_div:freq_div|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; Start_Stop                         ; Start_Stop                         ; 0        ; 0        ; 0        ; 1        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; CLK_50MHz                          ; CLK_50MHz                          ; 86       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Khz_reg   ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Mhz_reg   ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_10Khz_reg  ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100hz_reg  ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100Khz_reg ; CLK_50MHz                          ; 1        ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Khz_reg   ; freq_div:freq_div|clock_1Khz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_1Mhz_reg   ; freq_div:freq_div|clock_1Mhz_reg   ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_10Hz       ; freq_div:freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 46       ;
; Start_Stop                         ; freq_div:freq_div|clock_10Hz       ; 0        ; 0        ; 0        ; 8        ;
; freq_div:freq_div|clock_10Khz_reg  ; freq_div:freq_div|clock_10Khz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100hz_reg  ; freq_div:freq_div|clock_100hz_reg  ; 12       ; 0        ; 0        ; 0        ;
; freq_div:freq_div|clock_100Khz_reg ; freq_div:freq_div|clock_100Khz_reg ; 12       ; 0        ; 0        ; 0        ;
; Start_Stop                         ; Start_Stop                         ; 0        ; 0        ; 0        ; 1        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 9     ; 9    ;
; Unconstrained Output Ports      ; 15    ; 15   ;
; Unconstrained Output Port Paths ; 65    ; 65   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Nov 06 15:47:20 2023
Info: Command: quartus_sta stopwatch -c stopwatch
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'stopwatch.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK_50MHz CLK_50MHz
    Info (332105): create_clock -period 1.000 -name freq_div:freq_div|clock_10Hz freq_div:freq_div|clock_10Hz
    Info (332105): create_clock -period 1.000 -name Start_Stop Start_Stop
    Info (332105): create_clock -period 1.000 -name freq_div:freq_div|clock_100hz_reg freq_div:freq_div|clock_100hz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:freq_div|clock_1Khz_reg freq_div:freq_div|clock_1Khz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:freq_div|clock_10Khz_reg freq_div:freq_div|clock_10Khz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:freq_div|clock_100Khz_reg freq_div:freq_div|clock_100Khz_reg
    Info (332105): create_clock -period 1.000 -name freq_div:freq_div|clock_1Mhz_reg freq_div:freq_div|clock_1Mhz_reg
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.588
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.588       -25.052 freq_div:freq_div|clock_10Hz 
    Info (332119):    -1.109        -8.226 CLK_50MHz 
    Info (332119):    -0.238        -0.308 freq_div:freq_div|clock_1Khz_reg 
    Info (332119):    -0.071        -0.146 freq_div:freq_div|clock_1Mhz_reg 
    Info (332119):    -0.064        -0.146 freq_div:freq_div|clock_10Khz_reg 
    Info (332119):    -0.063        -0.130 freq_div:freq_div|clock_100hz_reg 
    Info (332119):    -0.062        -0.096 freq_div:freq_div|clock_100Khz_reg 
    Info (332119):     0.379         0.000 Start_Stop 
Info (332146): Worst-case hold slack is 0.101
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.101         0.000 CLK_50MHz 
    Info (332119):     0.391         0.000 Start_Stop 
    Info (332119):     0.391         0.000 freq_div:freq_div|clock_100Khz_reg 
    Info (332119):     0.391         0.000 freq_div:freq_div|clock_100hz_reg 
    Info (332119):     0.391         0.000 freq_div:freq_div|clock_10Hz 
    Info (332119):     0.391         0.000 freq_div:freq_div|clock_10Khz_reg 
    Info (332119):     0.391         0.000 freq_div:freq_div|clock_1Khz_reg 
    Info (332119):     0.391         0.000 freq_div:freq_div|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -16.380 CLK_50MHz 
    Info (332119):    -1.222        -2.222 Start_Stop 
    Info (332119):    -0.500        -8.000 freq_div:freq_div|clock_10Hz 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.169
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.169        -7.696 freq_div:freq_div|clock_10Hz 
    Info (332119):    -0.032        -0.224 CLK_50MHz 
    Info (332119):     0.432         0.000 freq_div:freq_div|clock_1Khz_reg 
    Info (332119):     0.506         0.000 freq_div:freq_div|clock_1Mhz_reg 
    Info (332119):     0.508         0.000 freq_div:freq_div|clock_10Khz_reg 
    Info (332119):     0.509         0.000 freq_div:freq_div|clock_100hz_reg 
    Info (332119):     0.512         0.000 freq_div:freq_div|clock_100Khz_reg 
    Info (332119):     0.665         0.000 Start_Stop 
Info (332146): Worst-case hold slack is 0.013
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.013         0.000 CLK_50MHz 
    Info (332119):     0.215         0.000 Start_Stop 
    Info (332119):     0.215         0.000 freq_div:freq_div|clock_100Khz_reg 
    Info (332119):     0.215         0.000 freq_div:freq_div|clock_100hz_reg 
    Info (332119):     0.215         0.000 freq_div:freq_div|clock_10Hz 
    Info (332119):     0.215         0.000 freq_div:freq_div|clock_10Khz_reg 
    Info (332119):     0.215         0.000 freq_div:freq_div|clock_1Khz_reg 
    Info (332119):     0.215         0.000 freq_div:freq_div|clock_1Mhz_reg 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -16.380 CLK_50MHz 
    Info (332119):    -1.222        -2.222 Start_Stop 
    Info (332119):    -0.500        -8.000 freq_div:freq_div|clock_10Hz 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_100Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_100hz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_10Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_1Khz_reg 
    Info (332119):    -0.500        -4.000 freq_div:freq_div|clock_1Mhz_reg 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4546 megabytes
    Info: Processing ended: Mon Nov 06 15:47:21 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


