Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Sep 20 11:49:48 2018
| Host         : DESKTOP-O1BN88E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[19]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[20]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: seg_show/inst/div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 183 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.078        0.000                      0                  156        0.209        0.000                      0                  156        4.500        0.000                       0                   102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.078        0.000                      0                  156        0.209        0.000                      0                  156        4.500        0.000                       0                   102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.078ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.890ns (19.368%)  route 3.705ns (80.632%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.517     9.921    fsm_inst/counter
    SLICE_X10Y86         FDRE                                         r  fsm_inst/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.522    14.945    fsm_inst/CLK
    SLICE_X10Y86         FDRE                                         r  fsm_inst/counter_reg[0]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.999    fsm_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.890ns (19.368%)  route 3.705ns (80.632%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.517     9.921    fsm_inst/counter
    SLICE_X10Y86         FDRE                                         r  fsm_inst/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.522    14.945    fsm_inst/CLK
    SLICE_X10Y86         FDRE                                         r  fsm_inst/counter_reg[2]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.999    fsm_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.078ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.890ns (19.368%)  route 3.705ns (80.632%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.517     9.921    fsm_inst/counter
    SLICE_X10Y86         FDRE                                         r  fsm_inst/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.522    14.945    fsm_inst/CLK
    SLICE_X10Y86         FDRE                                         r  fsm_inst/counter_reg[3]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y86         FDRE (Setup_fdre_C_CE)      -0.169    14.999    fsm_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                          -9.921    
  -------------------------------------------------------------------
                         slack                                  5.078    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.890ns (20.657%)  route 3.419ns (79.343%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 14.943 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.230     9.634    fsm_inst/counter
    SLICE_X9Y87          FDRE                                         r  fsm_inst/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.520    14.943    fsm_inst/CLK
    SLICE_X9Y87          FDRE                                         r  fsm_inst/counter_reg[1]/C
                         clock pessimism              0.259    15.202    
                         clock uncertainty           -0.035    15.166    
    SLICE_X9Y87          FDRE (Setup_fdre_C_CE)      -0.205    14.961    fsm_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                          -9.634    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.401%)  route 3.269ns (78.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.081     9.484    fsm_inst/counter
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.521    14.944    fsm_inst/CLK
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[4]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X9Y88          FDRE (Setup_fdre_C_CE)      -0.205    14.962    fsm_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.401%)  route 3.269ns (78.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.081     9.484    fsm_inst/counter
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.521    14.944    fsm_inst/CLK
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[5]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X9Y88          FDRE (Setup_fdre_C_CE)      -0.205    14.962    fsm_inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.401%)  route 3.269ns (78.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.081     9.484    fsm_inst/counter
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.521    14.944    fsm_inst/CLK
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[6]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X9Y88          FDRE (Setup_fdre_C_CE)      -0.205    14.962    fsm_inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.478ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.159ns  (logic 0.890ns (21.401%)  route 3.269ns (78.599%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 14.944 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.081     9.484    fsm_inst/counter
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.521    14.944    fsm_inst/CLK
    SLICE_X9Y88          FDRE                                         r  fsm_inst/counter_reg[7]/C
                         clock pessimism              0.259    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X9Y88          FDRE (Setup_fdre_C_CE)      -0.205    14.962    fsm_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  5.478    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.890ns (21.261%)  route 3.296ns (78.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.108     9.512    fsm_inst/counter
    SLICE_X12Y92         FDRE                                         r  fsm_inst/counter_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.523    14.946    fsm_inst/CLK
    SLICE_X12Y92         FDRE                                         r  fsm_inst/counter_reg[20]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y92         FDRE (Setup_fdre_C_CE)      -0.169    15.000    fsm_inst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.489    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 fsm_inst/FSM_onehot_state_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/counter_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.186ns  (logic 0.890ns (21.261%)  route 3.296ns (78.739%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.946ns = ( 14.946 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.723     5.326    fsm_inst/CLK
    SLICE_X6Y92          FDRE                                         r  fsm_inst/FSM_onehot_state_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y92          FDRE (Prop_fdre_C_Q)         0.518     5.844 r  fsm_inst/FSM_onehot_state_reg[19]/Q
                         net (fo=11, routed)          1.230     7.074    fsm_inst/FSM_onehot_state_reg_n_0_[19]
    SLICE_X8Y93          LUT4 (Prop_lut4_I1_O)        0.124     7.198 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_10/O
                         net (fo=1, routed)           0.510     7.708    fsm_inst/FSM_onehot_next_state_reg[20]_i_10_n_0
    SLICE_X7Y93          LUT6 (Prop_lut6_I4_O)        0.124     7.832 r  fsm_inst/FSM_onehot_next_state_reg[20]_i_4/O
                         net (fo=2, routed)           0.448     8.280    fsm_inst/FSM_onehot_next_state_reg[20]_i_4_n_0
    SLICE_X6Y93          LUT5 (Prop_lut5_I0_O)        0.124     8.404 r  fsm_inst/counter[31]_i_1__0/O
                         net (fo=32, routed)          1.108     9.512    fsm_inst/counter
    SLICE_X12Y92         FDRE                                         r  fsm_inst/counter_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         1.523    14.946    fsm_inst/CLK
    SLICE_X12Y92         FDRE                                         r  fsm_inst/counter_reg[21]/C
                         clock pessimism              0.259    15.205    
                         clock uncertainty           -0.035    15.169    
    SLICE_X12Y92         FDRE (Setup_fdre_C_CE)      -0.169    15.000    fsm_inst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 fsm_inst/num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/num1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.484%)  route 0.155ns (45.516%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    fsm_inst/CLK
    SLICE_X4Y92          FDRE                                         r  fsm_inst/num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  fsm_inst/num1_reg[0]/Q
                         net (fo=8, routed)           0.155     1.818    fsm_inst/num1_reg[3]_0[0]
    SLICE_X3Y92          LUT6 (Prop_lut6_I2_O)        0.045     1.863 r  fsm_inst/num1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.863    fsm_inst/num1[3]_i_2_n_0
    SLICE_X3Y92          FDRE                                         r  fsm_inst/num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.041    fsm_inst/CLK
    SLICE_X3Y92          FDRE                                         r  fsm_inst/num1_reg[3]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.092     1.653    fsm_inst/num1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 fsm_inst/num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/num1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.325%)  route 0.156ns (45.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    fsm_inst/CLK
    SLICE_X4Y92          FDRE                                         r  fsm_inst/num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  fsm_inst/num1_reg[0]/Q
                         net (fo=8, routed)           0.156     1.819    fsm_inst/num1_reg[3]_0[0]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.045     1.864 r  fsm_inst/num1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    fsm_inst/num1[2]_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  fsm_inst/num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.041    fsm_inst/CLK
    SLICE_X3Y92          FDRE                                         r  fsm_inst/num1_reg[2]/C
                         clock pessimism             -0.479     1.561    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.091     1.652    fsm_inst/num1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fsm_inst/num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/num0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.338%)  route 0.163ns (46.662%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.603     1.522    fsm_inst/CLK
    SLICE_X1Y92          FDRE                                         r  fsm_inst/num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  fsm_inst/num0_reg[0]/Q
                         net (fo=8, routed)           0.163     1.826    fsm_inst/num[0][0]
    SLICE_X2Y92          LUT5 (Prop_lut5_I3_O)        0.045     1.871 r  fsm_inst/num0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.871    fsm_inst/num0[2]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  fsm_inst/num0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.041    fsm_inst/CLK
    SLICE_X2Y92          FDRE                                         r  fsm_inst/num0_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.659    fsm_inst/num0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 fsm_inst/num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/num0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.338%)  route 0.163ns (46.662%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.603     1.522    fsm_inst/CLK
    SLICE_X1Y92          FDRE                                         r  fsm_inst/num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  fsm_inst/num0_reg[0]/Q
                         net (fo=8, routed)           0.163     1.826    fsm_inst/num[0][0]
    SLICE_X2Y92          LUT6 (Prop_lut6_I1_O)        0.045     1.871 r  fsm_inst/num0[3]_i_2/O
                         net (fo=1, routed)           0.000     1.871    fsm_inst/num0[3]_i_2_n_0
    SLICE_X2Y92          FDRE                                         r  fsm_inst/num0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.041    fsm_inst/CLK
    SLICE_X2Y92          FDRE                                         r  fsm_inst/num0_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.121     1.659    fsm_inst/num0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fsm_inst/num0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/num0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (53.034%)  route 0.165ns (46.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.603     1.522    fsm_inst/CLK
    SLICE_X1Y92          FDRE                                         r  fsm_inst/num0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  fsm_inst/num0_reg[0]/Q
                         net (fo=8, routed)           0.165     1.828    fsm_inst/num[0][0]
    SLICE_X2Y92          LUT4 (Prop_lut4_I3_O)        0.045     1.873 r  fsm_inst/num0[1]_i_1/O
                         net (fo=1, routed)           0.000     1.873    fsm_inst/num0[1]_i_1_n_0
    SLICE_X2Y92          FDRE                                         r  fsm_inst/num0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.876     2.041    fsm_inst/CLK
    SLICE_X2Y92          FDRE                                         r  fsm_inst/num0_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDRE (Hold_fdre_C_D)         0.120     1.658    fsm_inst/num0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 fsm_inst/sum_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/sum_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.250%)  route 0.133ns (41.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    fsm_inst/CLK
    SLICE_X4Y91          FDRE                                         r  fsm_inst/sum_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  fsm_inst/sum_reg[1]/Q
                         net (fo=17, routed)          0.133     1.796    fsm_inst/sum_reg[3]_0[1]
    SLICE_X5Y91          LUT6 (Prop_lut6_I2_O)        0.045     1.841 r  fsm_inst/sum[2]_i_1/O
                         net (fo=1, routed)           0.000     1.841    fsm_inst/sum[2]_i_1_n_0
    SLICE_X5Y91          FDRE                                         r  fsm_inst/sum_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.038    fsm_inst/CLK
    SLICE_X5Y91          FDRE                                         r  fsm_inst/sum_reg[2]/C
                         clock pessimism             -0.503     1.534    
    SLICE_X5Y91          FDRE (Hold_fdre_C_D)         0.091     1.625    fsm_inst/sum_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 fsm_inst/num1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/num1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.492%)  route 0.155ns (45.508%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.602     1.521    fsm_inst/CLK
    SLICE_X4Y92          FDRE                                         r  fsm_inst/num1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  fsm_inst/num1_reg[0]/Q
                         net (fo=8, routed)           0.155     1.818    fsm_inst/num1_reg[3]_0[0]
    SLICE_X4Y92          LUT3 (Prop_lut3_I0_O)        0.045     1.863 r  fsm_inst/num1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.863    fsm_inst/num1[0]_i_1_n_0
    SLICE_X4Y92          FDRE                                         r  fsm_inst/num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.873     2.038    fsm_inst/CLK
    SLICE_X4Y92          FDRE                                         r  fsm_inst/num1_reg[0]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X4Y92          FDRE (Hold_fdre_C_D)         0.092     1.613    fsm_inst/num1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 seg_show/inst/div_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_show/inst/div_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    seg_show/inst/clk
    SLICE_X51Y96         FDRE                                         r  seg_show/inst/div_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  seg_show/inst/div_clk_reg/Q
                         net (fo=2, routed)           0.168     1.794    seg_show/inst/div_clk_reg_0
    SLICE_X51Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.839 r  seg_show/inst/div_clk_i_1/O
                         net (fo=1, routed)           0.000     1.839    seg_show/inst/div_clk_i_1_n_0
    SLICE_X51Y96         FDRE                                         r  seg_show/inst/div_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     2.000    seg_show/inst/clk
    SLICE_X51Y96         FDRE                                         r  seg_show/inst/div_clk_reg/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.091     1.575    seg_show/inst/div_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 seg_show/inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_show/inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.564     1.483    seg_show/inst/clk
    SLICE_X50Y92         FDRE                                         r  seg_show/inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  seg_show/inst/cnt_reg[6]/Q
                         net (fo=2, routed)           0.125     1.773    seg_show/inst/cnt_reg[6]
    SLICE_X50Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.883 r  seg_show/inst/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.883    seg_show/inst/cnt_reg[4]_i_1_n_5
    SLICE_X50Y92         FDRE                                         r  seg_show/inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.834     1.999    seg_show/inst/clk
    SLICE_X50Y92         FDRE                                         r  seg_show/inst/cnt_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.134     1.617    seg_show/inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 seg_show/inst/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_show/inst/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.565     1.484    seg_show/inst/clk
    SLICE_X50Y95         FDRE                                         r  seg_show/inst/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y95         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  seg_show/inst/cnt_reg[18]/Q
                         net (fo=2, routed)           0.126     1.774    seg_show/inst/cnt_reg[18]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.884 r  seg_show/inst/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    seg_show/inst/cnt_reg[16]_i_1_n_5
    SLICE_X50Y95         FDRE                                         r  seg_show/inst/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=101, routed)         0.835     2.000    seg_show/inst/clk
    SLICE_X50Y95         FDRE                                         r  seg_show/inst/cnt_reg[18]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X50Y95         FDRE (Hold_fdre_C_D)         0.134     1.618    seg_show/inst/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y93     fsm_inst/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y93     fsm_inst/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y93     fsm_inst/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     fsm_inst/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y92     fsm_inst/FSM_onehot_state_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     fsm_inst/FSM_onehot_state_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y92     fsm_inst/FSM_onehot_state_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     fsm_inst/activate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y90     fsm_inst/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    fsm_inst/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    fsm_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y91    fsm_inst/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     fsm_inst/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    fsm_inst/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    fsm_inst/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y92    fsm_inst/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     fsm_inst/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y95    fsm_inst/counter_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y95    fsm_inst/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     fsm_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y93     fsm_inst/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     fsm_inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y93     fsm_inst/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y93     fsm_inst/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     fsm_inst/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     fsm_inst/FSM_onehot_state_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y92     fsm_inst/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     fsm_inst/FSM_onehot_state_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y92     fsm_inst/FSM_onehot_state_reg[8]/C



