
---------- Begin Simulation Statistics ----------
final_tick                               679622550000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  76104                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701956                       # Number of bytes of host memory used
host_op_rate                                    76332                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8949.00                       # Real time elapsed on the host
host_tick_rate                               75943972                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   681056172                       # Number of instructions simulated
sim_ops                                     683093779                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.679623                       # Number of seconds simulated
sim_ticks                                679622550000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            84.484015                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               85412574                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101099094                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8659449                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        132758049                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          14431833                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       14549421                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          117588                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171271339                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1082962                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018213                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          5524628                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 151212055                       # Number of branches committed
system.cpu0.commit.bw_lim_events             20446610                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058501                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       87381571                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           623663703                       # Number of instructions committed
system.cpu0.commit.committedOps             624683196                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1145654768                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.545263                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.357239                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    857143307     74.82%     74.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    167534438     14.62%     89.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     43964608      3.84%     93.28% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     33330403      2.91%     96.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     15346471      1.34%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4680468      0.41%     97.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1592012      0.14%     98.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1616451      0.14%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     20446610      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1145654768                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            13130527                       # Number of function calls committed.
system.cpu0.commit.int_insts                604978943                       # Number of committed integer instructions.
system.cpu0.commit.loads                    190160026                       # Number of loads committed
system.cpu0.commit.membars                    2037591                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037597      0.33%      0.33% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       347125693     55.57%     55.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4400507      0.70%     56.60% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1542070      0.25%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.85% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      191178231     30.60%     87.45% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      78399048     12.55%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        624683196                       # Class of committed instruction
system.cpu0.commit.refs                     269577307                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  623663703                       # Number of Instructions Simulated
system.cpu0.committedOps                    624683196                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.165975                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.165975                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            236374527                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3142618                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            83607060                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             724346612                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               407830031                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                506428188                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               5533714                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10036021                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              4334946                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171271339                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                128943005                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    743063924                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              2927949                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     744029571                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 203                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1257                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17337420                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.126789                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         408767225                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          99844407                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550790                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1160501406                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.642007                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.878532                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               623478187     53.72%     53.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               401973343     34.64%     88.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                83378743      7.18%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                39013239      3.36%     98.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 6513850      0.56%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 4665278      0.40%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  457060      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 1018742      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    2964      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1160501406                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      190338774                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             5591386                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               161680133                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.519724                       # Inst execution rate
system.cpu0.iew.exec_refs                   318051769                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  97194222                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              179004649                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            220579241                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021141                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2435127                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           100488928                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          712044393                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            220857547                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4289327                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            702064252                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                737993                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9372013                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               5533714                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             11463353                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       219182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        15376703                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8565                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        10143                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4270668                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     30419215                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     21071636                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         10143                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       686192                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4905194                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                303935441                       # num instructions consuming a value
system.cpu0.iew.wb_count                    693941509                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.842006                       # average fanout of values written-back
system.cpu0.iew.wb_producers                255915450                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.513711                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     694000414                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               866100322                       # number of integer regfile reads
system.cpu0.int_regfile_writes              441670918                       # number of integer regfile writes
system.cpu0.ipc                              0.461686                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.461686                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038639      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            378693380     53.61%     53.90% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4406334      0.62%     54.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1542696      0.22%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           223066011     31.58%     86.32% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           96606469     13.68%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             706353580                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     55                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                106                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2338950                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003311                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 393411     16.82%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    52      0.00%     16.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                 444822     19.02%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     35.84% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1268721     54.24%     90.08% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               231940      9.92%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             706653836                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2575697098                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    693941458                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        799415025                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 708985391                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                706353580                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3059002                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       87361112                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           149689                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           501                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     20363571                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1160501406                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.608662                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.844641                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          657661066     56.67%     56.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          346841805     29.89%     86.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          124381242     10.72%     97.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           21495795      1.85%     99.13% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            6827100      0.59%     99.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1278420      0.11%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1652157      0.14%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             262104      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             101717      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1160501406                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.522899                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         12084571                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6482408                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           220579241                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          100488928                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    880                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1350840180                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8908041                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              199062800                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399063941                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               7418779                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               414545577                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              14379358                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                22585                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            891053081                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             720368678                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          460521734                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                503285308                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              15698441                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               5533714                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             37980588                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                61457725                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       891053037                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         93419                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2860                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 16982623                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2848                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1837261927                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1438987186                       # The number of ROB writes
system.cpu0.timesIdled                       12087992                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  847                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            72.648985                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                6731939                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             9266391                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1006650                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         10062161                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            784372                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         947758                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          163386                       # Number of indirect misses.
system.cpu1.branchPred.lookups               12371875                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        10133                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017938                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           574274                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  10114930                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2660176                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054482                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        6354245                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            57392469                       # Number of instructions committed
system.cpu1.commit.committedOps              58410583                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    240677195                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.242693                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.052315                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    219428208     91.17%     91.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      9952878      4.14%     95.31% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3791319      1.58%     96.88% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2020581      0.84%     97.72% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1346093      0.56%     98.28% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       878532      0.37%     98.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       440972      0.18%     98.83% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       158436      0.07%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2660176      1.11%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    240677195                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1443025                       # Number of function calls committed.
system.cpu1.commit.int_insts                 55974649                       # Number of committed integer instructions.
system.cpu1.commit.loads                     14461340                       # Number of loads committed
system.cpu1.commit.membars                    2036000                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2036000      3.49%      3.49% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        34548302     59.15%     62.63% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         248003      0.42%     63.06% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          493477      0.84%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.90% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       15479278     26.50%     90.40% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       5605511      9.60%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         58410583                       # Class of committed instruction
system.cpu1.commit.refs                      21084801                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   57392469                       # Number of Instructions Simulated
system.cpu1.committedOps                     58410583                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.231488                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.231488                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            200507506                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               439657                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6347826                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              67810756                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 8821259                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 29335940                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                574579                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               881452                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2612633                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   12371875                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  8871911                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    230805515                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                94122                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      70000346                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2013910                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050943                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          10039446                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7516311                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.288239                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         241851917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.293646                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.751213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               197078446     81.49%     81.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                28894665     11.95%     93.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 9773063      4.04%     97.48% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3673903      1.52%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 1059495      0.44%     99.43% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  916228      0.38%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  455875      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                       9      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     233      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           241851917                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1003613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              611141                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                10942901                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.257361                       # Inst execution rate
system.cpu1.iew.exec_refs                    22361911                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   6788661                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              166700557                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             15676098                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018618                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           768950                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7003621                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           64755910                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             15573250                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           659253                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             62501519                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                783955                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3731386                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                574579                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              5833756                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        22201                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          758331                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6070                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          337                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1214758                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       380160                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           301                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        78130                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        533011                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 36886666                       # num instructions consuming a value
system.cpu1.iew.wb_count                     62093992                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.821847                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 30315206                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.255683                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      62119091                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                79673316                       # number of integer regfile reads
system.cpu1.int_regfile_writes               44117120                       # number of integer regfile writes
system.cpu1.ipc                              0.236324                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.236324                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036099      3.22%      3.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             37884178     59.98%     63.20% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              248052      0.39%     63.60% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               493574      0.78%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.38% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            16705887     26.45%     90.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5792970      9.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              63160772                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1933593                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.030614                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 248959     12.88%     12.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  4753      0.25%     13.12% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                 446464     23.09%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     36.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1079668     55.84%     92.05% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               153745      7.95%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              63058250                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         370207202                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     62093980                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         71101502                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  61701056                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 63160772                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054854                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        6345326                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           100176                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           372                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      3114462                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    241851917                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.261155                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.740252                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          202778746     83.84%     83.84% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           25565159     10.57%     94.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            8117408      3.36%     97.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2078859      0.86%     98.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            2296934      0.95%     99.58% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             432676      0.18%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             356906      0.15%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             170164      0.07%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              55065      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      241851917                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260075                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6744976                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1117740                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            15676098                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7003621                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       242855530                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1116373216                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              179794689                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             41368463                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               7153020                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                10353978                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               2433733                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                16441                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             85775772                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              66929284                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           47870242                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 29928033                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              11303948                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                574579                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             21173294                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 6501779                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        85775760                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27344                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               603                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 14214404                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           603                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   302781600                       # The number of ROB reads
system.cpu1.rob.rob_writes                  130706974                       # The number of ROB writes
system.cpu1.timesIdled                          39839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5472083                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              4410092                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16265171                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              13930                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1699509                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      7431263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      14803534                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       786770                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       472936                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     37015010                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      7711621                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     74006846                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        8184557                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5033790                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2799509                       # Transaction distribution
system.membus.trans_dist::CleanEvict          4572725                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              349                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            259                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2396655                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2396652                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5033792                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           243                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     22233974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22233974                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    654716864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               654716864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              517                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7431298                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7431298    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7431298                       # Request fanout histogram
system.membus.respLayer1.occupancy        38940052489                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         27935562214                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               4.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   679622550000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   679622550000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean      1113505625                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1248290516.373985                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value      4597000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2833847000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   675168527500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4454022500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    113141952                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       113141952                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    113141952                       # number of overall hits
system.cpu0.icache.overall_hits::total      113141952                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15801053                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15801053                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15801053                       # number of overall misses
system.cpu0.icache.overall_misses::total     15801053                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 271945687997                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 271945687997                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 271945687997                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 271945687997                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    128943005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    128943005                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    128943005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    128943005                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.122543                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.122543                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.122543                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.122543                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17210.605394                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17210.605394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17210.605394                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17210.605394                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2565                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    41.370968                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14213759                       # number of writebacks
system.cpu0.icache.writebacks::total         14213759                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1587259                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1587259                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1587259                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1587259                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14213794                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14213794                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14213794                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14213794                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 243204520997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 243204520997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 243204520997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 243204520997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110233                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110233                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110233                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110233                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17110.457700                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17110.457700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17110.457700                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17110.457700                       # average overall mshr miss latency
system.cpu0.icache.replacements              14213759                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    113141952                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      113141952                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15801053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15801053                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 271945687997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 271945687997                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    128943005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    128943005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.122543                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.122543                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17210.605394                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17210.605394                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1587259                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1587259                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14213794                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14213794                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 243204520997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 243204520997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110233                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17110.457700                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17110.457700                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999913                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          127355639                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14213761                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.960024                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999913                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        272099803                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       272099803                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    243496887                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       243496887                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    243496887                       # number of overall hits
system.cpu0.dcache.overall_hits::total      243496887                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     35412610                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      35412610                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     35412610                       # number of overall misses
system.cpu0.dcache.overall_misses::total     35412610                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1097313461752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1097313461752                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1097313461752                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1097313461752                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    278909497                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    278909497                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    278909497                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    278909497                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.126968                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.126968                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.126968                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.126968                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30986.517564                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30986.517564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30986.517564                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30986.517564                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     10464733                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        45169                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           859676                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            804                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    12.172880                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    56.180348                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     21327544                       # number of writebacks
system.cpu0.dcache.writebacks::total         21327544                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     14480755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     14480755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     14480755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     14480755                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     20931855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     20931855                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     20931855                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     20931855                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 466734906492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 466734906492                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 466734906492                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 466734906492                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075049                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075049                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075049                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075049                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22297.828190                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22297.828190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22297.828190                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22297.828190                       # average overall mshr miss latency
system.cpu0.dcache.replacements              21327544                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    178641015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      178641015                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     21871259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     21871259                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 624693829500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 624693829500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    200512274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    200512274                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109077                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 28562.316852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 28562.316852                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      5824006                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      5824006                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     16047253                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     16047253                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 330302990500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 330302990500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.080031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.080031                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20583.148437                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20583.148437                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     64855872                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      64855872                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     13541351                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     13541351                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 472619632252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 472619632252                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     78397223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     78397223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.172727                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.172727                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 34901.955665                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34901.955665                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      8656749                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      8656749                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4884602                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4884602                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 136431915992                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 136431915992                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.062306                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.062306                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 27931.019967                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27931.019967                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1137                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          767                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6087000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6087000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1904                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.402836                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.402836                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  7936.114733                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  7936.114733                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       489500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       489500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006303                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006303                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 40791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 40791.666667                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1689                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       640000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       640000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1840                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.082065                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.082065                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4238.410596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4238.410596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          151                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       489000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       489000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.082065                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.082065                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3238.410596                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3238.410596                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       610385                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         610385                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       407828                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       407828                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  34483741500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  34483741500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018213                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018213                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.400533                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.400533                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 84554.619840                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 84554.619840                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       407828                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       407828                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  34075913500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  34075913500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.400533                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.400533                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 83554.619840                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 83554.619840                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.977964                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          265450042                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         21339386                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.439441                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           183500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.977964                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999311                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        581202326                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       581202326                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            13264365                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            18197401                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               46108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              266817                       # number of demand (read+write) hits
system.l2.demand_hits::total                 31774691                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           13264365                       # number of overall hits
system.l2.overall_hits::.cpu0.data           18197401                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              46108                       # number of overall hits
system.l2.overall_hits::.cpu1.data             266817                       # number of overall hits
system.l2.overall_hits::total                31774691                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            949425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3129317                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              5197                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1130746                       # number of demand (read+write) misses
system.l2.demand_misses::total                5214685                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           949425                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3129317                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             5197                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1130746                       # number of overall misses
system.l2.overall_misses::total               5214685                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  79166466999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 255281720862                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    481336500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 115537026650                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     450466551011                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  79166466999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 255281720862                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    481336500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 115537026650                       # number of overall miss cycles
system.l2.overall_miss_latency::total    450466551011                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14213790                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        21326718                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           51305                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1397563                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             36989376                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14213790                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       21326718                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          51305                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1397563                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            36989376                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.066796                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.146732                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.101296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.809084                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140978                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.066796                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.146732                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.101296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.809084                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140978                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83383.592173                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 81577.456315                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92618.145084                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102177.700960                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 86384.230497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83383.592173                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 81577.456315                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92618.145084                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102177.700960                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 86384.230497                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             209757                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      5762                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      36.403506                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1777181                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             2799510                       # number of writebacks
system.l2.writebacks::total                   2799510                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             11                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          60465                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             32                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           7798                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               68306                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            11                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         60465                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            32                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          7798                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              68306                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       949414                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3068852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         5165                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1122948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5146379                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       949414                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3068852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         5165                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1122948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      2356057                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          7502436                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  69671615499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 220515621429                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    427934501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 103804368178                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 394419539607                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  69671615499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 220515621429                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    427934501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 103804368178                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 213029606992                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 607449146599                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.066795                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.143897                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.100672                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.803504                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.139131                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.066795                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.143897                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.100672                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.803504                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.202827                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73383.808854                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 71856.062602                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82852.759148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92439.158517                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 76640.204619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73383.808854                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 71856.062602                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82852.759148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92439.158517                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90417.849395                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80966.921490                       # average overall mshr miss latency
system.l2.replacements                       14946379                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6401278                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6401278                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6401278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6401278                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     30461836                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         30461836                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     30461836                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     30461836                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      2356057                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        2356057                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 213029606992                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 213029606992                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90417.849395                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90417.849395                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   21                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            77                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 84                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1578000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       122000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1700000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           13                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.836957                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.538462                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 20493.506494                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 17428.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 20238.095238                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           77                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            84                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1555500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       143000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1698500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.836957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.538462                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20201.298701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20428.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20220.238095                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.777778                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        20500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       146000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       166500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.777778                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20857.142857                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20812.500000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          3604248                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           106556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3710804                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1676740                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         748313                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2425053                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 123019244741                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  75487278433                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  198506523174                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      5280988                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       854869                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6135857                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.317505                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875354                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395226                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 73368.109988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 100876.609698                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81856.571042                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        25887                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         3047                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            28934                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1650853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       745266                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2396119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 104569445772                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  67796565448                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 172366011220                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.312603                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.871790                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.390511                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 63342.675436                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 90969.620844                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71935.497035                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      13264365                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         46108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           13310473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       949425                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         5197                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           954622                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  79166466999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    481336500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  79647803499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14213790                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        51305                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14265095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.066796                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.101296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.066920                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83383.592173                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92618.145084                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83433.865445                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           11                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           32                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       949414                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         5165                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       954579                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  69671615499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    427934501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  70099550000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.066795                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.100672                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.066917                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73383.808854                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82852.759148                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73435.043092                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     14593153                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       160261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          14753414                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1452577                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       382433                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1835010                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 132262476121                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  40049748217                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 172312224338                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     16045730                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       542694                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16588424                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.090527                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.704694                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.110620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91053.676412                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104723.567833                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93902.607799                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        34578                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4751                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        39329                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1417999                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       377682                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1795681                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 115946175657                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  36007802730                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 151953978387                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.088372                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.695939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.108249                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 81767.459397                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95338.943159                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84621.922483                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          190                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           10                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               200                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          294                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           12                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             306                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4505996                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       255500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4761496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          484                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           22                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           506                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.607438                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.545455                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.604743                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 15326.517007                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 21291.666667                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 15560.444444                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           67                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          228                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          239                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      4566487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       219500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      4785987                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.471074                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.472332                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20028.451754                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19954.545455                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20025.050209                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999844                       # Cycle average of tags in use
system.l2.tags.total_refs                    76068520                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14946642                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.089338                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.142799                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.852824                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.410746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.026691                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.815201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.751584                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.392856                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.060200                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.178293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000417                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.043988                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.324244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            40                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.625000                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.375000                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 605771634                       # Number of tag accesses
system.l2.tags.data_accesses                605771634                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      60762432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     196449408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        330560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      71872960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    146132928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          475548288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     60762432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       330560                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      61092992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    179168576                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       179168576                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         949413                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3069522                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           5165                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1123015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      2283327                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7430442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2799509                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2799509                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         89406145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        289056636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           486388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        105754231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    215020717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             699724116                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     89406145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       486388                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89892532                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      263629534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            263629534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      263629534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        89406145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       289056636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          486388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       105754231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    215020717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            963353650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2034599.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    949413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2269752.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      5165.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1099797.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   2253602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004199252250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       123151                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       123151                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            13601039                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1917246                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     7430444                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2799509                       # Number of write requests accepted
system.mem_ctrls.readBursts                   7430444                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2799509                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 852715                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                764910                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            221704                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            295643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            266689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            267114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1109624                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            883056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            315965                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            309592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            271274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            265094                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           259577                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           417530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           415602                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           753321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           214324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           311620                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             91376                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            167460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            135631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            119953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            113233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            171481                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            177313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            154608                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            130623                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            121111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           111839                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           137110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           141780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            88628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            86326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            86110                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.08                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 206403908547                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32888645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            329736327297                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31379.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50129.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         2                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4535145                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1372449                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.95                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               7430444                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2799509                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3157763                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1007346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  451540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  321968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  248334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  195931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  165963                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  144291                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  125186                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  112831                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 126713                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 210088                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 108191                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  63635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  51641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  40383                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  29010                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  14423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    578                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  56165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  95853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 116324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 122185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 124222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 125703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 130171                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 130420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 131119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 132848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 127731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 127073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 126032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 124674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 124348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 126145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   9959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   3490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   3366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     81                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      2704703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    203.787444                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   122.405203                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   260.846959                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1530022     56.57%     56.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       565875     20.92%     77.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       157839      5.84%     83.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        98163      3.63%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       113156      4.18%     91.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        35969      1.33%     92.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25271      0.93%     93.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        19486      0.72%     94.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       158922      5.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      2704703                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       123151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.411885                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    307.176993                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095       123146    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::98304-102399            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        123151                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       123151                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.521035                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.481113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.225773                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            98668     80.12%     80.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3195      2.59%     82.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            11480      9.32%     92.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5689      4.62%     96.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2140      1.74%     98.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              896      0.73%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              499      0.41%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              243      0.20%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              156      0.13%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               71      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               47      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               32      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                9      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29               10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        123151                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              420974656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                54573760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               130213248                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               475548416                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            179168576                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       619.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       191.60                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    699.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    263.63                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.34                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  679622538500                       # Total gap between requests
system.mem_ctrls.avgGap                      66434.57                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     60762432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    145264128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       330560                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     70387008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    144230528                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    130213248                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 89406144.631310418248                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 213742360.373416095972                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 486387.627956135315                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 103567793.623092696071                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 212221516.193069219589                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 191596420.689690172672                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       949413                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3069522                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         5165                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1123015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      2283329                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2799509                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  30584015271                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 101361302719                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    210605788                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  57332335937                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 140248067582                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16720591815563                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32213.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     33021.85                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40775.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51052.16                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     61422.63                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5972687.29                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    68.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7985140380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           4244179995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20765554740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4716410940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53648237760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     294247252500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13187899200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       398794675515                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        586.788469                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  31359497619                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22693840000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 625569212381                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          11326539000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           6020167890                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         26199423180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5904107100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53648237760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     296016853980                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      11697708480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       410813037390                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        604.472346                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  27131221075                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22693840000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 629797488925                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                159                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean      6972960500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   32154775893.591072                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     96.25%     96.25% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.25%     97.50% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.25%     98.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.25%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        34500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 249929077500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             80                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   121785710000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 557836840000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      8819713                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         8819713                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      8819713                       # number of overall hits
system.cpu1.icache.overall_hits::total        8819713                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        52198                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         52198                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        52198                       # number of overall misses
system.cpu1.icache.overall_misses::total        52198                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1153657500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1153657500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1153657500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1153657500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      8871911                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      8871911                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      8871911                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      8871911                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.005884                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005884                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.005884                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005884                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22101.565194                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22101.565194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22101.565194                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22101.565194                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          192                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        51273                       # number of writebacks
system.cpu1.icache.writebacks::total            51273                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          893                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          893                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          893                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          893                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        51305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        51305                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        51305                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        51305                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1072546000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1072546000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1072546000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1072546000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.005783                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005783                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.005783                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005783                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 20905.291882                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 20905.291882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 20905.291882                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 20905.291882                       # average overall mshr miss latency
system.cpu1.icache.replacements                 51273                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      8819713                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        8819713                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        52198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        52198                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1153657500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1153657500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      8871911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      8871911                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.005884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005884                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22101.565194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22101.565194                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          893                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          893                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        51305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        51305                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1072546000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1072546000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.005783                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005783                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 20905.291882                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 20905.291882                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.983077                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            8772335                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            51273                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           171.090730                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        358000000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.983077                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999471                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999471                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         17795127                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        17795127                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16261115                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16261115                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16261115                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16261115                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4063080                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4063080                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4063080                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4063080                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 381341465846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 381341465846                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 381341465846                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 381341465846                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     20324195                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     20324195                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     20324195                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     20324195                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.199913                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.199913                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.199913                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.199913                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 93855.268871                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 93855.268871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 93855.268871                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 93855.268871                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1167124                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       230488                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            22412                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1943                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.075852                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   118.624807                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1397273                       # number of writebacks
system.cpu1.dcache.writebacks::total          1397273                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3082725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3082725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3082725                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3082725                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       980355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       980355                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       980355                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       980355                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  85286910451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  85286910451                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  85286910451                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  85286910451                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.048236                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.048236                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.048236                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.048236                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86995.945806                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86995.945806                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86995.945806                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86995.945806                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1397273                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12432633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12432633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      2286484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2286484                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 177684042000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 177684042000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     14719117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     14719117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.155341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.155341                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77710.599331                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77710.599331                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      1743489                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1743489                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       542995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       542995                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  42981826000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  42981826000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036890                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 79156.946197                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 79156.946197                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3828482                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3828482                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1776596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1776596                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 203657423846                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 203657423846                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5605078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5605078                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.316962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.316962                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 114633.503535                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 114633.503535                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1339236                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1339236                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       437360                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       437360                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  42305084451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  42305084451                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.078029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.078029                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 96728.288940                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 96728.288940                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          317                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          147                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6152000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6152000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          464                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.316810                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.316810                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 41850.340136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 41850.340136                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          146                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002155                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002155                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          334                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          110                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       673000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       673000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          444                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.247748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.247748                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6118.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6118.181818                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          110                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       563000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       563000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.247748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.247748                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5118.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5118.181818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       588661                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         588661                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       429277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       429277                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36552550500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36552550500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017938                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.421712                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.421712                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 85149.100697                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 85149.100697                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       429277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       429277                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  36123273500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  36123273500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.421712                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.421712                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 84149.100697                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 84149.100697                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.683257                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18258100                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1409512                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.953490                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        358011500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.683257                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.927602                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.927602                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         44095623                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        44095623                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 679622550000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30854289                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      9200788                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     30588549                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        12146869                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          4134539                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              97                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             368                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           261                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            629                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6159263                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6159262                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14265099                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16589191                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          506                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          506                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42641342                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     63994711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       153883                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      4204671                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             110994607                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1819363072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2729874432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      6564992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    178872576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4734675072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        19105706                       # Total snoops (count)
system.tol2bus.snoopTraffic                 180722176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         56096810                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.168784                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.396431                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               47101516     83.96%     83.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                8522358     15.19%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 472936      0.84%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           56096810                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        73994359013                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       32028811010                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21574961936                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        2115246784                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          76990433                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           145836                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1357116795000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 132165                       # Simulator instruction rate (inst/s)
host_mem_usage                                 718512                       # Number of bytes of host memory used
host_op_rate                                   132805                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6978.98                       # Real time elapsed on the host
host_tick_rate                               97076446                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   922375302                       # Number of instructions simulated
sim_ops                                     926846096                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.677494                       # Number of seconds simulated
sim_ticks                                677494245000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            88.435234                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               16109723                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            18216408                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2895031                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         32546421                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            843721                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1055809                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          212088                       # Number of indirect misses.
system.cpu0.branchPred.lookups               37341259                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       131657                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        186551                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2315361                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  21277763                       # Number of branches committed
system.cpu0.commit.bw_lim_events              6185554                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3083374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       51420157                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           117641059                       # Number of instructions committed
system.cpu0.commit.committedOps             119011350                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    657001381                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.181143                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.942604                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    615716164     93.72%     93.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     19764025      3.01%     96.72% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      5072206      0.77%     97.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      6207216      0.94%     98.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      1550241      0.24%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       806447      0.12%     98.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1133062      0.17%     98.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       566466      0.09%     99.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      6185554      0.94%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    657001381                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     17922                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1721473                       # Number of function calls committed.
system.cpu0.commit.int_insts                115438108                       # Number of committed integer instructions.
system.cpu0.commit.loads                     37742792                       # Number of loads committed
system.cpu0.commit.membars                    2117262                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2121366      1.78%      1.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68551938     57.60%     59.38% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        1249170      1.05%     60.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv          601104      0.51%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          2736      0.00%     60.94% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          8209      0.01%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1368      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1402      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.95% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       37926553     31.87%     92.82% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       8543297      7.18%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         2790      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1401      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        119011350                       # Class of committed instruction
system.cpu0.commit.refs                      46474041                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  117641059                       # Number of Instructions Simulated
system.cpu0.committedOps                    119011350                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.078063                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.078063                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            511927400                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               586899                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            13279333                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             181773907                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                81526671                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 64107936                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2352683                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1247193                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5407542                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   37341259                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 13585461                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    569818619                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               803020                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles        13712                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     215590536                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                1541                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1926                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                5865262                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.039294                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          92553803                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          16953444                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.226863                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         665322232                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.327692                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.872652                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               542443907     81.53%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                77830708     11.70%     93.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                16668822      2.51%     95.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                13014202      1.96%     97.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                12526536      1.88%     99.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1495109      0.22%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  222777      0.03%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   69746      0.01%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1050425      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           665322232                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    15468                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   11184                       # number of floating regfile writes
system.cpu0.idleCycles                      284989620                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2481024                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                25025722                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.168894                       # Inst execution rate
system.cpu0.iew.exec_refs                    71633012                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   9419682                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               17708859                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             57743193                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1308985                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           582454                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            10077544                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          169285007                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             62213330                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1547286                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            160502241                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                169968                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            145154713                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2352683                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            145132335                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2406588                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          286597                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         4332                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         3231                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          511                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     20000401                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      1346306                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          3231                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1032702                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1448322                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                115267078                       # num instructions consuming a value
system.cpu0.iew.wb_count                    146698001                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.779901                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 89896904                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.154368                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     147135304                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               206509221                       # number of integer regfile reads
system.cpu0.int_regfile_writes              112690852                       # number of integer regfile writes
system.cpu0.ipc                              0.123792                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.123792                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2157605      1.33%      1.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             84890965     52.39%     53.72% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             1839841      1.14%     54.85% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv               601456      0.37%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 31      0.00%     55.22% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               2736      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               8209      0.01%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             68      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1368      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1402      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.23% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            63231176     39.02%     94.25% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            9310156      5.75%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           3018      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          1495      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             162049526                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  18521                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              36867                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        18117                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             18802                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2025693                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012500                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 510575     25.20%     25.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  2561      0.13%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     45      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     25.33% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1387228     68.48%     93.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               125090      6.18%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              194      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             161899093                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         991894325                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    146679884                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        219541902                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 165265434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                162049526                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            4019573                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       50273741                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           484214                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        936199                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     28746539                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    665322232                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.243565                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.756351                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          575344753     86.48%     86.48% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           51021537      7.67%     94.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           20896629      3.14%     97.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8734487      1.31%     98.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5803972      0.87%     99.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1941025      0.29%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1143888      0.17%     99.93% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             240599      0.04%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             195342      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      665322232                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.170522                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          3390763                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          548869                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            57743193                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           10077544                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  56262                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 13731                       # number of misc regfile writes
system.cpu0.numCycles                       950311852                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   404676933                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              166246528                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             88753520                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               2625952                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                85676945                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             127749184                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               170946                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            227458783                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             173267507                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          133214741                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 64818700                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               2809211                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2352683                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            132617687                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                44461289                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            15534                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       227443249                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     213609689                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           1114334                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 29315720                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       1133440                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   820938584                       # The number of ROB reads
system.cpu0.rob.rob_writes                  349193281                       # The number of ROB writes
system.cpu0.timesIdled                        3211793                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                35617                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.703677                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               16131631                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19505337                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2835667                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31298634                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1440283                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1714305                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          274022                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36864238                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       237487                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        160426                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2281198                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  23132081                       # Number of branches committed
system.cpu1.commit.bw_lim_events              5659665                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        2469745                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       43840069                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           123678071                       # Number of instructions committed
system.cpu1.commit.committedOps             124740967                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    590985812                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.211073                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.975561                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    543656317     91.99%     91.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23706961      4.01%     96.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7086565      1.20%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6415637      1.09%     98.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1977788      0.33%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       937278      0.16%     98.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1080104      0.18%     98.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       465497      0.08%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      5659665      0.96%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    590985812                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    107714                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             2716845                       # Number of function calls committed.
system.cpu1.commit.int_insts                121705950                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36324976                       # Number of loads committed
system.cpu1.commit.membars                    1633034                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1657880      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        74184137     59.47%     60.80% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        1144132      0.92%     61.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv          515049      0.41%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     62.13% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         16564      0.01%     62.14% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         49692      0.04%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     62.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv          8282      0.01%     62.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc         8282      0.01%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     62.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       36468806     29.24%     91.43% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      10663249      8.55%     99.98% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        16596      0.01%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite         8298      0.01%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        124740967                       # Class of committed instruction
system.cpu1.commit.refs                      47156949                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  123678071                       # Number of Instructions Simulated
system.cpu1.committedOps                    124740967                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.465285                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.465285                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            406377775                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               560750                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            13708463                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             178639215                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               114266106                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 70801955                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2345992                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1058739                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              4562199                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36864238                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 15821809                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    468227731                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               967910                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles        41306                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     207259669                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                2272                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         1791                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                5801482                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.035210                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         127180186                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          17571914                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.197961                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         598354027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.349561                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.889220                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               478117635     79.91%     79.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                77497295     12.95%     92.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                16899434      2.82%     95.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                11920299      1.99%     97.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                11064000      1.85%     99.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1385966      0.23%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  351465      0.06%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  134033      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                  983900      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           598354027                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                    91238                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   66364                       # number of floating regfile writes
system.cpu1.idleCycles                      448616131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2426784                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                26241704                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.152258                       # Inst execution rate
system.cpu1.iew.exec_refs                    68494243                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11439003                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               15457097                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             53322898                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1099248                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           713079                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12001593                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          167564009                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             57055240                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1575148                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            159409638                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                152898                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            127088336                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2345992                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            127068688                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      2089320                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          674093                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         5998                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2995                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          338                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     16997922                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1169620                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2995                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      1082750                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1344034                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                104291898                       # num instructions consuming a value
system.cpu1.iew.wb_count                    147329790                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.784616                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 81829087                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.140720                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     147726804                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               204692443                       # number of integer regfile reads
system.cpu1.int_regfile_writes              110759151                       # number of integer regfile writes
system.cpu1.ipc                              0.118130                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.118130                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1721651      1.07%      1.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             87700233     54.48%     55.55% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             1575869      0.98%     56.53% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv               517306      0.32%     56.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  9      0.00%     56.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              16564      0.01%     56.86% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              49692      0.03%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             27      0.00%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv               8282      0.01%     56.89% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc              8282      0.01%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     56.90% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            58005205     36.03%     92.93% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           11356439      7.05%     99.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          16883      0.01%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite          8344      0.01%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             160984786                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 109053                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             217160                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       107813                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            108422                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1933677                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012012                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 451129     23.33%     23.33% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                  3065      0.16%     23.49% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                    168      0.01%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1306124     67.55%     91.04% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               172221      8.91%     99.95% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead              970      0.05%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             161087759                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         922466330                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    147221977                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        210280570                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 164410242                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                160984786                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3153767                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       42823042                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           426214                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        684022                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     25725540                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    598354027                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.269046                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.776874                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          505813153     84.53%     84.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           55075933      9.20%     93.74% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           20574980      3.44%     97.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8177176      1.37%     98.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5378076      0.90%     99.44% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1903351      0.32%     99.76% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1008342      0.17%     99.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             235874      0.04%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             187142      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      598354027                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.153763                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2632059                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          460154                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            53322898                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12001593                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 187546                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                 82820                       # number of misc regfile writes
system.cpu1.numCycles                      1046970158                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   307929088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              145299095                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             91304986                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2415552                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               117953545                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             102948036                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               132981                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            223945504                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             171459293                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          129443979                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 71216089                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2162283                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2345992                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            106808537                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                38138993                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups            91279                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       223854225                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     154730769                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts            911714                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 24516402                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts        924746                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   753296261                       # The number of ROB reads
system.cpu1.rob.rob_writes                  344534055                       # The number of ROB writes
system.cpu1.timesIdled                        4731141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6459972                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1659033                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            11683049                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1616                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4165074                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     22994749                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      44265727                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2903104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      1607613                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     23394130                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     14560174                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     47176485                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       16167787                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21105014                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4190910                       # Transaction distribution
system.membus.trans_dist::WritebackClean            1                       # Transaction distribution
system.membus.trans_dist::CleanEvict         17104195                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           144160                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          83364                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1628993                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1623032                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21105013                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          9075                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     66993757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               66993757                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1722813248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1722813248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           183320                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          22970605                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                22970605    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            22970605                       # Request fanout histogram
system.membus.respLayer1.occupancy       120441710577                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66225312504                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   677494245000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   677494245000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              24054                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        12027                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    16824185.582440                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   28306218.873867                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        12027    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1272615000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          12027                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   475149765000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 202344480000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     10338013                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10338013                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     10338013                       # number of overall hits
system.cpu0.icache.overall_hits::total       10338013                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      3247438                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       3247438                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      3247438                       # number of overall misses
system.cpu0.icache.overall_misses::total      3247438                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 218911365815                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 218911365815                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 218911365815                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 218911365815                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     13585451                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13585451                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     13585451                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13585451                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.239038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.239038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.239038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.239038                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 67410.483530                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 67410.483530                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 67410.483530                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 67410.483530                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       227733                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             3165                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    71.953555                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      2989939                       # number of writebacks
system.cpu0.icache.writebacks::total          2989939                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       256511                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       256511                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       256511                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       256511                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      2990927                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      2990927                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      2990927                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      2990927                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 200870811321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 200870811321                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 200870811321                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 200870811321                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.220157                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.220157                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.220157                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.220157                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 67160.051489                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 67160.051489                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 67160.051489                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 67160.051489                       # average overall mshr miss latency
system.cpu0.icache.replacements               2989939                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     10338013                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10338013                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      3247438                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      3247438                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 218911365815                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 218911365815                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     13585451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13585451                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.239038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.239038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 67410.483530                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 67410.483530                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       256511                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       256511                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      2990927                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      2990927                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 200870811321                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 200870811321                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.220157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.220157                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 67160.051489                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 67160.051489                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.994912                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           13329045                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          2990958                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             4.456447                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.994912                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999841                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999841                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         30161828                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        30161828                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     40445954                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        40445954                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     40445954                       # number of overall hits
system.cpu0.dcache.overall_hits::total       40445954                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     18174540                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      18174540                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     18174540                       # number of overall misses
system.cpu0.dcache.overall_misses::total     18174540                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1451057275510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1451057275510                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1451057275510                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1451057275510                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     58620494                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     58620494                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     58620494                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     58620494                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.310037                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.310037                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.310037                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.310037                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 79840.110149                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 79840.110149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 79840.110149                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 79840.110149                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    157197604                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        46020                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2677972                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            681                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    58.700242                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    67.577093                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8349103                       # number of writebacks
system.cpu0.dcache.writebacks::total          8349103                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9657069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9657069                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9657069                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9657069                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      8517471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8517471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      8517471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8517471                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 750342893182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 750342893182                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 750342893182                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 750342893182                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.145299                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.145299                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.145299                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.145299                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 88094.563889                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88094.563889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 88094.563889                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88094.563889                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8348987                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     35216115                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       35216115                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     15599520                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     15599520                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1272158900500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1272158900500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     50815635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     50815635                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.306983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.306983                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81551.156734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81551.156734                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8138390                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8138390                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      7461130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7461130                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 664316999000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 664316999000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.146827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.146827                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89037.049214                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89037.049214                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      5229839                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       5229839                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2575020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2575020                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 178898375010                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 178898375010                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7804859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7804859                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.329925                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.329925                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69474.557483                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69474.557483                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1518679                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1518679                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1056341                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1056341                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  86025894182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  86025894182                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.135344                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.135344                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81437.617381                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81437.617381                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data       716140                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       716140                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        55492                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        55492                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   2506175500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   2506175500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data       771632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       771632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.071915                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.071915                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 45162.825272                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 45162.825272                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        41341                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        41341                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        14151                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        14151                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    182703000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    182703000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.018339                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.018339                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 12910.960356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12910.960356                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data       688387                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       688387                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        50076                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        50076                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    527462000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    527462000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data       738463                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       738463                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.067811                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067811                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 10533.229491                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 10533.229491                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        49912                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        49912                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    477767000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    477767000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.067589                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.067589                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  9572.187049                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  9572.187049                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data      3358000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total      3358000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data      3141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total      3141000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       127015                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         127015                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        59536                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        59536                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   1327460859                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   1327460859                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       186551                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       186551                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.319141                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.319141                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 22296.776051                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 22296.776051                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            5                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        59531                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        59531                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   1267775859                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   1267775859                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.319114                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.319114                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 21296.061867                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 21296.061867                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.714295                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           50653175                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8502460                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.957473                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.714295                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991072                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        129136708                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       129136708                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              883705                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1260933                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             1059550                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1147523                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4351711                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             883705                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1260933                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            1059550                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1147523                       # number of overall hits
system.l2.overall_hits::total                 4351711                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2106995                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           7063359                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3371523                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           6328349                       # number of demand (read+write) misses
system.l2.demand_misses::total               18870226                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2106995                       # number of overall misses
system.l2.overall_misses::.cpu0.data          7063359                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3371523                       # number of overall misses
system.l2.overall_misses::.cpu1.data          6328349                       # number of overall misses
system.l2.overall_misses::total              18870226                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 186235776793                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 721054925045                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 288731872138                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 642685256427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     1838707830403                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 186235776793                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 721054925045                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 288731872138                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 642685256427                       # number of overall miss cycles
system.l2.overall_miss_latency::total    1838707830403                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         2990700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         8324292                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         4431073                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7475872                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             23221937                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        2990700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        8324292                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        4431073                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7475872                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            23221937                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.704516                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.848524                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.760882                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.846503                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.812603                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.704516                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.848524                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.760882                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.846503                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.812603                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88389.282743                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102083.856285                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85638.410931                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101556.544436                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 97439.629520                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88389.282743                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102083.856285                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85638.410931                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101556.544436                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 97439.629520                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             513176                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     17887                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      28.689887                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3526138                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             4190909                       # number of writebacks
system.l2.writebacks::total                   4190909                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          23121                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         117888                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          34352                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         100813                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              276174                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         23121                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        117888                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         34352                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        100813                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             276174                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2083874                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      6945471                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3337171                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      6227536                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          18594052                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2083874                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      6945471                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3337171                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      6227536                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      4212909                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22806961                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 163806435345                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 644498240303                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 253048646221                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 574120477151                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1635473799020                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 163806435345                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 644498240303                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 253048646221                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 574120477151                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 380248421310                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2015722220330                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.696785                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.834362                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.753129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.833018                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.800711                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.696785                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.834362                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.753129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.833018                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.982130                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78606.688958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92794.029419                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 75827.293903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92190.631600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87956.826141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78606.688958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92794.029419                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 75827.293903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92190.631600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90257.924230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 88381.885703                       # average overall mshr miss latency
system.l2.replacements                       37107386                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      4757668                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          4757668                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      4757668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      4757668                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     16372635                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         16372635                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            1                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              1                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     16372636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     16372636                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            1                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      4212909                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        4212909                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 380248421310                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 380248421310                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90257.924230                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90257.924230                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           10793                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3109                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                13902                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         21582                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         12606                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              34188                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    232601500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    183188000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    415789500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        32375                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        15715                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            48090                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.666625                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.802164                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.710917                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 10777.569271                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 14531.810249                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 12161.855037                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           38                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data           34                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              72                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        21544                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        12572                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         34116                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    436746998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    255244997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    691991995                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.665452                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.709420                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20272.326309                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20302.656459                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20283.503195                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data         10159                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          2313                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total              12472                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7808                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data         5841                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            13649                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data    111160500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     37324000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total    148484500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        17967                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         8154                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          26121                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.434574                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.716336                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.522530                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 14236.744365                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6390.001712                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 10878.782328                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           62                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            66                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7746                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data         5837                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        13583                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    158944411                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    118165483                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    277109894                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.431124                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.715845                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.520003                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20519.546992                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20244.215008                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20401.229036                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           126355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           154669                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                281024                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         873723                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         797221                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1670944                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  82992108261                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  73543218225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  156535326486                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1000078                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       951890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1951968                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.873655                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.837514                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.856030                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94986.750104                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 92249.474393                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93680.773554                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        27355                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        19019                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            46374                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       846368                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       778202                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1624570                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  72878038801                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  64506716756                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 137384755557                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.846302                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.817534                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.832273                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86106.798462                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 82891.995595                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84566.842646                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        883705                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       1059550                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1943255                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2106995                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3371523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          5478518                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 186235776793                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 288731872138                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 474967648931                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      2990700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      4431073                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7421773                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.704516                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.760882                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.738168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88389.282743                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85638.410931                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86696.374627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        23121                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        34352                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         57473                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2083874                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3337171                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      5421045                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 163806435345                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 253048646221                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 416855081566                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.696785                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.753129                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.730425                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78606.688958                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 75827.293903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76895.705822                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1134578                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       992854                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2127432                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6189636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      5531128                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        11720764                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 638062816784                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 569142038202                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 1207204854986                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      7324214                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      6523982                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      13848196                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.845092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.847815                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.846375                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 103085.676893                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102898.005290                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 102997.113071                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        90533                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81794                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       172327                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      6099103                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      5449334                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     11548437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 571620201502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 509613760395                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 1081233961897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.832731                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.835277                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.833931                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 93722.011499                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93518.540136                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93625.999942                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         3422                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data          936                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4358                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         4832                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         4440                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9272                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      5106496                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      6345245                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     11451741                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         8254                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         5376                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13630                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.585413                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.825893                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.680264                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  1056.807947                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  1429.109234                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  1235.088546                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          100                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          198                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         4732                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         4342                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         9074                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     91608487                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     84842735                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    176451222                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.573298                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.807664                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.665737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19359.359045                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19540.012667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19445.803615                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.997617                       # Cycle average of tags in use
system.l2.tags.total_refs                    48261651                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  37112007                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.300432                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.597914                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.087599                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.373263                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        9.663075                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        9.022955                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.252811                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.384342                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.079494                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.162082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.150986                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.140984                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.082075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 392634975                       # Number of tag accesses
system.l2.tags.data_accesses                392634975                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     133367936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     444587648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     213578944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     398726592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    264333824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1454594944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    133367936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    213578944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     346946880                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    268218240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       268218240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2083874                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        6946682                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3337171                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        6230103                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      4130216                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            22728046                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4190910                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4190910                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        196854714                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        656223505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        315248352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        588531334                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    390163940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2147021845                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    196854714                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    315248352                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        512103066                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      395897444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            395897444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      395897444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       196854714                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       656223505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       315248352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       588531334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    390163940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2542919289                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4063413.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2083873.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   6699046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3337168.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   5983631.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   4116705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000299582500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       250094                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       250094                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            40215364                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3825459                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    22728045                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4190911                       # Number of write requests accepted
system.mem_ctrls.readBursts                  22728045                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4190911                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 507622                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                127498                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            442080                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            423277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1534265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            828414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            892830                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           3541810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2905786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2565752                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1306641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1307523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1235840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2235324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           965680                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1069954                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           530506                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           434741                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            146752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            163631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            336052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            327403                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            249677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            282950                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            295504                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            235514                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            228187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           250526                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           417670                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           384044                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           209075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           128989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            89173                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.95                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.67                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 699090326587                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               111102115000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1115723257837                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31461.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50211.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        16                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 13487172                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2665745                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.70                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                65.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              22728045                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4190911                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6366160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4539475                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3273884                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2349510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1553560                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1015805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  679460                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  490726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  373441                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  305448                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 284679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 374122                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 189960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 138522                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 108797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  83897                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  57839                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  30288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  17333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22722                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 130318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 199790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 233617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 249477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 256145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 259846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 263211                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 265115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 268375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 261657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 259187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 257127                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 255453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 254110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 254731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  17523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   8725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   5675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2708                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2703                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   2403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2619                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2695                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     31                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     10130917                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    166.042869                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.580804                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   203.681371                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      5767848     56.93%     56.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2551882     25.19%     82.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       694212      6.85%     88.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       373306      3.68%     92.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       207382      2.05%     94.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       127743      1.26%     95.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        86262      0.85%     96.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        54381      0.54%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       267901      2.64%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     10130917                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       250094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      88.848197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.094274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     59.450951                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          22983      9.19%      9.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         84197     33.67%     42.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         59452     23.77%     66.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        33055     13.22%     79.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        18898      7.56%     87.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        12215      4.88%     92.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         8717      3.49%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         5704      2.28%     98.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         2950      1.18%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         1065      0.43%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351          463      0.19%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383          222      0.09%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415           86      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447           39      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479           23      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511           17      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        250094                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       250094                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.247531                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.230543                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.786696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           222267     88.87%     88.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             5607      2.24%     91.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14576      5.83%     96.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5139      2.05%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1658      0.66%     99.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              476      0.19%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              169      0.07%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               94      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               43      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               29      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               15      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        250094                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1422107072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                32487808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               260058240                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1454594880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            268218304                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2099.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       383.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2147.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    395.90                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        19.40                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    16.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  677494210000                       # Total gap between requests
system.mem_ctrls.avgGap                      25167.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    133367872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    428738944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    213578752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    382952384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    263469120                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    260058240                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 196854619.776142895222                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 632830385.149618506432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 315248068.269568860531                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 565248172.698500156403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 388887613.355298697948                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 383853061.364381015301                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2083875                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      6946682                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3337171                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      6230103                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      4130214                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4190911                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  77389729137                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 357405149644                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 114916400626                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 317095025390                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 248916953040                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16776320757428                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     37137.41                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51449.76                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     34435.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50897.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60267.33                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4003024.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    61.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          34875272880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          18536650935                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         64875539400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10143389160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53481055680.000511                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     303571771920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       4518403200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       490002083175.004395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        723.256451                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9219586521                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22623120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 645651538479                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          37459467360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          19910179080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         93778287960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        11067611040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53481055680.000511                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     306018750000                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2457790080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       524173141200.004395                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        773.693865                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3828476765                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22623120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 651042648235                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              32626                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        16314                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9440808.416084                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   42124397.158173                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        16314    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    983393500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          16314                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   523476896500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 154017348500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     11097273                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11097273                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     11097273                       # number of overall hits
system.cpu1.icache.overall_hits::total       11097273                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      4724535                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       4724535                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      4724535                       # number of overall misses
system.cpu1.icache.overall_misses::total      4724535                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 331016851641                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 331016851641                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 331016851641                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 331016851641                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     15821808                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15821808                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     15821808                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15821808                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.298609                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.298609                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.298609                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.298609                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 70063.371663                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 70063.371663                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 70063.371663                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 70063.371663                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs      1355937                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs            11665                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   116.239777                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      4430496                       # number of writebacks
system.cpu1.icache.writebacks::total          4430496                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       293328                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       293328                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       293328                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       293328                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      4431207                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      4431207                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      4431207                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      4431207                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 307733969145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 307733969145                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 307733969145                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 307733969145                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.280070                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.280070                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.280070                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.280070                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69446.985696                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69446.985696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69446.985696                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69446.985696                       # average overall mshr miss latency
system.cpu1.icache.replacements               4430496                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     11097273                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11097273                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      4724535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      4724535                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 331016851641                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 331016851641                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     15821808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15821808                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.298609                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.298609                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 70063.371663                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 70063.371663                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       293328                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       293328                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      4431207                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      4431207                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 307733969145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 307733969145                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.280070                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.280070                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69446.985696                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69446.985696                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.993131                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           15627163                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          4431239                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             3.526590                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.993131                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999785                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999785                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         36074823                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        36074823                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     40118334                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        40118334                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     40118334                       # number of overall hits
system.cpu1.dcache.overall_hits::total       40118334                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     16680183                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      16680183                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     16680183                       # number of overall misses
system.cpu1.dcache.overall_misses::total     16680183                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1308424196522                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1308424196522                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1308424196522                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1308424196522                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     56798517                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     56798517                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     56798517                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     56798517                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.293673                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.293673                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.293673                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.293673                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 78441.837030                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 78441.837030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 78441.837030                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 78441.837030                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    137718124                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        36330                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2315565                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets            534                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.474955                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.033708                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7533964                       # number of writebacks
system.cpu1.dcache.writebacks::total          7533964                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9013486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9013486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9013486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9013486                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7666697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7666697                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7666697                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7666697                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 667799386411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 667799386411                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 667799386411                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 667799386411                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.134981                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.134981                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.134981                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.134981                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 87103.923164                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87103.923164                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 87103.923164                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87103.923164                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7533964                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     32749735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       32749735                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     13965382                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     13965382                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1130382577000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1130382577000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     46715117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     46715117                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.298948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.298948                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 80941.758485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 80941.758485                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      7313449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      7313449                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      6651933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      6651933                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 590237322500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 590237322500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.142394                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.142394                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 88731.699868                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 88731.699868                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7368599                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7368599                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2714801                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2714801                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 178041619522                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 178041619522                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10083400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10083400                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.269235                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.269235                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 65581.830684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 65581.830684                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1700037                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1700037                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1014764                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1014764                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  77562063911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  77562063911                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.100637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.100637                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 76433.598266                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 76433.598266                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data       547697                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       547697                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data        81131                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        81131                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   4260209000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   4260209000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data       628828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       628828                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.129019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.129019                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 52510.248857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 52510.248857                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        41814                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        41814                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        39317                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        39317                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   2376670500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   2376670500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.062524                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.062524                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 60448.927945                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 60448.927945                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data       532477                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       532477                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        47889                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        47889                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    376685000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    376685000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data       580366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       580366                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.082515                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.082515                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7865.793815                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7865.793815                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        47869                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        47869                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    330533000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    330533000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.082481                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.082481                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6904.948923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6904.948923                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data     26214000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total     26214000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data     24497000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total     24497000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       112548                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         112548                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        47878                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        47878                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    732949978                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    732949978                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       160426                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       160426                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.298443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.298443                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 15308.700823                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 15308.700823                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          120                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          120                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        47758                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        47758                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    682296978                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    682296978                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.297695                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.297695                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14286.548390                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14286.548390                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.746534                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           49141088                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7688793                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             6.391262                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.746534                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.992079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.992079                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        124025038                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       124025038                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 677494245000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          21588637                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      8948577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     18545805                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        32916477                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          7306079                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          155723                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         95847                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         251570                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq         1934                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp         1934                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2009241                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2009242                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7422133                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     14166505                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13630                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13630                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      8971565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     25373108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     13292776                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     22840816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              70478265                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    382760896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1067096576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    567140416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    960628416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2977626304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        44968701                       # Total snoops (count)
system.tol2bus.snoopTraffic                 292402304                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         68283308                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.308027                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.521421                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               49137833     71.96%     71.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1               17375526     25.45%     97.41% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1652287      2.42%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 117662      0.17%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           68283308                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        46896177044                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       12826076131                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        4500136923                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11599339517                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        6666272476                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             1.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             1500                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
