// Seed: 2019084333
module module_0 (
    output tri1 id_0,
    output uwire id_1,
    output supply1 id_2
);
  assign id_0 = id_4;
  assign id_0 = -1;
  assign id_1 = -1;
  assign id_0 = id_4;
  wire id_5;
  assign id_2 = -1;
  wire id_6, id_7;
  wire id_8;
endmodule
module module_1 (
    input  tri  id_0,
    output tri0 id_1,
    input  wire id_2,
    input  wor  id_3
);
  id_5(
      id_2, id_2, 1, 1'd0
  );
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
endmodule
