From 755f02872a4b234276e858866d3eaffd81f05b68 Mon Sep 17 00:00:00 2001
From: Jaroslaw Przybylowicz <jaroslaw.przybylowicz@gmail.com>
Date: Fri, 7 Jan 2022 12:19:53 +0100
Subject: [PATCH 345/345] MIPS: Add support for Unifi Security Gateway.

This patch adds support for USG.
---
 arch/mips/boot/dts/cavium-octeon/Makefile     |  2 +-
 .../dts/cavium-octeon/ubnt_e100-e120.dtsi     | 57 +++++++++++++++++++
 .../mips/boot/dts/cavium-octeon/ubnt_e100.dts | 46 +--------------
 .../mips/boot/dts/cavium-octeon/ubnt_e120.dts | 30 ++++++++++
 .../executive/cvmx-helper-board.c             | 10 +++-
 arch/mips/cavium-octeon/setup.c               | 42 ++++++++++++++
 arch/mips/include/asm/octeon/cvmx-app-init.h  |  6 ++
 arch/mips/include/asm/octeon/cvmx-bootinfo.h  |  3 +
 arch/mips/include/asm/octeon/octeon.h         |  2 +
 9 files changed, 151 insertions(+), 47 deletions(-)
 create mode 100644 arch/mips/boot/dts/cavium-octeon/ubnt_e100-e120.dtsi
 create mode 100644 arch/mips/boot/dts/cavium-octeon/ubnt_e120.dts

diff --git a/arch/mips/boot/dts/cavium-octeon/Makefile b/arch/mips/boot/dts/cavium-octeon/Makefile
index 35300e091573..52e7a353ef3d 100644
--- a/arch/mips/boot/dts/cavium-octeon/Makefile
+++ b/arch/mips/boot/dts/cavium-octeon/Makefile
@@ -1,5 +1,5 @@
 # SPDX-License-Identifier: GPL-2.0
-dtb-$(CONFIG_CAVIUM_OCTEON_SOC)	+= octeon_3xxx.dtb octeon_68xx.dtb
+dtb-$(CONFIG_CAVIUM_OCTEON_SOC)	+= octeon_3xxx.dtb octeon_68xx.dtb ubnt_e100.dtb ubnt_e120.dtb
 
 obj-y				+= $(patsubst %.dtb, %.dtb.o, $(dtb-y))
 
diff --git a/arch/mips/boot/dts/cavium-octeon/ubnt_e100-e120.dtsi b/arch/mips/boot/dts/cavium-octeon/ubnt_e100-e120.dtsi
new file mode 100644
index 000000000000..000c2d3562ed
--- /dev/null
+++ b/arch/mips/boot/dts/cavium-octeon/ubnt_e100-e120.dtsi
@@ -0,0 +1,57 @@
+/*
+ * Device tree source for EdgeRouter Lite + UniFi Security Gateway (common parts).
+ *
+ * Written by: Aaro Koskinen <aaro.koskinen@iki.fi>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/include/ "octeon_3xxx.dtsi"
+
+/ {
+	soc@0 {
+		smi0: mdio@1180000001800 {
+			phy5: ethernet-phy@5 {
+				reg = <5>;
+				compatible = "ethernet-phy-ieee802.3-c22";
+			};
+			phy6: ethernet-phy@6 {
+				reg = <6>;
+				compatible = "ethernet-phy-ieee802.3-c22";
+			};
+			phy7: ethernet-phy@7 {
+				reg = <7>;
+				compatible = "ethernet-phy-ieee802.3-c22";
+			};
+		};
+
+		pip: pip@11800a0000000 {
+			interface@0 {
+				ethernet@0 {
+					phy-handle = <&phy7>;
+				};
+				ethernet@1 {
+					phy-handle = <&phy6>;
+				};
+				ethernet@2 {
+					phy-handle = <&phy5>;
+				};
+			};
+		};
+
+		uart0: serial@1180000000800 {
+			clock-frequency = <500000000>;
+		};
+
+		usbn: usbn@1180068000000 {
+			refclk-frequency = <12000000>;
+			refclk-type = "crystal";
+		};
+	};
+
+	aliases {
+		pip = &pip;
+	};
+};
diff --git a/arch/mips/boot/dts/cavium-octeon/ubnt_e100.dts b/arch/mips/boot/dts/cavium-octeon/ubnt_e100.dts
index 243e5dc444fb..330763a68ecd 100644
--- a/arch/mips/boot/dts/cavium-octeon/ubnt_e100.dts
+++ b/arch/mips/boot/dts/cavium-octeon/ubnt_e100.dts
@@ -8,52 +8,8 @@
  * published by the Free Software Foundation.
  */
 
-/include/ "octeon_3xxx.dtsi"
+/include/ "ubnt_e100-e120.dtsi"
 
 / {
 	model = "ubnt,e100";
-
-	soc@0 {
-		smi0: mdio@1180000001800 {
-			phy5: ethernet-phy@5 {
-				reg = <5>;
-				compatible = "ethernet-phy-ieee802.3-c22";
-			};
-			phy6: ethernet-phy@6 {
-				reg = <6>;
-				compatible = "ethernet-phy-ieee802.3-c22";
-			};
-			phy7: ethernet-phy@7 {
-				reg = <7>;
-				compatible = "ethernet-phy-ieee802.3-c22";
-			};
-		};
-
-		pip: pip@11800a0000000 {
-			interface@0 {
-				ethernet@0 {
-					phy-handle = <&phy7>;
-				};
-				ethernet@1 {
-					phy-handle = <&phy6>;
-				};
-				ethernet@2 {
-					phy-handle = <&phy5>;
-				};
-			};
-		};
-
-		uart0: serial@1180000000800 {
-			clock-frequency = <500000000>;
-		};
-
-		usbn: usbn@1180068000000 {
-			refclk-frequency = <12000000>;
-			refclk-type = "crystal";
-		};
-	};
-
-	aliases {
-		pip = &pip;
-	};
 };
diff --git a/arch/mips/boot/dts/cavium-octeon/ubnt_e120.dts b/arch/mips/boot/dts/cavium-octeon/ubnt_e120.dts
new file mode 100644
index 000000000000..8c7b560d41d7
--- /dev/null
+++ b/arch/mips/boot/dts/cavium-octeon/ubnt_e120.dts
@@ -0,0 +1,30 @@
+/*
+ * Device tree source for UniFi Security Gateway 3P
+ *
+ * Written by: Martin BÃ¶h <mart.b@outlook.de>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ */
+
+/include/ "ubnt_e100-e120.dtsi"
+#include <dt-bindings/gpio/gpio.h>
+
+/ {
+	model = "ubnt,e120";
+
+	leds {
+		compatible = "gpio-leds";
+
+		white {
+			label = "ubnt:white:dome";
+			gpios = <&gpio 0 GPIO_ACTIVE_HIGH>;
+		};
+
+		blue {
+			label = "ubnt:blue:dome";
+			gpios = <&gpio 1 GPIO_ACTIVE_HIGH>;
+		};
+	};
+};
diff --git a/arch/mips/cavium-octeon/executive/cvmx-helper-board.c b/arch/mips/cavium-octeon/executive/cvmx-helper-board.c
index 7d09d1800587..60b7ab9f6bfe 100644
--- a/arch/mips/cavium-octeon/executive/cvmx-helper-board.c
+++ b/arch/mips/cavium-octeon/executive/cvmx-helper-board.c
@@ -2761,10 +2761,14 @@ int cvmx_helper_board_get_mii_address(int ipd_port)
 		else
 			return -1;
 	case CVMX_BOARD_TYPE_UBNT_E100:
+	case CVMX_BOARD_TYPE_UBNT_E120:
 		if (ipd_port >= 0 && ipd_port <= 2)
 			return 7 - ipd_port;
 		else
 			return -1;
+	case CVMX_BOARD_TYPE_UBNT_E200:
+	case CVMX_BOARD_TYPE_UBNT_E220:
+		return -1;
 	}
 
 	/* Some unknown board. Somebody forgot to update this function... */
@@ -4190,7 +4194,10 @@ int __cvmx_helper_board_hardware_enable(int interface)
 				}
 			}
 		}
-	} else if (cvmx_sysinfo_get()->board_type == CVMX_BOARD_TYPE_UBNT_E100) {
+	} else if (cvmx_sysinfo_get()->board_type ==
+			CVMX_BOARD_TYPE_UBNT_E100 ||
+			cvmx_sysinfo_get()->board_type ==
+			CVMX_BOARD_TYPE_UBNT_E120) {
 		cvmx_write_csr(CVMX_ASXX_RX_CLK_SETX(0, interface), 0);
 		cvmx_write_csr(CVMX_ASXX_TX_CLK_SETX(0, interface), 0x10);
 		cvmx_write_csr(CVMX_ASXX_RX_CLK_SETX(1, interface), 0);
@@ -4264,6 +4271,7 @@ cvmx_helper_board_usb_clock_types_t __cvmx_helper_board_usb_get_clock_type(void)
 	case CVMX_BOARD_TYPE_LANAI2_G:
 	case CVMX_BOARD_TYPE_NIC10E_66:
 	case CVMX_BOARD_TYPE_UBNT_E100:
+	case CVMX_BOARD_TYPE_UBNT_E120:
 		return USB_CLOCK_TYPE_CRYSTAL_12;
 	case CVMX_BOARD_TYPE_NIC10E:
 		return USB_CLOCK_TYPE_REF_12;
diff --git a/arch/mips/cavium-octeon/setup.c b/arch/mips/cavium-octeon/setup.c
index 491c78642fe2..309bf620554a 100644
--- a/arch/mips/cavium-octeon/setup.c
+++ b/arch/mips/cavium-octeon/setup.c
@@ -646,6 +646,35 @@ void octeon_user_io_init(void)
 	write_c0_derraddr1(0);
 }
 
+#ifdef CONFIG_IMAGE_CMDLINE_HACK
+extern char __image_cmdline[];
+
+static int __init octeon_use_image_cmdline(void)
+{
+       char *p = __image_cmdline;
+       int replace = 0;
+
+       if (*p == '-') {
+               replace = 1;
+               p++;
+       }
+
+       if (*p == '\0')
+               return 0;
+
+       if (replace) {
+               strlcpy(arcs_cmdline, p, sizeof(arcs_cmdline));
+       } else {
+               strlcat(arcs_cmdline, " ", sizeof(arcs_cmdline));
+               strlcat(arcs_cmdline, p, sizeof(arcs_cmdline));
+       }
+
+       return 1;
+}
+#else
+static inline int octeon_use_image_cmdline(void) { return 0; }
+#endif
+
 static void octeon_soc_scache_init(void)
 {
 	struct cpuinfo_mips *c = &current_cpu_data;
@@ -898,6 +927,8 @@ void __init prom_init(void)
 		}
 	}
 
+	octeon_use_image_cmdline();
+
 	if (strstr(arcs_cmdline, "console=pci"))
 		octeon_pci_console_init(strstr(arcs_cmdline, "console=pci") + 8);
 
@@ -1159,6 +1190,9 @@ void __init plat_mem_setup(void)
 	if (mem_alloc_size > max_memory)
 		mem_alloc_size = max_memory;
 
+	/* Ignore bootarg MEM <= 4MB - cisco uses a b0rked uboot env on their products */
+	if (max_memory <= mem_alloc_size)
+		max_memory = 512ull << 20;
 	if (system_limit > max_memory)
 		system_limit = max_memory;
 	/* Try to get 1024MB of 32-bit memory */
@@ -1391,6 +1425,14 @@ void __init device_tree_init(void)
 		fdt = &__dtb_octeon_68xx_begin;
 		do_prune = true;
 		fill_mac = true;
+	} else if (octeon_bootinfo->board_type == CVMX_BOARD_TYPE_UBNT_E100) {
+		fdt = &__dtb_ubnt_e100_begin;
+		do_prune = false;
+		fill_mac = true;
+	} else if (octeon_bootinfo->board_type == CVMX_BOARD_TYPE_UBNT_E120) {
+		fdt = &__dtb_ubnt_e120_begin;
+		do_prune = false;
+		fill_mac = true;
 	} else {
 		fdt = &__dtb_octeon_3xxx_begin;
 		do_prune = true;
diff --git a/arch/mips/include/asm/octeon/cvmx-app-init.h b/arch/mips/include/asm/octeon/cvmx-app-init.h
index 001e7c075143..bbd5dea9b91e 100644
--- a/arch/mips/include/asm/octeon/cvmx-app-init.h
+++ b/arch/mips/include/asm/octeon/cvmx-app-init.h
@@ -366,6 +366,9 @@ enum cvmx_board_types_enum {
 	 ** use any numbers in this range. */
 	CVMX_BOARD_TYPE_CUST_PRIVATE_MIN = 20001,
 	CVMX_BOARD_TYPE_UBNT_E100 = 20002,
+	CVMX_BOARD_TYPE_UBNT_E120 = 20004,
+	CVMX_BOARD_TYPE_UBNT_E200 = 20003,
+	CVMX_BOARD_TYPE_UBNT_E220 = 20005,
 	CVMX_BOARD_TYPE_CUST_DSR1000N = 20006,
 	CVMX_BOARD_TYPE_KONTRON_S1901 = 21901,
 	CVMX_BOARD_TYPE_CUST_PRIVATE_MAX = 30000,
@@ -513,6 +516,9 @@ static inline const char *cvmx_board_type_to_string(enum cvmx_board_types_enum t
 		/* Customer private range */
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_CUST_PRIVATE_MIN)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E100)
+		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E120)
+		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E200)
+		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E220)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_CUST_DSR1000N)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_KONTRON_S1901)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_CUST_CLARK)
diff --git a/arch/mips/include/asm/octeon/cvmx-bootinfo.h b/arch/mips/include/asm/octeon/cvmx-bootinfo.h
index 763649ed2cf4..a38f2f051285 100644
--- a/arch/mips/include/asm/octeon/cvmx-bootinfo.h
+++ b/arch/mips/include/asm/octeon/cvmx-bootinfo.h
@@ -151,6 +151,9 @@ static inline const char *cvmx_board_type_to_string(enum
 		    /* Customer private range */
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_CUST_PRIVATE_MIN)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E100)
+		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E120)
+		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E200)
+		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_UBNT_E220)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_CUST_DSR1000N)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_KONTRON_S1901)
 		ENUM_BRD_TYPE_CASE(CVMX_BOARD_TYPE_CUST_PRIVATE_MAX)
diff --git a/arch/mips/include/asm/octeon/octeon.h b/arch/mips/include/asm/octeon/octeon.h
index 6f271fdbd353..79a1e6afa414 100644
--- a/arch/mips/include/asm/octeon/octeon.h
+++ b/arch/mips/include/asm/octeon/octeon.h
@@ -319,6 +319,8 @@ int octeon_prune_device_tree(void);
 extern const char __appended_dtb;
 extern const char __dtb_octeon_3xxx_begin;
 extern const char __dtb_octeon_68xx_begin;
+extern const char __dtb_ubnt_e100_begin;
+extern const char __dtb_ubnt_e120_begin;
 
 /**
  * Write a 32bit value to the Octeon NPI register space
-- 
2.25.1

