{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716643981206 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716643981221 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 25 19:03:00 2024 " "Processing started: Sat May 25 19:03:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716643981221 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716643981221 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Rx_Lane -c Rx_Lane " "Command: quartus_map --read_settings_files=on --write_settings_files=off Rx_Lane -c Rx_Lane" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716643981221 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716643983515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716643983516 ""}
{ "Error" "EVRFX_VERI_PORT_IS_ALREADY_DECLARED" "error Rx_Lane.v(8) " "Verilog HDL Module Declaration error at Rx_Lane.v(8): port \"error\" is declared more than once" {  } { { "Rx_Lane.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/Rx_Lane.v" 8 0 0 } }  } 0 10134 "Verilog HDL Module Declaration error at %2!s!: port \"%1!s!\" is declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1716644000168 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Rx_Lane Rx_Lane.v(1) " "Ignored design unit \"Rx_Lane\" at Rx_Lane.v(1) due to previous errors" {  } { { "Rx_Lane.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/Rx_Lane.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1716644000169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rx_lane.v 0 0 " "Found 0 design units, including 0 entities, in source file rx_lane.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644000171 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "deserialiser.v(10) " "Verilog HDL information at deserialiser.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "deserialiser.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/deserialiser.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716644000180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deserialiser.v 1 1 " "Found 1 design units, including 1 entities, in source file deserialiser.v" { { "Info" "ISGN_ENTITY_NAME" "1 deserialiser " "Found entity 1: deserialiser" {  } { { "deserialiser.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/deserialiser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716644000185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644000185 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "descrambler.v(61) " "Verilog HDL information at descrambler.v(61): always construct contains both blocking and non-blocking assignments" {  } { { "descrambler.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/descrambler.v" 61 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716644000217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "descrambler.v 1 1 " "Found 1 design units, including 1 entities, in source file descrambler.v" { { "Info" "ISGN_ENTITY_NAME" "1 descrambler " "Found entity 1: descrambler" {  } { { "descrambler.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/descrambler.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716644000217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644000217 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "decode_10_to_8.v(502) " "Verilog HDL information at decode_10_to_8.v(502): always construct contains both blocking and non-blocking assignments" {  } { { "decode_10_to_8.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/decode_10_to_8.v" 502 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1716644000239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode_10_to_8.v 1 1 " "Found 1 design units, including 1 entities, in source file decode_10_to_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_10_to_8 " "Found entity 1: decode_10_to_8" {  } { { "decode_10_to_8.v" "" { Text "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/decode_10_to_8.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716644000239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644000239 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/output_files/Rx_Lane.map.smsg " "Generated suppressed messages file G:/pratik/Pratik IMP documents/COEP/College/VLSI/PCIe/PCIe PHY/Frame Receiver/Rx_Lane/output_files/Rx_Lane.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644000330 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716644000426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 25 19:03:20 2024 " "Processing ended: Sat May 25 19:03:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716644000426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716644000426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716644000426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716644000426 ""}
