Analysis & Synthesis report for TOP
Sun Jun 15 13:22:16 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Inverted Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Port Connectivity Checks: "ALU:ARITMETHIC_LOGIC_UNIT"
 12. Port Connectivity Checks: "ROM:PROGRAM_MEMORY"
 13. Post-Synthesis Netlist Statistics for Top Partition
 14. Elapsed Time Per Partition
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jun 15 13:22:16 2025           ;
; Quartus Prime Version              ; 24.1std.0 Build 1077 03/04/2025 SC Lite Edition ;
; Revision Name                      ; TOP                                             ;
; Top-level Entity Name              ; TOP                                             ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 1,460                                           ;
;     Total combinational functions  ; 931                                             ;
;     Dedicated logic registers      ; 597                                             ;
; Total registers                    ; 597                                             ;
; Total pins                         ; 66                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8L       ;                    ;
; Top-level entity name                                            ; TOP                ; TOP                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+
; DECO.vhd                         ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO.vhd       ;         ;
; registro.vhd                     ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/registro.vhd   ;         ;
; MUX.vhd                          ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/MUX.vhd        ;         ;
; REG_FILE.vhd                     ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd   ;         ;
; RAM.vhd                          ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/RAM.vhd        ;         ;
; DECO_INSTR.vhd                   ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO_INSTR.vhd ;         ;
; PC.vhd                           ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PC.vhd         ;         ;
; SP.vhd                           ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SP.vhd         ;         ;
; TOP.vhd                          ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd        ;         ;
; ROM.vhd                          ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd        ;         ;
; ALU.vhd                          ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ALU.vhd        ;         ;
; SREG.vhd                         ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SREG.vhd       ;         ;
; PORTB.vhd                        ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORTB.vhd      ;         ;
; PORT_FILE.vhd                    ; yes             ; User VHDL File  ; C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORT_FILE.vhd  ;         ;
+----------------------------------+-----------------+-----------------+----------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,460     ;
;                                             ;           ;
; Total combinational functions               ; 931       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 742       ;
;     -- 3 input functions                    ; 124       ;
;     -- <=2 input functions                  ; 65        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 869       ;
;     -- arithmetic mode                      ; 62        ;
;                                             ;           ;
; Total registers                             ; 597       ;
;     -- Dedicated logic registers            ; 597       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 66        ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 597       ;
; Total fan-out                               ; 5729      ;
; Average fan-out                             ; 3.45      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                              ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                              ; Entity Name ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+-------------+--------------+
; |TOP                                  ; 931 (75)            ; 597 (0)                   ; 0           ; 0            ; 0       ; 0         ; 66   ; 0            ; |TOP                                             ; TOP         ; work         ;
;    |ALU:ARITMETHIC_LOGIC_UNIT|        ; 60 (60)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|ALU:ARITMETHIC_LOGIC_UNIT                   ; ALU         ; work         ;
;    |DECO_INSTR:INSTR_DECODER|         ; 77 (77)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|DECO_INSTR:INSTR_DECODER                    ; DECO_INSTR  ; work         ;
;    |PC:PROGRAM_COUNTER|               ; 16 (16)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PC:PROGRAM_COUNTER                          ; PC          ; work         ;
;    |PORT_FILE:PORTS|                  ; 8 (8)               ; 64 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS                             ; PORT_FILE   ; work         ;
;       |PORTB:\GEN_PORTS:0:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:0:PORTx    ; PORTB       ; work         ;
;       |PORTB:\GEN_PORTS:1:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:1:PORTx    ; PORTB       ; work         ;
;       |PORTB:\GEN_PORTS:2:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:2:PORTx    ; PORTB       ; work         ;
;       |PORTB:\GEN_PORTS:3:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:3:PORTx    ; PORTB       ; work         ;
;       |PORTB:\GEN_PORTS:4:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:4:PORTx    ; PORTB       ; work         ;
;       |PORTB:\GEN_PORTS:5:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:5:PORTx    ; PORTB       ; work         ;
;       |PORTB:\GEN_PORTS:6:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:6:PORTx    ; PORTB       ; work         ;
;       |PORTB:\GEN_PORTS:7:PORTx|      ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|PORT_FILE:PORTS|PORTB:\GEN_PORTS:7:PORTx    ; PORTB       ; work         ;
;    |RAM:STACK|                        ; 208 (208)           ; 256 (256)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|RAM:STACK                                   ; RAM         ; work         ;
;    |REG_FILE:REGE|                    ; 384 (0)             ; 256 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE                               ; REG_FILE    ; work         ;
;       |DECO:DECODIFICADOR|            ; 48 (48)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|DECO:DECODIFICADOR            ; DECO        ; work         ;
;       |MUX:MUX_D|                     ; 168 (168)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|MUX:MUX_D                     ; MUX         ; work         ;
;       |MUX:MUX_R|                     ; 168 (168)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|MUX:MUX_R                     ; MUX         ; work         ;
;       |registro:\GEN_REG:0:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:0:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:10:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:10:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:11:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:11:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:12:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:12:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:13:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:13:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:14:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:14:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:15:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:15:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:16:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:16:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:17:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:17:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:18:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:18:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:19:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:19:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:1:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:1:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:20:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:20:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:21:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:21:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:22:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:22:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:23:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:23:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:24:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:24:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:25:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:25:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:26:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:26:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:27:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:27:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:28:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:28:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:29:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:29:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:2:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:2:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:30:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:30:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:31:REG_INST| ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:31:REG_INST ; registro    ; work         ;
;       |registro:\GEN_REG:3:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:3:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:4:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:4:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:5:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:5:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:6:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:6:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:7:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:7:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:8:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:8:REG_INST  ; registro    ; work         ;
;       |registro:\GEN_REG:9:REG_INST|  ; 0 (0)               ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|REG_FILE:REGE|registro:\GEN_REG:9:REG_INST  ; registro    ; work         ;
;    |ROM:PROGRAM_MEMORY|               ; 98 (98)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|ROM:PROGRAM_MEMORY                          ; ROM         ; work         ;
;    |SP:STACK_POINTER|                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SP:STACK_POINTER                            ; SP          ; work         ;
;    |SREG:STATE_REG|                   ; 4 (4)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |TOP|SREG:STATE_REG                              ; SREG        ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 597   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 341   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 579   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; SP:STACK_POINTER|q_aux[1]              ; 6       ;
; SP:STACK_POINTER|q_aux[2]              ; 4       ;
; SP:STACK_POINTER|q_aux[3]              ; 2       ;
; SP:STACK_POINTER|q_aux[0]              ; 77      ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |TOP|SP:STACK_POINTER|q_aux[2]      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP|DECO_INSTR:INSTR_DECODER|Mux1  ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |TOP|offset_aux[5]                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |TOP|offset_aux[15]                 ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |TOP|dato_I_aux[0]                  ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |TOP|DECO_INSTR:INSTR_DECODER|Mux6  ;
; 8:1                ; 6 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |TOP|ALU:ARITMETHIC_LOGIC_UNIT|Mux3 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |TOP|DECO_INSTR:INSTR_DECODER|Mux1  ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |TOP|REG_FILE:REGE|MUX:MUX_R|Mux1   ;
; 32:1               ; 8 bits    ; 168 LEs       ; 168 LEs              ; 0 LEs                  ; No         ; |TOP|REG_FILE:REGE|MUX:MUX_D|Mux3   ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |TOP|DECO_INSTR:INSTR_DECODER|Mux11 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ALU:ARITMETHIC_LOGIC_UNIT"                                                          ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; c    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "ROM:PROGRAM_MEMORY" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; cs   ; Input ; Info     ; Stuck at VCC         ;
+------+-------+----------+----------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 597                         ;
;     CLR               ; 2                           ;
;     CLR SLD           ; 16                          ;
;     ENA               ; 256                         ;
;     ENA CLR           ; 323                         ;
; cycloneiii_lcell_comb ; 931                         ;
;     arith             ; 62                          ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 49                          ;
;     normal            ; 869                         ;
;         1 data inputs ; 17                          ;
;         2 data inputs ; 35                          ;
;         3 data inputs ; 75                          ;
;         4 data inputs ; 742                         ;
;                       ;                             ;
; Max LUT depth         ; 20.10                       ;
; Average LUT depth     ; 11.15                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition
    Info: Processing started: Sun Jun 15 13:18:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_MONOCICLO -c TOP
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file deco.vhd
    Info (12022): Found design unit 1: DECO-decodificador File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO.vhd Line: 14
    Info (12023): Found entity 1: DECO File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file registro.vhd
    Info (12022): Found design unit 1: registro-reg File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/registro.vhd Line: 14
    Info (12023): Found entity 1: registro File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/registro.vhd Line: 4
Warning (12090): Entity "MUX" obtained from "MUX.vhd" instead of from Quartus Prime megafunction library File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/MUX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mux.vhd
    Info (12022): Found design unit 1: MUX-selector File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/MUX.vhd Line: 14
    Info (12023): Found entity 1: MUX File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/MUX.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file reg_file.vhd
    Info (12022): Found design unit 1: REG_FILE-archivo File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd Line: 20
    Info (12023): Found entity 1: REG_FILE File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: RAM-memory File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/RAM.vhd Line: 14
    Info (12023): Found entity 1: RAM File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/RAM.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file deco_instr.vhd
    Info (12022): Found design unit 1: DECO_INSTR-Behavioral File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO_INSTR.vhd Line: 33
    Info (12023): Found entity 1: DECO_INSTR File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/DECO_INSTR.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-reg File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PC.vhd Line: 14
    Info (12023): Found entity 1: PC File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sp.vhd
    Info (12022): Found design unit 1: SP-reg File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SP.vhd Line: 14
    Info (12023): Found entity 1: SP File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SP.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top.vhd
    Info (12022): Found design unit 1: TOP-CPU File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 20
    Info (12023): Found entity 1: TOP File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file rom.vhd
    Info (12022): Found design unit 1: ROM-memory File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 13
    Info (12023): Found entity 1: ROM File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: ALU-combinational File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ALU.vhd Line: 17
    Info (12023): Found entity 1: ALU File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ALU.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sreg.vhd
    Info (12022): Found design unit 1: SREG-reg File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SREG.vhd Line: 14
    Info (12023): Found entity 1: SREG File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SREG.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file portb.vhd
    Info (12022): Found design unit 1: PORTB-Behavioral File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORTB.vhd Line: 15
    Info (12023): Found entity 1: PORTB File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORTB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file tb_top.vhd
    Info (12022): Found design unit 1: tb_top-behavior File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/tb_top.vhd Line: 8
    Info (12023): Found entity 1: tb_top File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/tb_top.vhd Line: 5
Warning (12019): Can't analyze file -- file divisor.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file port_file.vhd
    Info (12022): Found design unit 1: PORT_FILE-rtl File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORT_FILE.vhd Line: 15
    Info (12023): Found entity 1: PORT_FILE File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORT_FILE.vhd Line: 4
Info (12127): Elaborating entity "TOP" for the top level hierarchy
Info (12128): Elaborating entity "SP" for hierarchy "SP:STACK_POINTER" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 185
Info (12128): Elaborating entity "PC" for hierarchy "PC:PROGRAM_COUNTER" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 216
Info (12128): Elaborating entity "ROM" for hierarchy "ROM:PROGRAM_MEMORY" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 226
Info (12128): Elaborating entity "RAM" for hierarchy "RAM:STACK" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 233
Info (12128): Elaborating entity "DECO_INSTR" for hierarchy "DECO_INSTR:INSTR_DECODER" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 243
Info (12128): Elaborating entity "REG_FILE" for hierarchy "REG_FILE:REGE" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 264
Info (12128): Elaborating entity "DECO" for hierarchy "REG_FILE:REGE|DECO:DECODIFICADOR" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd Line: 53
Info (12128): Elaborating entity "registro" for hierarchy "REG_FILE:REGE|registro:\GEN_REG:0:REG_INST" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd Line: 62
Info (12128): Elaborating entity "MUX" for hierarchy "REG_FILE:REGE|MUX:MUX_D" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/REG_FILE.vhd Line: 71
Info (12128): Elaborating entity "ALU" for hierarchy "ALU:ARITMETHIC_LOGIC_UNIT" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 277
Info (12128): Elaborating entity "SREG" for hierarchy "SREG:STATE_REG" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 288
Warning (10492): VHDL Process Statement warning at SREG.vhd(22): signal "en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SREG.vhd Line: 22
Info (12128): Elaborating entity "PORT_FILE" for hierarchy "PORT_FILE:PORTS" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/TOP.vhd Line: 297
Info (12128): Elaborating entity "PORTB" for hierarchy "PORT_FILE:PORTS|PORTB:\GEN_PORTS:0:PORTx" File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/PORT_FILE.vhd Line: 35
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[6]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[5]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[4]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[3]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[2]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[1]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[0]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[7]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[8]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[9]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[10]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[11]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[12]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[13]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[14]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
    Warning (13049): Converted tri-state buffer "ROM:PROGRAM_MEMORY|O[15]" feeding internal logic into a wire File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/ROM.vhd Line: 9
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "RAM:STACK|ram" is uninferred due to asynchronous read logic File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/RAM.vhd Line: 17
Info (13000): Registers with preset signals will power-up high File: C:/Users/titol/Documents/ESCOM/ADC/Proyecto/Quartus/CPU MONOCICLO/SP.vhd Line: 22
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1557 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 64 output pins
    Info (21061): Implemented 1491 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 5061 megabytes
    Info: Processing ended: Sun Jun 15 13:22:16 2025
    Info: Elapsed time: 00:03:31
    Info: Total CPU time (on all processors): 00:03:35


