<profile>

<section name = "Vitis HLS Report for 'WrDist'" level="0">
<item name = "Date">Fri Mar 22 20:13:58 2024
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">bfs_scatter_v1</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu280-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 1.645 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.330 us, 0.330 us, 66, 66, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- L5">64, 64, 5, 4, 4, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 46, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 99, -</column>
<column name="Register">-, -, 403, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln15_fu_220_p2">+, 0, 0, 12, 5, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage1_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_220">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_226">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_231">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_238">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln15_fu_226_p2">icmp, 0, 0, 10, 5, 6</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">37, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_i_phi_fu_213_p4">9, 2, 5, 10</column>
<column name="i_reg_209">9, 2, 5, 10</column>
<column name="wr_port_TDATA">26, 5, 128, 640</column>
<column name="wr_port_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln15_reg_292">5, 0, 5, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_reg_209">5, 0, 5, 0</column>
<column name="icmp_ln15_reg_297">1, 0, 1, 0</column>
<column name="p_Result_8_reg_341">128, 0, 128, 0</column>
<column name="p_Result_9_reg_346">128, 0, 128, 0</column>
<column name="v1_V_7_reg_356">64, 0, 64, 0</column>
<column name="v2_V_3_reg_351">64, 0, 64, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, WrDist, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, WrDist, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, WrDist, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, WrDist, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, WrDist, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, WrDist, return value</column>
<column name="tmp_dist_0_address0">out, 12, ap_memory, tmp_dist_0, array</column>
<column name="tmp_dist_0_ce0">out, 1, ap_memory, tmp_dist_0, array</column>
<column name="tmp_dist_0_q0">in, 64, ap_memory, tmp_dist_0, array</column>
<column name="tmp_dist_1_address0">out, 12, ap_memory, tmp_dist_1, array</column>
<column name="tmp_dist_1_ce0">out, 1, ap_memory, tmp_dist_1, array</column>
<column name="tmp_dist_1_q0">in, 64, ap_memory, tmp_dist_1, array</column>
<column name="tmp_dist_2_address0">out, 12, ap_memory, tmp_dist_2, array</column>
<column name="tmp_dist_2_ce0">out, 1, ap_memory, tmp_dist_2, array</column>
<column name="tmp_dist_2_q0">in, 64, ap_memory, tmp_dist_2, array</column>
<column name="tmp_dist_3_address0">out, 12, ap_memory, tmp_dist_3, array</column>
<column name="tmp_dist_3_ce0">out, 1, ap_memory, tmp_dist_3, array</column>
<column name="tmp_dist_3_q0">in, 64, ap_memory, tmp_dist_3, array</column>
<column name="tmp_dist_4_address0">out, 12, ap_memory, tmp_dist_4, array</column>
<column name="tmp_dist_4_ce0">out, 1, ap_memory, tmp_dist_4, array</column>
<column name="tmp_dist_4_q0">in, 64, ap_memory, tmp_dist_4, array</column>
<column name="tmp_dist_5_address0">out, 12, ap_memory, tmp_dist_5, array</column>
<column name="tmp_dist_5_ce0">out, 1, ap_memory, tmp_dist_5, array</column>
<column name="tmp_dist_5_q0">in, 64, ap_memory, tmp_dist_5, array</column>
<column name="tmp_dist_6_address0">out, 12, ap_memory, tmp_dist_6, array</column>
<column name="tmp_dist_6_ce0">out, 1, ap_memory, tmp_dist_6, array</column>
<column name="tmp_dist_6_q0">in, 64, ap_memory, tmp_dist_6, array</column>
<column name="tmp_dist_7_address0">out, 12, ap_memory, tmp_dist_7, array</column>
<column name="tmp_dist_7_ce0">out, 1, ap_memory, tmp_dist_7, array</column>
<column name="tmp_dist_7_q0">in, 64, ap_memory, tmp_dist_7, array</column>
<column name="wr_port_TDATA">out, 128, axis, wr_port_V_data_V, pointer</column>
<column name="wr_port_TREADY">in, 1, axis, wr_port_V_data_V, pointer</column>
<column name="wr_port_TVALID">out, 1, axis, wr_port_V_last_V, pointer</column>
<column name="wr_port_TLAST">out, 1, axis, wr_port_V_last_V, pointer</column>
<column name="wr_port_TKEEP">out, 16, axis, wr_port_V_keep_V, pointer</column>
<column name="wr_port_TSTRB">out, 16, axis, wr_port_V_strb_V, pointer</column>
<column name="idx">in, 8, ap_none, idx, scalar</column>
</table>
</item>
</section>
</profile>
