** Name: SymmetricalOpAmp63

.MACRO SymmetricalOpAmp63 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=8e-6 W=12e-6
mDiodeTransistorNmos2 innerComplementarySecondStage innerComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=2e-6 W=5e-6
mDiodeTransistorNmos3 inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=5e-6
mDiodeTransistorNmos4 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=42e-6
mDiodeTransistorPmos5 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mDiodeTransistorPmos6 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=4e-6 W=4e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=10e-6
mNormalTransistorNmos8 out innerComplementarySecondStage inSourceStageBiasComplementarySecondStage inSourceStageBiasComplementarySecondStage nmos4 L=2e-6 W=5e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=4e-6 W=10e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=8e-6 W=40e-6
mNormalTransistorNmos11 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=8e-6 W=11e-6
mNormalTransistorNmos12 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=2e-6 W=5e-6
mNormalTransistorPmos13 innerComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=4e-6 W=12e-6
mNormalTransistorPmos14 out outFirstStage sourcePmos sourcePmos pmos4 L=4e-6 W=12e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp63

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 0.242001 mW
** Area: 1088 (mu_m)^2
** Transit frequency: 3.03001 MHz
** Transit frequency with error factor: 3.03037 MHz
** Slew rate: 2.87638 V/mu_s
** Phase margin: 73.9116Â°
** CMRR: 97 dB
** negPSRR: 104 dB
** posPSRR: 53 dB
** VoutMax: 4.48001 V
** VoutMin: 0.920001 V
** VcmMax: 4.32001 V
** VcmMin: 1.40001 V


** Expected Currents: 
** DiodeTransistorPmos: -4.76299 muA
** DiodeTransistorPmos: -4.76299 muA
** NormalTransistorNmos: 9.52301 muA
** NormalTransistorNmos: 9.52401 muA
** NormalTransistorNmos: 4.76201 muA
** NormalTransistorNmos: 4.76201 muA
** NormalTransistorNmos: 14.3871 muA
** DiodeTransistorNmos: 14.3861 muA
** NormalTransistorPmos: -14.3879 muA
** DiodeTransistorNmos: 14.4511 muA
** NormalTransistorNmos: 14.4501 muA
** NormalTransistorPmos: -14.4519 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 10.0001 muA


** Expected Voltages: 
** ibias: 1.24001  V
** in1: 2.5  V
** in2: 2.5  V
** inSourceStageBiasComplementarySecondStage: 0.665001  V
** inTransconductanceComplementarySecondStage: 3.91801  V
** innerComplementarySecondStage: 1.33001  V
** out: 2.5  V
** outFirstStage: 3.91801  V
** outSourceVoltageBiasXXnXX1: 0.555001  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.548001  V
** sourceTransconductance: 1.94501  V
** inner: 0.663001  V


.END