

================================================================
== Vivado HLS Report for 'Loop_realfft_be_desc'
================================================================
* Date:           Wed Mar 30 12:58:50 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        be_vhls_prj
* Solution:       IPXACTExport
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.890 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      525|      525| 2.100 us | 2.100 us |  525|  525|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      523|      523|        13|          1|          1|   512|    yes   |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 13, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 15 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 2 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dout_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %.preheader.i"   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.72>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i1_0_i = phi i10 [ %i, %realfft_be_descramble_end ], [ 0, %newFuncRoot ]"   --->   Operation 18 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (1.77ns)   --->   "%icmp_ln80 = icmp eq i10 %i1_0_i, -512" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 19 'icmp' 'icmp_ln80' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 512, i64 512, i64 512)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.73ns)   --->   "%i = add i10 %i1_0_i, 1" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln80, label %"xfft2real<complex<ap_fixed<16, 1, 5, 3, 0> >, complex<ap_fixed<16, 1, 5, 3, 0> >, 10, true>.exit.exitStub", label %realfft_be_descramble_begin" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.77ns)   --->   "%icmp_ln101 = icmp eq i10 %i1_0_i, 0" [./xfft2real.h:101->xfft2real.cpp:60]   --->   Operation 23 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln80)> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln101, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i113.i, label %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i211.i_ifconv" [./xfft2real.h:101->xfft2real.cpp:60]   --->   Operation 24 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.73ns)   --->   "%sub_ln104 = sub i10 -512, %i1_0_i" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 25 'sub' 'sub_ln104' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i10 %sub_ln104 to i8" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 26 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %sub_ln104, i32 8)" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 27 'bitselect' 'tmp_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i8 %trunc_ln104 to i64" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 28 'zext' 'zext_ln104' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_5 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 29 'getelementptr' 'descramble_buf_0_M_5' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_5 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 30 'getelementptr' 'descramble_buf_1_M_5' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_7 = load i16* %descramble_buf_0_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 31 'load' 'descramble_buf_0_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_3 : Operation 32 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_7 = load i16* %descramble_buf_1_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 32 'load' 'descramble_buf_1_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i10 %i1_0_i to i8" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 33 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i8 %trunc_ln99 to i64" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 34 'zext' 'zext_ln99' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%descramble_buf_0_M = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 35 'getelementptr' 'descramble_buf_0_M' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%descramble_buf_1_M = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 36 'getelementptr' 'descramble_buf_1_M' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_1 = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 37 'load' 'descramble_buf_0_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 38 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_1 = load i16* %descramble_buf_1_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 38 'load' 'descramble_buf_1_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_2 = getelementptr [256 x i16]* %descramble_buf_0_M_imag_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 39 'getelementptr' 'descramble_buf_0_M_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_2 = getelementptr [256 x i16]* %descramble_buf_1_M_imag_V, i64 0, i64 %zext_ln99" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 40 'getelementptr' 'descramble_buf_1_M_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_4 : Operation 41 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_3 = load i16* %descramble_buf_0_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 41 'load' 'descramble_buf_0_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 42 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 42 'load' 'descramble_buf_1_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%descramble_buf_0_M_4 = getelementptr [256 x i16]* %descramble_buf_0_M_real_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 43 'getelementptr' 'descramble_buf_0_M_4' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%descramble_buf_1_M_4 = getelementptr [256 x i16]* %descramble_buf_1_M_real_V, i64 0, i64 %zext_ln104" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 44 'getelementptr' 'descramble_buf_1_M_4' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 0.00>
ST_4 : Operation 45 [2/2] (3.25ns)   --->   "%descramble_buf_0_M_6 = load i16* %descramble_buf_0_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 45 'load' 'descramble_buf_0_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 46 [2/2] (3.25ns)   --->   "%descramble_buf_1_M_6 = load i16* %descramble_buf_1_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 46 'load' 'descramble_buf_1_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 47 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_7 = load i16* %descramble_buf_0_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 47 'load' 'descramble_buf_0_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_4 : Operation 48 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_7 = load i16* %descramble_buf_1_M_5, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 48 'load' 'descramble_buf_1_M_7' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp = call i2 @_ssdm_op_PartSelect.i2.i10.i32.i32(i10 %i1_0_i, i32 8, i32 9)" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 49 'partselect' 'tmp' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.95ns)   --->   "%icmp_ln99 = icmp eq i2 %tmp, 0" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 50 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln80)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_1 = load i16* %descramble_buf_0_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 51 'load' 'descramble_buf_0_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 52 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_1 = load i16* %descramble_buf_1_M, align 4" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 52 'load' 'descramble_buf_1_M_1' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 53 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_3 = load i16* %descramble_buf_0_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 53 'load' 'descramble_buf_0_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 54 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_3 = load i16* %descramble_buf_1_M_2, align 2" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 54 'load' 'descramble_buf_1_M_3' <Predicate = (!icmp_ln80)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 55 [1/2] (3.25ns)   --->   "%descramble_buf_0_M_6 = load i16* %descramble_buf_0_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 55 'load' 'descramble_buf_0_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & !tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 56 [1/2] (3.25ns)   --->   "%descramble_buf_1_M_6 = load i16* %descramble_buf_1_M_4, align 2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 56 'load' 'descramble_buf_1_M_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_5 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_4)   --->   "%p_Val2_2 = select i1 %tmp_3, i16 %descramble_buf_1_M_7, i16 %descramble_buf_0_M_7" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 57 'select' 'p_Val2_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_4 = sub i16 0, %p_Val2_2" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 58 'sub' 'p_Val2_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1265 = zext i10 %i1_0_i to i64" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 59 'zext' 'zext_ln1265' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.80ns)   --->   "%p_Val2_s = select i1 %icmp_ln99, i16 %descramble_buf_0_M_1, i16 %descramble_buf_1_M_1" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 60 'select' 'p_Val2_s' <Predicate = (!icmp_ln80)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.80ns)   --->   "%p_Val2_1 = select i1 %icmp_ln99, i16 %descramble_buf_0_M_3, i16 %descramble_buf_1_M_3" [./xfft2real.h:99->xfft2real.cpp:60]   --->   Operation 61 'select' 'p_Val2_1' <Predicate = (!icmp_ln80)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.80ns)   --->   "%p_Val2_3 = select i1 %tmp_3, i16 %descramble_buf_1_M_6, i16 %descramble_buf_0_M_6" [./xfft2real.h:104->xfft2real.cpp:60]   --->   Operation 62 'select' 'p_Val2_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%rhs_V = sext i16 %p_Val2_3 to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 63 'sext' 'rhs_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%rhs_V_3 = sext i16 %p_Val2_4 to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 64 'sext' 'rhs_V_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%lhs_V = sext i16 %p_Val2_s to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 65 'sext' 'lhs_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (2.07ns)   --->   "%ret_V = add nsw i17 %lhs_V, %rhs_V" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 66 'add' 'ret_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (2.07ns)   --->   "%ret_V_3 = sub i17 %rhs_V, %lhs_V" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 67 'sub' 'ret_V_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%lhs_V_4 = sext i16 %p_Val2_1 to i17" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 68 'sext' 'lhs_V_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (2.07ns)   --->   "%ret_V_1 = add nsw i17 %lhs_V_4, %rhs_V_3" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 69 'add' 'ret_V_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (2.07ns)   --->   "%ret_V_2 = sub i17 %rhs_V_3, %lhs_V_4" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 70 'sub' 'ret_V_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln1148_7 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_2, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 71 'partselect' 'trunc_ln1148_7' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_3, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 72 'bitselect' 'tmp_7' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln1148_3 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_3, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 73 'partselect' 'trunc_ln1148_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%twid_rom_0_addr = getelementptr [512 x i16]* @twid_rom_0, i64 0, i64 %zext_ln1265" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 74 'getelementptr' 'twid_rom_0_addr' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 75 [2/2] (3.25ns)   --->   "%p_Val2_14 = load i16* %twid_rom_0_addr, align 4" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 75 'load' 'p_Val2_14' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%twid_rom_1_addr = getelementptr [512 x i16]* @twid_rom_1, i64 0, i64 %zext_ln1265" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 76 'getelementptr' 'twid_rom_1_addr' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_6 : Operation 77 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 77 'load' 'p_Val2_15' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>

State 7 <SV = 6> <Delay = 3.25>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln1148_2 = zext i17 %ret_V_3 to i18" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 78 'zext' 'zext_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (2.10ns)   --->   "%r_V = sub i17 0, %ret_V_2" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 79 'sub' 'r_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %r_V, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 80 'bitselect' 'tmp_6' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (2.07ns)   --->   "%sub_ln1148_4 = sub i16 0, %trunc_ln1148_7" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 81 'sub' 'sub_ln1148_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln1148_8 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %r_V, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 82 'partselect' 'trunc_ln1148_8' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.80ns)   --->   "%select_ln1148 = select i1 %tmp_6, i16 %sub_ln1148_4, i16 %trunc_ln1148_8" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 83 'select' 'select_ln1148' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (2.10ns)   --->   "%sub_ln1148_5 = sub i18 0, %zext_ln1148_2" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 84 'sub' 'sub_ln1148_5' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln1148_s = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_5, i32 1, i32 16)" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 85 'partselect' 'trunc_ln1148_s' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 0.00>
ST_7 : Operation 86 [1/2] (3.25ns)   --->   "%p_Val2_14 = load i16* %twid_rom_0_addr, align 4" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 86 'load' 'p_Val2_14' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>
ST_7 : Operation 87 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i16* %twid_rom_1_addr, align 2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 87 'load' 'p_Val2_15' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 16> <Depth = 512> <ROM>

State 8 <SV = 7> <Delay = 3.89>
ST_8 : Operation 88 [1/1] (2.07ns)   --->   "%sub_ln1148_6 = sub i16 0, %trunc_ln1148_s" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 88 'sub' 'sub_ln1148_6' <Predicate = (!icmp_ln80 & !icmp_ln101 & tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.80ns)   --->   "%select_ln1148_2 = select i1 %tmp_7, i16 %sub_ln1148_6, i16 %trunc_ln1148_3" [./xfft2real.h:107->xfft2real.cpp:60]   --->   Operation 89 'select' 'select_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i16 %p_Val2_14 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 90 'sext' 'sext_ln1118' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i16 %select_ln1148 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 91 'sext' 'sext_ln1118_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %p_Val2_15 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 92 'sext' 'sext_ln1118_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_8 : Operation 93 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln700 = mul i31 %sext_ln1118, %sext_ln1118_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 93 'mul' 'mul_ln700' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 94 [3/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_1, %sext_ln1118_2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 94 'mul' 'mul_ln1192' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 3.89>
ST_9 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %select_ln1148_2 to i31" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 95 'sext' 'sext_ln1118_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_9 : Operation 96 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln700 = mul i31 %sext_ln1118, %sext_ln1118_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 96 'mul' 'mul_ln700' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 97 [3/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 97 'mul' 'mul_ln1193' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 98 [3/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln700_1 = mul i31 %sext_ln1118, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 98 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 99 [2/3] (3.89ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_1, %sext_ln1118_2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 99 'mul' 'mul_ln1192' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.89> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln1148 = zext i17 %ret_V to i18" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 100 'zext' 'zext_ln1148' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (2.10ns)   --->   "%sub_ln1148 = sub i18 0, %zext_ln1148" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 101 'sub' 'sub_ln1148' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln1148_1 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 102 'partselect' 'trunc_ln1148_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln1148_1 = zext i17 %ret_V_1 to i18" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 103 'zext' 'zext_ln1148_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (2.10ns)   --->   "%sub_ln1148_2 = sub i18 0, %zext_ln1148_1" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 104 'sub' 'sub_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln1148_4 = call i16 @_ssdm_op_PartSelect.i16.i18.i32.i32(i18 %sub_ln1148_2, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 105 'partselect' 'trunc_ln1148_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_10 : Operation 106 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln700 = mul i31 %sext_ln1118, %sext_ln1118_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 106 'mul' 'mul_ln700' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 107 [2/3] (1.05ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 107 'mul' 'mul_ln1193' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 108 [2/3] (1.05ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln700_1 = mul i31 %sext_ln1118, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 108 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.05> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 109 [1/3] (0.00ns) (root node of the DSP)   --->   "%mul_ln1192 = mul i31 %sext_ln1118_1, %sext_ln1118_2" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 109 'mul' 'mul_ln1192' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 3.02>
ST_11 : Operation 110 [1/1] (2.07ns)   --->   "%sub_ln1148_1 = sub i16 0, %trunc_ln1148_1" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 110 'sub' 'sub_ln1148_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 111 [1/1] (2.07ns)   --->   "%sub_ln1148_3 = sub i16 0, %trunc_ln1148_4" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 111 'sub' 'sub_ln1148_3' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 112 [1/3] (0.00ns) (grouped into DSP with root node ret_V_4)   --->   "%mul_ln1193 = mul i31 %sext_ln1118_2, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 112 'mul' 'mul_ln1193' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 113 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_4 = sub i31 %mul_ln700, %mul_ln1193" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 113 'sub' 'ret_V_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 114 [1/3] (0.00ns) (grouped into DSP with root node ret_V_5)   --->   "%mul_ln700_1 = mul i31 %sext_ln1118, %sext_ln1118_3" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 114 'mul' 'mul_ln700_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 115 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V_5 = add i31 %mul_ln1192, %mul_ln700_1" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 115 'add' 'ret_V_5' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 116 [1/1] (2.07ns)   --->   "%cdata_M_real_V = add i16 %p_Val2_1, %p_Val2_s" [./xfft2real.h:102->xfft2real.cpp:60]   --->   Operation 116 'add' 'cdata_M_real_V' <Predicate = (!icmp_ln80 & icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 117 [1/1] (2.07ns)   --->   "%sub_ln703 = sub i16 %p_Val2_s, %p_Val2_1" [./xfft2real.h:102->xfft2real.cpp:60]   --->   Operation 117 'sub' 'sub_ln703' <Predicate = (!icmp_ln80 & icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.07>
ST_12 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 118 'bitselect' 'tmp_4' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%trunc_ln1148_2 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 119 'partselect' 'trunc_ln1148_2' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%f_M_real_V = select i1 %tmp_4, i16 %sub_ln1148_1, i16 %trunc_ln1148_2" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 120 'select' 'f_M_real_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %ret_V_1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 121 'bitselect' 'tmp_5' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%trunc_ln1148_5 = call i16 @_ssdm_op_PartSelect.i16.i17.i32.i32(i17 %ret_V_1, i32 1, i32 16)" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 122 'partselect' 'trunc_ln1148_5' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%f_M_imag_V = select i1 %tmp_5, i16 %sub_ln1148_3, i16 %trunc_ln1148_5" [./xfft2real.h:106->xfft2real.cpp:60]   --->   Operation 123 'select' 'f_M_imag_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node cdata_M_real_V_1)   --->   "%p_r_V = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_4, i32 15, i32 30)" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 124 'partselect' 'p_r_V' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node add_ln703_1)   --->   "%p_Val2_13 = call i16 @_ssdm_op_PartSelect.i16.i31.i32.i32(i31 %ret_V_5, i32 15, i32 30)" [./xfft2real.h:108->xfft2real.cpp:60]   --->   Operation 125 'partselect' 'p_Val2_13' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 0.00>
ST_12 : Operation 126 [1/1] (2.07ns) (out node of the LUT)   --->   "%cdata_M_real_V_1 = add i16 %f_M_real_V, %p_r_V" [./xfft2real.h:109->xfft2real.cpp:60]   --->   Operation 126 'add' 'cdata_M_real_V_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 127 [1/1] (2.07ns) (out node of the LUT)   --->   "%add_ln703_1 = add i16 %f_M_imag_V, %p_Val2_13" [./xfft2real.h:109->xfft2real.cpp:60]   --->   Operation 127 'add' 'add_ln703_1' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 128 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end" [./xfft2real.h:103->xfft2real.cpp:60]   --->   Operation 128 'br' <Predicate = (!icmp_ln80 & icmp_ln101)> <Delay = 1.76>

State 13 <SV = 12> <Delay = 1.76>
ST_13 : Operation 129 [1/1] (1.76ns)   --->   "br label %realfft_be_descramble_end"   --->   Operation 129 'br' <Predicate = (!icmp_ln80 & !icmp_ln101)> <Delay = 1.76>
ST_13 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_M_real_V = phi i16 [ %cdata_M_real_V, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i113.i ], [ %cdata_M_real_V_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i211.i_ifconv ]"   --->   Operation 130 'phi' 'tmp_M_real_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 131 [1/1] (0.00ns)   --->   "%cdata_M_imag_V = phi i16 [ %sub_ln703, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i113.i ], [ %add_ln703_1, %_ZN13ap_fixed_baseILi17ELi2ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi16ELi1ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i211.i_ifconv ]" [./xfft2real.h:102->xfft2real.cpp:60]   --->   Operation 131 'phi' 'cdata_M_imag_V' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %cdata_M_imag_V, i16 %tmp_M_real_V)" [./xfft2real.h:111->xfft2real.cpp:60]   --->   Operation 132 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_13 : Operation 133 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dout_V, i32 %tmp_1)" [./xfft2real.h:111->xfft2real.cpp:60]   --->   Operation 133 'write' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @p_str5) nounwind" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 134 'specloopname' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([22 x i8]* @p_str5)" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 135 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [./xfft2real.h:81->xfft2real.cpp:60]   --->   Operation 136 'specpipeline' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 137 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %dout_V, i32 %tmp_1)" [./xfft2real.h:111->xfft2real.cpp:60]   --->   Operation 137 'write' <Predicate = (!icmp_ln80)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 138 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecRegionEnd([22 x i8]* @p_str5, i32 %tmp_2)" [./xfft2real.h:113->xfft2real.cpp:60]   --->   Operation 138 'specregionend' 'empty_34' <Predicate = (!icmp_ln80)> <Delay = 0.00>
ST_14 : Operation 139 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./xfft2real.h:80->xfft2real.cpp:60]   --->   Operation 139 'br' <Predicate = (!icmp_ln80)> <Delay = 0.00>

State 15 <SV = 2> <Delay = 0.00>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 140 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dout_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ descramble_buf_0_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_imag_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_0_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ descramble_buf_1_M_real_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ twid_rom_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ twid_rom_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0    (specinterface    ) [ 0000000000000000]
br_ln0               (br               ) [ 0111111111111110]
i1_0_i               (phi              ) [ 0011111000000000]
icmp_ln80            (icmp             ) [ 0011111111111110]
empty                (speclooptripcount) [ 0000000000000000]
i                    (add              ) [ 0111111111111110]
br_ln80              (br               ) [ 0000000000000000]
icmp_ln101           (icmp             ) [ 0011111111111110]
br_ln101             (br               ) [ 0000000000000000]
sub_ln104            (sub              ) [ 0000000000000000]
trunc_ln104          (trunc            ) [ 0011000000000000]
tmp_3                (bitselect        ) [ 0011111000000000]
zext_ln104           (zext             ) [ 0010100000000000]
descramble_buf_0_M_5 (getelementptr    ) [ 0010100000000000]
descramble_buf_1_M_5 (getelementptr    ) [ 0010100000000000]
trunc_ln99           (trunc            ) [ 0000000000000000]
zext_ln99            (zext             ) [ 0000000000000000]
descramble_buf_0_M   (getelementptr    ) [ 0010010000000000]
descramble_buf_1_M   (getelementptr    ) [ 0010010000000000]
descramble_buf_0_M_2 (getelementptr    ) [ 0010010000000000]
descramble_buf_1_M_2 (getelementptr    ) [ 0010010000000000]
descramble_buf_0_M_4 (getelementptr    ) [ 0010010000000000]
descramble_buf_1_M_4 (getelementptr    ) [ 0010010000000000]
descramble_buf_0_M_7 (load             ) [ 0010010000000000]
descramble_buf_1_M_7 (load             ) [ 0010010000000000]
tmp                  (partselect       ) [ 0000000000000000]
icmp_ln99            (icmp             ) [ 0010001000000000]
descramble_buf_0_M_1 (load             ) [ 0010001000000000]
descramble_buf_1_M_1 (load             ) [ 0010001000000000]
descramble_buf_0_M_3 (load             ) [ 0010001000000000]
descramble_buf_1_M_3 (load             ) [ 0010001000000000]
descramble_buf_0_M_6 (load             ) [ 0010001000000000]
descramble_buf_1_M_6 (load             ) [ 0010001000000000]
p_Val2_2             (select           ) [ 0000000000000000]
p_Val2_4             (sub              ) [ 0010001000000000]
zext_ln1265          (zext             ) [ 0000000000000000]
p_Val2_s             (select           ) [ 0010000111110000]
p_Val2_1             (select           ) [ 0010000111110000]
p_Val2_3             (select           ) [ 0000000000000000]
rhs_V                (sext             ) [ 0000000000000000]
rhs_V_3              (sext             ) [ 0000000000000000]
lhs_V                (sext             ) [ 0000000000000000]
ret_V                (add              ) [ 0010000111111000]
ret_V_3              (sub              ) [ 0010000100000000]
lhs_V_4              (sext             ) [ 0000000000000000]
ret_V_1              (add              ) [ 0010000111111000]
ret_V_2              (sub              ) [ 0010000100000000]
trunc_ln1148_7       (partselect       ) [ 0010000100000000]
tmp_7                (bitselect        ) [ 0010000110000000]
trunc_ln1148_3       (partselect       ) [ 0010000110000000]
twid_rom_0_addr      (getelementptr    ) [ 0010000100000000]
twid_rom_1_addr      (getelementptr    ) [ 0010000100000000]
zext_ln1148_2        (zext             ) [ 0000000000000000]
r_V                  (sub              ) [ 0000000000000000]
tmp_6                (bitselect        ) [ 0000000000000000]
sub_ln1148_4         (sub              ) [ 0000000000000000]
trunc_ln1148_8       (partselect       ) [ 0000000000000000]
select_ln1148        (select           ) [ 0010000010000000]
sub_ln1148_5         (sub              ) [ 0000000000000000]
trunc_ln1148_s       (partselect       ) [ 0010000010000000]
p_Val2_14            (load             ) [ 0010000010000000]
p_Val2_15            (load             ) [ 0010000010000000]
sub_ln1148_6         (sub              ) [ 0000000000000000]
select_ln1148_2      (select           ) [ 0010000001000000]
sext_ln1118          (sext             ) [ 0010000001110000]
sext_ln1118_1        (sext             ) [ 0010000001100000]
sext_ln1118_2        (sext             ) [ 0010000001110000]
sext_ln1118_3        (sext             ) [ 0010000000110000]
zext_ln1148          (zext             ) [ 0000000000000000]
sub_ln1148           (sub              ) [ 0000000000000000]
trunc_ln1148_1       (partselect       ) [ 0010000000010000]
zext_ln1148_1        (zext             ) [ 0000000000000000]
sub_ln1148_2         (sub              ) [ 0000000000000000]
trunc_ln1148_4       (partselect       ) [ 0010000000010000]
mul_ln700            (mul              ) [ 0010000000010000]
mul_ln1192           (mul              ) [ 0010000000010000]
sub_ln1148_1         (sub              ) [ 0010000000001000]
sub_ln1148_3         (sub              ) [ 0010000000001000]
mul_ln1193           (mul              ) [ 0000000000000000]
ret_V_4              (sub              ) [ 0010000000001000]
mul_ln700_1          (mul              ) [ 0000000000000000]
ret_V_5              (add              ) [ 0010000000001000]
cdata_M_real_V       (add              ) [ 0010000000001100]
sub_ln703            (sub              ) [ 0010000000001100]
tmp_4                (bitselect        ) [ 0000000000000000]
trunc_ln1148_2       (partselect       ) [ 0000000000000000]
f_M_real_V           (select           ) [ 0000000000000000]
tmp_5                (bitselect        ) [ 0000000000000000]
trunc_ln1148_5       (partselect       ) [ 0000000000000000]
f_M_imag_V           (select           ) [ 0000000000000000]
p_r_V                (partselect       ) [ 0000000000000000]
p_Val2_13            (partselect       ) [ 0000000000000000]
cdata_M_real_V_1     (add              ) [ 0011111111111110]
add_ln703_1          (add              ) [ 0011111111111110]
br_ln103             (br               ) [ 0011111111111110]
br_ln0               (br               ) [ 0000000000000000]
tmp_M_real_V         (phi              ) [ 0010000000000100]
cdata_M_imag_V       (phi              ) [ 0010000000000100]
tmp_1                (bitconcatenate   ) [ 0010000000000010]
specloopname_ln80    (specloopname     ) [ 0000000000000000]
tmp_2                (specregionbegin  ) [ 0000000000000000]
specpipeline_ln81    (specpipeline     ) [ 0000000000000000]
write_ln111          (write            ) [ 0000000000000000]
empty_34             (specregionend    ) [ 0000000000000000]
br_ln80              (br               ) [ 0111111111111110]
ret_ln0              (ret              ) [ 0000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dout_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dout_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="descramble_buf_0_M_imag_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="descramble_buf_1_M_imag_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_imag_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="descramble_buf_0_M_real_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_0_M_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="descramble_buf_1_M_real_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="descramble_buf_1_M_real_V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="twid_rom_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="twid_rom_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="twid_rom_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i31.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="grp_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln111/13 "/>
</bind>
</comp>

<comp id="91" class="1004" name="descramble_buf_0_M_5_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="16" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="8" slack="0"/>
<pin id="95" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_5/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="descramble_buf_1_M_5_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="8" slack="0"/>
<pin id="102" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_5/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="8" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="157" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="1"/>
<pin id="160" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_0_M_7/3 descramble_buf_0_M_3/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="162" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="164" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="1"/>
<pin id="165" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_1_M_7/3 descramble_buf_1_M_3/4 "/>
</bind>
</comp>

<comp id="117" class="1004" name="descramble_buf_0_M_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="8" slack="0"/>
<pin id="121" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="descramble_buf_1_M_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="grp_access_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="0"/>
<pin id="133" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="134" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="3" bw="16" slack="1"/>
<pin id="184" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_0_M_1/4 descramble_buf_0_M_6/4 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="186" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="187" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="188" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="16" slack="1"/>
<pin id="189" dir="1" index="7" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="descramble_buf_1_M_1/4 descramble_buf_1_M_6/4 "/>
</bind>
</comp>

<comp id="143" class="1004" name="descramble_buf_0_M_2_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="8" slack="0"/>
<pin id="147" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_2/4 "/>
</bind>
</comp>

<comp id="150" class="1004" name="descramble_buf_1_M_2_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="8" slack="0"/>
<pin id="154" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_2/4 "/>
</bind>
</comp>

<comp id="167" class="1004" name="descramble_buf_0_M_4_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="8" slack="1"/>
<pin id="171" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_0_M_4/4 "/>
</bind>
</comp>

<comp id="174" class="1004" name="descramble_buf_1_M_4_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="8" slack="1"/>
<pin id="178" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="descramble_buf_1_M_4/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="twid_rom_0_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="16" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_0_addr/6 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="0"/>
<pin id="200" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_14/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="twid_rom_1_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="10" slack="0"/>
<pin id="208" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="twid_rom_1_addr/6 "/>
</bind>
</comp>

<comp id="211" class="1004" name="grp_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="9" slack="0"/>
<pin id="213" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/6 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i1_0_i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="1"/>
<pin id="219" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i1_0_i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="10" slack="0"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="1" slack="1"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_i/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="tmp_M_real_V_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="231" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_M_real_V (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_M_real_V_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="2"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="16" slack="1"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_M_real_V/13 "/>
</bind>
</comp>

<comp id="238" class="1005" name="cdata_M_imag_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="2147483647"/>
<pin id="240" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="cdata_M_imag_V (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="cdata_M_imag_V_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="2"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="16" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cdata_M_imag_V/13 "/>
</bind>
</comp>

<comp id="247" class="1004" name="icmp_ln80_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="0"/>
<pin id="249" dir="0" index="1" bw="10" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln80/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="icmp_ln101_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sub_ln104_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="0"/>
<pin id="268" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln104/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="trunc_ln104_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="1" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln104_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="1"/>
<pin id="285" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="trunc_ln99_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="2"/>
<pin id="290" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="zext_ln99_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="2" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="3"/>
<pin id="303" dir="0" index="2" bw="5" slack="0"/>
<pin id="304" dir="0" index="3" bw="5" slack="0"/>
<pin id="305" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln99_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="2" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/5 "/>
</bind>
</comp>

<comp id="316" class="1004" name="p_Val2_2_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="3"/>
<pin id="318" dir="0" index="1" bw="16" slack="1"/>
<pin id="319" dir="0" index="2" bw="16" slack="1"/>
<pin id="320" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/5 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Val2_4_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_4/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="zext_ln1265_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="10" slack="4"/>
<pin id="329" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1265/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="p_Val2_s_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="16" slack="1"/>
<pin id="336" dir="0" index="2" bw="16" slack="1"/>
<pin id="337" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_Val2_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="1"/>
<pin id="340" dir="0" index="1" bw="16" slack="1"/>
<pin id="341" dir="0" index="2" bw="16" slack="1"/>
<pin id="342" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="p_Val2_3_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="4"/>
<pin id="345" dir="0" index="1" bw="16" slack="1"/>
<pin id="346" dir="0" index="2" bw="16" slack="1"/>
<pin id="347" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="rhs_V_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="rhs_V_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="1"/>
<pin id="354" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_3/6 "/>
</bind>
</comp>

<comp id="355" class="1004" name="lhs_V_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="16" slack="0"/>
<pin id="357" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="ret_V_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="16" slack="0"/>
<pin id="361" dir="0" index="1" bw="16" slack="0"/>
<pin id="362" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/6 "/>
</bind>
</comp>

<comp id="365" class="1004" name="ret_V_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="0" index="1" bw="16" slack="0"/>
<pin id="368" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_3/6 "/>
</bind>
</comp>

<comp id="371" class="1004" name="lhs_V_4_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_4/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="ret_V_1_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="16" slack="0"/>
<pin id="378" dir="1" index="2" bw="17" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_1/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="ret_V_2_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="16" slack="0"/>
<pin id="383" dir="0" index="1" bw="16" slack="0"/>
<pin id="384" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_2/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln1148_7_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="17" slack="0"/>
<pin id="390" dir="0" index="2" bw="1" slack="0"/>
<pin id="391" dir="0" index="3" bw="6" slack="0"/>
<pin id="392" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_7/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_7_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="1" slack="0"/>
<pin id="399" dir="0" index="1" bw="17" slack="0"/>
<pin id="400" dir="0" index="2" bw="6" slack="0"/>
<pin id="401" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln1148_3_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="17" slack="0"/>
<pin id="408" dir="0" index="2" bw="1" slack="0"/>
<pin id="409" dir="0" index="3" bw="6" slack="0"/>
<pin id="410" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_3/6 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln1148_2_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="17" slack="1"/>
<pin id="417" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148_2/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="r_V_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="17" slack="1"/>
<pin id="421" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_6_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="17" slack="0"/>
<pin id="426" dir="0" index="2" bw="6" slack="0"/>
<pin id="427" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="431" class="1004" name="sub_ln1148_4_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="16" slack="1"/>
<pin id="434" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_4/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="trunc_ln1148_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="17" slack="0"/>
<pin id="439" dir="0" index="2" bw="1" slack="0"/>
<pin id="440" dir="0" index="3" bw="6" slack="0"/>
<pin id="441" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_8/7 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln1148_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148/7 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sub_ln1148_5_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="17" slack="0"/>
<pin id="457" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_5/7 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln1148_s_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="18" slack="0"/>
<pin id="463" dir="0" index="2" bw="1" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_s/7 "/>
</bind>
</comp>

<comp id="470" class="1004" name="sub_ln1148_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="16" slack="1"/>
<pin id="473" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_6/8 "/>
</bind>
</comp>

<comp id="475" class="1004" name="select_ln1148_2_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="2"/>
<pin id="477" dir="0" index="1" bw="16" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="2"/>
<pin id="479" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1148_2/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="sext_ln1118_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="16" slack="1"/>
<pin id="483" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/8 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln1118_1_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="1"/>
<pin id="486" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/8 "/>
</bind>
</comp>

<comp id="487" class="1004" name="sext_ln1118_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="1"/>
<pin id="489" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/8 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sext_ln1118_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="1"/>
<pin id="492" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/9 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln1148_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="17" slack="4"/>
<pin id="495" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148/10 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sub_ln1148_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="1" slack="0"/>
<pin id="498" dir="0" index="1" bw="17" slack="0"/>
<pin id="499" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="trunc_ln1148_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="0" index="1" bw="18" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="0" index="3" bw="6" slack="0"/>
<pin id="507" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_1/10 "/>
</bind>
</comp>

<comp id="512" class="1004" name="zext_ln1148_1_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="17" slack="4"/>
<pin id="514" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1148_1/10 "/>
</bind>
</comp>

<comp id="515" class="1004" name="sub_ln1148_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="1" slack="0"/>
<pin id="517" dir="0" index="1" bw="17" slack="0"/>
<pin id="518" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_2/10 "/>
</bind>
</comp>

<comp id="521" class="1004" name="trunc_ln1148_4_fu_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="16" slack="0"/>
<pin id="523" dir="0" index="1" bw="18" slack="0"/>
<pin id="524" dir="0" index="2" bw="1" slack="0"/>
<pin id="525" dir="0" index="3" bw="6" slack="0"/>
<pin id="526" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_4/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sub_ln1148_1_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="16" slack="1"/>
<pin id="534" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_1/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="sub_ln1148_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="1" slack="0"/>
<pin id="538" dir="0" index="1" bw="16" slack="1"/>
<pin id="539" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1148_3/11 "/>
</bind>
</comp>

<comp id="541" class="1004" name="cdata_M_real_V_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="16" slack="5"/>
<pin id="543" dir="0" index="1" bw="16" slack="5"/>
<pin id="544" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cdata_M_real_V/11 "/>
</bind>
</comp>

<comp id="545" class="1004" name="sub_ln703_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="5"/>
<pin id="547" dir="0" index="1" bw="16" slack="5"/>
<pin id="548" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln703/11 "/>
</bind>
</comp>

<comp id="549" class="1004" name="tmp_4_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="17" slack="6"/>
<pin id="552" dir="0" index="2" bw="6" slack="0"/>
<pin id="553" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/12 "/>
</bind>
</comp>

<comp id="556" class="1004" name="trunc_ln1148_2_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="16" slack="0"/>
<pin id="558" dir="0" index="1" bw="17" slack="6"/>
<pin id="559" dir="0" index="2" bw="1" slack="0"/>
<pin id="560" dir="0" index="3" bw="6" slack="0"/>
<pin id="561" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_2/12 "/>
</bind>
</comp>

<comp id="565" class="1004" name="f_M_real_V_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="1" slack="0"/>
<pin id="567" dir="0" index="1" bw="16" slack="1"/>
<pin id="568" dir="0" index="2" bw="16" slack="0"/>
<pin id="569" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_real_V/12 "/>
</bind>
</comp>

<comp id="572" class="1004" name="tmp_5_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="1" slack="0"/>
<pin id="574" dir="0" index="1" bw="17" slack="6"/>
<pin id="575" dir="0" index="2" bw="6" slack="0"/>
<pin id="576" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/12 "/>
</bind>
</comp>

<comp id="579" class="1004" name="trunc_ln1148_5_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="0"/>
<pin id="581" dir="0" index="1" bw="17" slack="6"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="0" index="3" bw="6" slack="0"/>
<pin id="584" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1148_5/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="f_M_imag_V_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="1"/>
<pin id="591" dir="0" index="2" bw="16" slack="0"/>
<pin id="592" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="f_M_imag_V/12 "/>
</bind>
</comp>

<comp id="595" class="1004" name="p_r_V_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="31" slack="1"/>
<pin id="598" dir="0" index="2" bw="5" slack="0"/>
<pin id="599" dir="0" index="3" bw="6" slack="0"/>
<pin id="600" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_r_V/12 "/>
</bind>
</comp>

<comp id="604" class="1004" name="p_Val2_13_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="16" slack="0"/>
<pin id="606" dir="0" index="1" bw="31" slack="1"/>
<pin id="607" dir="0" index="2" bw="5" slack="0"/>
<pin id="608" dir="0" index="3" bw="6" slack="0"/>
<pin id="609" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_13/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="cdata_M_real_V_1_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="16" slack="0"/>
<pin id="615" dir="0" index="1" bw="16" slack="0"/>
<pin id="616" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cdata_M_real_V_1/12 "/>
</bind>
</comp>

<comp id="619" class="1004" name="add_ln703_1_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="16" slack="0"/>
<pin id="621" dir="0" index="1" bw="16" slack="0"/>
<pin id="622" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/12 "/>
</bind>
</comp>

<comp id="625" class="1004" name="tmp_1_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="0"/>
<pin id="627" dir="0" index="1" bw="16" slack="0"/>
<pin id="628" dir="0" index="2" bw="16" slack="0"/>
<pin id="629" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/13 "/>
</bind>
</comp>

<comp id="634" class="1007" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="0" index="1" bw="16" slack="0"/>
<pin id="637" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/8 "/>
</bind>
</comp>

<comp id="640" class="1007" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="16" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="0"/>
<pin id="643" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/8 "/>
</bind>
</comp>

<comp id="646" class="1007" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="16" slack="1"/>
<pin id="648" dir="0" index="1" bw="16" slack="0"/>
<pin id="649" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="650" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln1193/9 ret_V_4/11 "/>
</bind>
</comp>

<comp id="652" class="1007" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="16" slack="1"/>
<pin id="654" dir="0" index="1" bw="16" slack="0"/>
<pin id="655" dir="0" index="2" bw="31" slack="2147483647"/>
<pin id="656" dir="1" index="3" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_1/9 ret_V_5/11 "/>
</bind>
</comp>

<comp id="658" class="1005" name="icmp_ln80_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="1" slack="1"/>
<pin id="660" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln80 "/>
</bind>
</comp>

<comp id="662" class="1005" name="i_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="0"/>
<pin id="664" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="667" class="1005" name="icmp_ln101_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="1" slack="1"/>
<pin id="669" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln101 "/>
</bind>
</comp>

<comp id="671" class="1005" name="trunc_ln104_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="8" slack="1"/>
<pin id="673" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="676" class="1005" name="tmp_3_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="682" class="1005" name="zext_ln104_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="64" slack="1"/>
<pin id="684" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln104 "/>
</bind>
</comp>

<comp id="688" class="1005" name="descramble_buf_0_M_5_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="8" slack="1"/>
<pin id="690" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_5 "/>
</bind>
</comp>

<comp id="693" class="1005" name="descramble_buf_1_M_5_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_5 "/>
</bind>
</comp>

<comp id="698" class="1005" name="descramble_buf_0_M_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="8" slack="1"/>
<pin id="700" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M "/>
</bind>
</comp>

<comp id="703" class="1005" name="descramble_buf_1_M_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="8" slack="1"/>
<pin id="705" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M "/>
</bind>
</comp>

<comp id="708" class="1005" name="descramble_buf_0_M_2_reg_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="8" slack="1"/>
<pin id="710" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_2 "/>
</bind>
</comp>

<comp id="713" class="1005" name="descramble_buf_1_M_2_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="8" slack="1"/>
<pin id="715" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_2 "/>
</bind>
</comp>

<comp id="718" class="1005" name="descramble_buf_0_M_4_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_4 "/>
</bind>
</comp>

<comp id="723" class="1005" name="descramble_buf_1_M_4_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="1"/>
<pin id="725" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_4 "/>
</bind>
</comp>

<comp id="728" class="1005" name="descramble_buf_0_M_7_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="16" slack="1"/>
<pin id="730" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_7 "/>
</bind>
</comp>

<comp id="733" class="1005" name="descramble_buf_1_M_7_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="1"/>
<pin id="735" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_7 "/>
</bind>
</comp>

<comp id="738" class="1005" name="icmp_ln99_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="1" slack="1"/>
<pin id="740" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="744" class="1005" name="descramble_buf_0_M_1_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="16" slack="1"/>
<pin id="746" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_1 "/>
</bind>
</comp>

<comp id="749" class="1005" name="descramble_buf_1_M_1_reg_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="16" slack="1"/>
<pin id="751" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_1 "/>
</bind>
</comp>

<comp id="754" class="1005" name="descramble_buf_0_M_3_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="16" slack="1"/>
<pin id="756" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_3 "/>
</bind>
</comp>

<comp id="759" class="1005" name="descramble_buf_1_M_3_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="16" slack="1"/>
<pin id="761" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_3 "/>
</bind>
</comp>

<comp id="764" class="1005" name="descramble_buf_0_M_6_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="16" slack="1"/>
<pin id="766" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_0_M_6 "/>
</bind>
</comp>

<comp id="769" class="1005" name="descramble_buf_1_M_6_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="16" slack="1"/>
<pin id="771" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="descramble_buf_1_M_6 "/>
</bind>
</comp>

<comp id="774" class="1005" name="p_Val2_4_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="16" slack="1"/>
<pin id="776" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_4 "/>
</bind>
</comp>

<comp id="779" class="1005" name="p_Val2_s_reg_779">
<pin_list>
<pin id="780" dir="0" index="0" bw="16" slack="5"/>
<pin id="781" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="785" class="1005" name="p_Val2_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="16" slack="5"/>
<pin id="787" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="ret_V_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="17" slack="4"/>
<pin id="793" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="ret_V "/>
</bind>
</comp>

<comp id="798" class="1005" name="ret_V_3_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="17" slack="1"/>
<pin id="800" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="803" class="1005" name="ret_V_1_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="17" slack="4"/>
<pin id="805" dir="1" index="1" bw="17" slack="4"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="810" class="1005" name="ret_V_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="17" slack="1"/>
<pin id="812" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="trunc_ln1148_7_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="16" slack="1"/>
<pin id="817" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_7 "/>
</bind>
</comp>

<comp id="820" class="1005" name="tmp_7_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="825" class="1005" name="trunc_ln1148_3_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="2"/>
<pin id="827" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln1148_3 "/>
</bind>
</comp>

<comp id="830" class="1005" name="twid_rom_0_addr_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="9" slack="1"/>
<pin id="832" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_0_addr "/>
</bind>
</comp>

<comp id="835" class="1005" name="twid_rom_1_addr_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="9" slack="1"/>
<pin id="837" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="twid_rom_1_addr "/>
</bind>
</comp>

<comp id="840" class="1005" name="select_ln1148_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="16" slack="1"/>
<pin id="842" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148 "/>
</bind>
</comp>

<comp id="845" class="1005" name="trunc_ln1148_s_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="16" slack="1"/>
<pin id="847" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_s "/>
</bind>
</comp>

<comp id="850" class="1005" name="p_Val2_14_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="16" slack="1"/>
<pin id="852" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="855" class="1005" name="p_Val2_15_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="16" slack="1"/>
<pin id="857" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_15 "/>
</bind>
</comp>

<comp id="860" class="1005" name="select_ln1148_2_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="16" slack="1"/>
<pin id="862" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln1148_2 "/>
</bind>
</comp>

<comp id="865" class="1005" name="sext_ln1118_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="31" slack="1"/>
<pin id="867" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118 "/>
</bind>
</comp>

<comp id="871" class="1005" name="sext_ln1118_1_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="31" slack="1"/>
<pin id="873" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_1 "/>
</bind>
</comp>

<comp id="877" class="1005" name="sext_ln1118_2_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="31" slack="1"/>
<pin id="879" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_2 "/>
</bind>
</comp>

<comp id="883" class="1005" name="sext_ln1118_3_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="31" slack="1"/>
<pin id="885" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1118_3 "/>
</bind>
</comp>

<comp id="889" class="1005" name="trunc_ln1148_1_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="16" slack="1"/>
<pin id="891" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_1 "/>
</bind>
</comp>

<comp id="894" class="1005" name="trunc_ln1148_4_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="16" slack="1"/>
<pin id="896" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1148_4 "/>
</bind>
</comp>

<comp id="899" class="1005" name="mul_ln700_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="31" slack="1"/>
<pin id="901" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="904" class="1005" name="mul_ln1192_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="31" slack="1"/>
<pin id="906" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1192 "/>
</bind>
</comp>

<comp id="909" class="1005" name="sub_ln1148_1_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="16" slack="1"/>
<pin id="911" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1148_1 "/>
</bind>
</comp>

<comp id="914" class="1005" name="sub_ln1148_3_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="16" slack="1"/>
<pin id="916" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln1148_3 "/>
</bind>
</comp>

<comp id="919" class="1005" name="ret_V_4_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="31" slack="1"/>
<pin id="921" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_4 "/>
</bind>
</comp>

<comp id="924" class="1005" name="ret_V_5_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="31" slack="1"/>
<pin id="926" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_5 "/>
</bind>
</comp>

<comp id="929" class="1005" name="cdata_M_real_V_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="16" slack="2"/>
<pin id="931" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="cdata_M_real_V "/>
</bind>
</comp>

<comp id="934" class="1005" name="sub_ln703_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="2"/>
<pin id="936" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln703 "/>
</bind>
</comp>

<comp id="939" class="1005" name="cdata_M_real_V_1_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="16" slack="1"/>
<pin id="941" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="cdata_M_real_V_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln703_1_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="16" slack="1"/>
<pin id="946" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="949" class="1005" name="tmp_1_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="70" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="2" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="40" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="91" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="98" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="40" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="117" pin="3"/><net_sink comp="131" pin=0"/></net>

<net id="142"><net_src comp="124" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="40" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="143" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="166"><net_src comp="150" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="8" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="40" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="185"><net_src comp="167" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="190"><net_src comp="174" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="40" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="220"><net_src comp="26" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="251"><net_src comp="221" pin="4"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="221" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="221" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="28" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="221" pin="4"/><net_sink comp="265" pin=1"/></net>

<net id="274"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="36" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="265" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="38" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="291"><net_src comp="217" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="297"><net_src comp="292" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="299"><net_src comp="292" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="306"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="217" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="38" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="300" pin="4"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="46" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="316" pin="3"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="217" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="331"><net_src comp="327" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="332"><net_src comp="327" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="351"><net_src comp="343" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="333" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="348" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="369"><net_src comp="348" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="370"><net_src comp="355" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="374"><net_src comp="338" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="379"><net_src comp="371" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="352" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="352" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="371" pin="1"/><net_sink comp="381" pin=1"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="381" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="18" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="52" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="402"><net_src comp="54" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="403"><net_src comp="365" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="404"><net_src comp="52" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="411"><net_src comp="50" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="365" pin="2"/><net_sink comp="405" pin=1"/></net>

<net id="413"><net_src comp="18" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="414"><net_src comp="52" pin="0"/><net_sink comp="405" pin=3"/></net>

<net id="422"><net_src comp="56" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="428"><net_src comp="54" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="430"><net_src comp="52" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="435"><net_src comp="48" pin="0"/><net_sink comp="431" pin=0"/></net>

<net id="442"><net_src comp="50" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="443"><net_src comp="418" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="444"><net_src comp="18" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="445"><net_src comp="52" pin="0"/><net_sink comp="436" pin=3"/></net>

<net id="451"><net_src comp="423" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="431" pin="2"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="436" pin="4"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="58" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="415" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="466"><net_src comp="60" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="454" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="468"><net_src comp="18" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="469"><net_src comp="52" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="474"><net_src comp="48" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="480"><net_src comp="470" pin="2"/><net_sink comp="475" pin=1"/></net>

<net id="500"><net_src comp="58" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="493" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="508"><net_src comp="60" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="509"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="510"><net_src comp="18" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="511"><net_src comp="52" pin="0"/><net_sink comp="502" pin=3"/></net>

<net id="519"><net_src comp="58" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="527"><net_src comp="60" pin="0"/><net_sink comp="521" pin=0"/></net>

<net id="528"><net_src comp="515" pin="2"/><net_sink comp="521" pin=1"/></net>

<net id="529"><net_src comp="18" pin="0"/><net_sink comp="521" pin=2"/></net>

<net id="530"><net_src comp="52" pin="0"/><net_sink comp="521" pin=3"/></net>

<net id="535"><net_src comp="48" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="48" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="554"><net_src comp="54" pin="0"/><net_sink comp="549" pin=0"/></net>

<net id="555"><net_src comp="52" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="562"><net_src comp="50" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="18" pin="0"/><net_sink comp="556" pin=2"/></net>

<net id="564"><net_src comp="52" pin="0"/><net_sink comp="556" pin=3"/></net>

<net id="570"><net_src comp="549" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="556" pin="4"/><net_sink comp="565" pin=2"/></net>

<net id="577"><net_src comp="54" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="52" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="50" pin="0"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="18" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="587"><net_src comp="52" pin="0"/><net_sink comp="579" pin=3"/></net>

<net id="593"><net_src comp="572" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="579" pin="4"/><net_sink comp="588" pin=2"/></net>

<net id="601"><net_src comp="62" pin="0"/><net_sink comp="595" pin=0"/></net>

<net id="602"><net_src comp="64" pin="0"/><net_sink comp="595" pin=2"/></net>

<net id="603"><net_src comp="66" pin="0"/><net_sink comp="595" pin=3"/></net>

<net id="610"><net_src comp="62" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="611"><net_src comp="64" pin="0"/><net_sink comp="604" pin=2"/></net>

<net id="612"><net_src comp="66" pin="0"/><net_sink comp="604" pin=3"/></net>

<net id="617"><net_src comp="565" pin="3"/><net_sink comp="613" pin=0"/></net>

<net id="618"><net_src comp="595" pin="4"/><net_sink comp="613" pin=1"/></net>

<net id="623"><net_src comp="588" pin="3"/><net_sink comp="619" pin=0"/></net>

<net id="624"><net_src comp="604" pin="4"/><net_sink comp="619" pin=1"/></net>

<net id="630"><net_src comp="68" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="631"><net_src comp="241" pin="4"/><net_sink comp="625" pin=1"/></net>

<net id="632"><net_src comp="232" pin="4"/><net_sink comp="625" pin=2"/></net>

<net id="633"><net_src comp="625" pin="3"/><net_sink comp="84" pin=2"/></net>

<net id="638"><net_src comp="481" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="484" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="644"><net_src comp="484" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="645"><net_src comp="487" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="651"><net_src comp="490" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="657"><net_src comp="490" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="247" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="253" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="670"><net_src comp="259" pin="2"/><net_sink comp="667" pin=0"/></net>

<net id="674"><net_src comp="271" pin="1"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="679"><net_src comp="275" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="685"><net_src comp="283" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="691"><net_src comp="91" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="696"><net_src comp="98" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="701"><net_src comp="117" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="706"><net_src comp="124" pin="3"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="711"><net_src comp="143" pin="3"/><net_sink comp="708" pin=0"/></net>

<net id="712"><net_src comp="708" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="716"><net_src comp="150" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="721"><net_src comp="167" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="726"><net_src comp="174" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="731"><net_src comp="105" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="736"><net_src comp="111" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="741"><net_src comp="310" pin="2"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="747"><net_src comp="131" pin="3"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="752"><net_src comp="137" pin="3"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="757"><net_src comp="105" pin="7"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="762"><net_src comp="111" pin="7"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="767"><net_src comp="131" pin="7"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="772"><net_src comp="137" pin="7"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="777"><net_src comp="321" pin="2"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="782"><net_src comp="333" pin="3"/><net_sink comp="779" pin=0"/></net>

<net id="783"><net_src comp="779" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="784"><net_src comp="779" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="788"><net_src comp="338" pin="3"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="794"><net_src comp="359" pin="2"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="797"><net_src comp="791" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="801"><net_src comp="365" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="806"><net_src comp="375" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="808"><net_src comp="803" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="809"><net_src comp="803" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="813"><net_src comp="381" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="818"><net_src comp="387" pin="4"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="823"><net_src comp="397" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="828"><net_src comp="405" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="475" pin=2"/></net>

<net id="833"><net_src comp="191" pin="3"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="838"><net_src comp="204" pin="3"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="843"><net_src comp="446" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="848"><net_src comp="460" pin="4"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="853"><net_src comp="198" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="858"><net_src comp="211" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="863"><net_src comp="475" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="868"><net_src comp="481" pin="1"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="870"><net_src comp="865" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="874"><net_src comp="484" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="876"><net_src comp="871" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="880"><net_src comp="487" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="882"><net_src comp="877" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="886"><net_src comp="490" pin="1"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="888"><net_src comp="883" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="892"><net_src comp="502" pin="4"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="897"><net_src comp="521" pin="4"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="902"><net_src comp="634" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="907"><net_src comp="640" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="912"><net_src comp="531" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="917"><net_src comp="536" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="922"><net_src comp="646" pin="3"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="927"><net_src comp="652" pin="3"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="932"><net_src comp="541" pin="2"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="937"><net_src comp="545" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="942"><net_src comp="613" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="947"><net_src comp="619" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="952"><net_src comp="625" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="84" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dout_V | {14 }
 - Input state : 
	Port: Loop_realfft_be_desc : descramble_buf_0_M_imag_V | {3 4 5 }
	Port: Loop_realfft_be_desc : descramble_buf_1_M_imag_V | {3 4 5 }
	Port: Loop_realfft_be_desc : descramble_buf_0_M_real_V | {4 5 }
	Port: Loop_realfft_be_desc : descramble_buf_1_M_real_V | {4 5 }
	Port: Loop_realfft_be_desc : twid_rom_0 | {6 7 }
	Port: Loop_realfft_be_desc : twid_rom_1 | {6 7 }
  - Chain level:
	State 1
	State 2
		icmp_ln80 : 1
		i : 1
		br_ln80 : 2
		icmp_ln101 : 1
		br_ln101 : 2
		sub_ln104 : 1
		trunc_ln104 : 2
		tmp_3 : 2
	State 3
		descramble_buf_0_M_5 : 1
		descramble_buf_1_M_5 : 1
		descramble_buf_0_M_7 : 2
		descramble_buf_1_M_7 : 2
	State 4
		zext_ln99 : 1
		descramble_buf_0_M : 2
		descramble_buf_1_M : 2
		descramble_buf_0_M_1 : 3
		descramble_buf_1_M_1 : 3
		descramble_buf_0_M_2 : 2
		descramble_buf_1_M_2 : 2
		descramble_buf_0_M_3 : 3
		descramble_buf_1_M_3 : 3
		descramble_buf_0_M_6 : 1
		descramble_buf_1_M_6 : 1
	State 5
		icmp_ln99 : 1
		p_Val2_4 : 1
	State 6
		rhs_V : 1
		lhs_V : 1
		ret_V : 2
		ret_V_3 : 2
		lhs_V_4 : 1
		ret_V_1 : 2
		ret_V_2 : 2
		trunc_ln1148_7 : 3
		tmp_7 : 3
		trunc_ln1148_3 : 3
		twid_rom_0_addr : 1
		p_Val2_14 : 2
		twid_rom_1_addr : 1
		p_Val2_15 : 2
	State 7
		tmp_6 : 1
		trunc_ln1148_8 : 1
		select_ln1148 : 2
		sub_ln1148_5 : 1
		trunc_ln1148_s : 2
	State 8
		select_ln1148_2 : 1
		mul_ln700 : 1
		mul_ln1192 : 1
	State 9
		mul_ln1193 : 1
		mul_ln700_1 : 1
	State 10
		sub_ln1148 : 1
		trunc_ln1148_1 : 2
		sub_ln1148_2 : 1
		trunc_ln1148_4 : 2
	State 11
		ret_V_4 : 1
		ret_V_5 : 1
	State 12
		f_M_real_V : 1
		f_M_imag_V : 1
		cdata_M_real_V_1 : 2
		add_ln703_1 : 2
	State 13
		tmp_M_real_V : 1
		cdata_M_imag_V : 1
		tmp_1 : 2
		write_ln111 : 3
	State 14
		empty_34 : 1
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     sub_ln104_fu_265    |    0    |    0    |    14   |
|          |     p_Val2_4_fu_321     |    0    |    0    |    23   |
|          |      ret_V_3_fu_365     |    0    |    0    |    23   |
|          |      ret_V_2_fu_381     |    0    |    0    |    23   |
|          |        r_V_fu_418       |    0    |    0    |    24   |
|          |   sub_ln1148_4_fu_431   |    0    |    0    |    23   |
|    sub   |   sub_ln1148_5_fu_454   |    0    |    0    |    24   |
|          |   sub_ln1148_6_fu_470   |    0    |    0    |    23   |
|          |    sub_ln1148_fu_496    |    0    |    0    |    24   |
|          |   sub_ln1148_2_fu_515   |    0    |    0    |    24   |
|          |   sub_ln1148_1_fu_531   |    0    |    0    |    23   |
|          |   sub_ln1148_3_fu_536   |    0    |    0    |    23   |
|          |     sub_ln703_fu_545    |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |         i_fu_253        |    0    |    0    |    14   |
|          |       ret_V_fu_359      |    0    |    0    |    23   |
|    add   |      ret_V_1_fu_375     |    0    |    0    |    23   |
|          |  cdata_M_real_V_fu_541  |    0    |    0    |    23   |
|          | cdata_M_real_V_1_fu_613 |    0    |    0    |    23   |
|          |    add_ln703_1_fu_619   |    0    |    0    |    23   |
|----------|-------------------------|---------|---------|---------|
|          |     p_Val2_2_fu_316     |    0    |    0    |    16   |
|          |     p_Val2_s_fu_333     |    0    |    0    |    16   |
|          |     p_Val2_1_fu_338     |    0    |    0    |    16   |
|  select  |     p_Val2_3_fu_343     |    0    |    0    |    16   |
|          |   select_ln1148_fu_446  |    0    |    0    |    16   |
|          |  select_ln1148_2_fu_475 |    0    |    0    |    16   |
|          |    f_M_real_V_fu_565    |    0    |    0    |    16   |
|          |    f_M_imag_V_fu_588    |    0    |    0    |    16   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln80_fu_247    |    0    |    0    |    13   |
|   icmp   |    icmp_ln101_fu_259    |    0    |    0    |    13   |
|          |     icmp_ln99_fu_310    |    0    |    0    |    8    |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_634       |    1    |    0    |    0    |
|          |        grp_fu_640       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  mulsub  |        grp_fu_646       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_652       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  |     grp_write_fu_84     |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln104_fu_271   |    0    |    0    |    0    |
|          |    trunc_ln99_fu_288    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       tmp_3_fu_275      |    0    |    0    |    0    |
|          |       tmp_7_fu_397      |    0    |    0    |    0    |
| bitselect|       tmp_6_fu_423      |    0    |    0    |    0    |
|          |       tmp_4_fu_549      |    0    |    0    |    0    |
|          |       tmp_5_fu_572      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    zext_ln104_fu_283    |    0    |    0    |    0    |
|          |     zext_ln99_fu_292    |    0    |    0    |    0    |
|   zext   |    zext_ln1265_fu_327   |    0    |    0    |    0    |
|          |   zext_ln1148_2_fu_415  |    0    |    0    |    0    |
|          |    zext_ln1148_fu_493   |    0    |    0    |    0    |
|          |   zext_ln1148_1_fu_512  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |        tmp_fu_300       |    0    |    0    |    0    |
|          |  trunc_ln1148_7_fu_387  |    0    |    0    |    0    |
|          |  trunc_ln1148_3_fu_405  |    0    |    0    |    0    |
|          |  trunc_ln1148_8_fu_436  |    0    |    0    |    0    |
|          |  trunc_ln1148_s_fu_460  |    0    |    0    |    0    |
|partselect|  trunc_ln1148_1_fu_502  |    0    |    0    |    0    |
|          |  trunc_ln1148_4_fu_521  |    0    |    0    |    0    |
|          |  trunc_ln1148_2_fu_556  |    0    |    0    |    0    |
|          |  trunc_ln1148_5_fu_579  |    0    |    0    |    0    |
|          |       p_r_V_fu_595      |    0    |    0    |    0    |
|          |     p_Val2_13_fu_604    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |       rhs_V_fu_348      |    0    |    0    |    0    |
|          |      rhs_V_3_fu_352     |    0    |    0    |    0    |
|          |       lhs_V_fu_355      |    0    |    0    |    0    |
|   sext   |      lhs_V_4_fu_371     |    0    |    0    |    0    |
|          |    sext_ln1118_fu_481   |    0    |    0    |    0    |
|          |   sext_ln1118_1_fu_484  |    0    |    0    |    0    |
|          |   sext_ln1118_2_fu_487  |    0    |    0    |    0    |
|          |   sext_ln1118_3_fu_490  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|bitconcatenate|       tmp_1_fu_625      |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    4    |    0    |   585   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln703_1_reg_944    |   16   |
|   cdata_M_imag_V_reg_238   |   16   |
|  cdata_M_real_V_1_reg_939  |   16   |
|   cdata_M_real_V_reg_929   |   16   |
|descramble_buf_0_M_1_reg_744|   16   |
|descramble_buf_0_M_2_reg_708|    8   |
|descramble_buf_0_M_3_reg_754|   16   |
|descramble_buf_0_M_4_reg_718|    8   |
|descramble_buf_0_M_5_reg_688|    8   |
|descramble_buf_0_M_6_reg_764|   16   |
|descramble_buf_0_M_7_reg_728|   16   |
| descramble_buf_0_M_reg_698 |    8   |
|descramble_buf_1_M_1_reg_749|   16   |
|descramble_buf_1_M_2_reg_713|    8   |
|descramble_buf_1_M_3_reg_759|   16   |
|descramble_buf_1_M_4_reg_723|    8   |
|descramble_buf_1_M_5_reg_693|    8   |
|descramble_buf_1_M_6_reg_769|   16   |
|descramble_buf_1_M_7_reg_733|   16   |
| descramble_buf_1_M_reg_703 |    8   |
|       i1_0_i_reg_217       |   10   |
|          i_reg_662         |   10   |
|     icmp_ln101_reg_667     |    1   |
|      icmp_ln80_reg_658     |    1   |
|      icmp_ln99_reg_738     |    1   |
|     mul_ln1192_reg_904     |   31   |
|      mul_ln700_reg_899     |   31   |
|      p_Val2_14_reg_850     |   16   |
|      p_Val2_15_reg_855     |   16   |
|      p_Val2_1_reg_785      |   16   |
|      p_Val2_4_reg_774      |   16   |
|      p_Val2_s_reg_779      |   16   |
|       ret_V_1_reg_803      |   17   |
|       ret_V_2_reg_810      |   17   |
|       ret_V_3_reg_798      |   17   |
|       ret_V_4_reg_919      |   31   |
|       ret_V_5_reg_924      |   31   |
|        ret_V_reg_791       |   17   |
|   select_ln1148_2_reg_860  |   16   |
|    select_ln1148_reg_840   |   16   |
|    sext_ln1118_1_reg_871   |   31   |
|    sext_ln1118_2_reg_877   |   31   |
|    sext_ln1118_3_reg_883   |   31   |
|     sext_ln1118_reg_865    |   31   |
|    sub_ln1148_1_reg_909    |   16   |
|    sub_ln1148_3_reg_914    |   16   |
|      sub_ln703_reg_934     |   16   |
|        tmp_1_reg_949       |   32   |
|        tmp_3_reg_676       |    1   |
|        tmp_7_reg_820       |    1   |
|    tmp_M_real_V_reg_229    |   16   |
|     trunc_ln104_reg_671    |    8   |
|   trunc_ln1148_1_reg_889   |   16   |
|   trunc_ln1148_3_reg_825   |   16   |
|   trunc_ln1148_4_reg_894   |   16   |
|   trunc_ln1148_7_reg_815   |   16   |
|   trunc_ln1148_s_reg_845   |   16   |
|   twid_rom_0_addr_reg_830  |    9   |
|   twid_rom_1_addr_reg_835  |    9   |
|     zext_ln104_reg_682     |   64   |
+----------------------------+--------+
|            Total           |   975  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_84  |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_105 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_111 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_111 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_131 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_131 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_137 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_137 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_198 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_211 |  p0  |   2  |   9  |   18   ||    9    |
|   i1_0_i_reg_217  |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_634    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_634    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_640    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_640    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_646    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_646    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_652    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_652    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   440  ||  35.38  ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |    0   |   585  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   35   |    -   |   180  |
|  Register |    -   |    -   |   975  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |   35   |   975  |   765  |
+-----------+--------+--------+--------+--------+
