<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>AArch32 Registers</title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="alphindextitle">AArch32 System Registers</h1><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-actlr.html unchanged">ACTLR</span>:
        Auxiliary Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-actlr2.html unchanged">ACTLR2</span>:
        Auxiliary Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-adfsr.html unchanged">ADFSR</span>:
        Auxiliary Data Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-aidr.html unchanged">AIDR</span>:
        Auxiliary ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-aifsr.html unchanged">AIFSR</span>:
        Auxiliary Instruction Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-amair0.html">AMAIR0</a></span>:
        Auxiliary Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-amair1.html">AMAIR1</a></span>:
        Auxiliary Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amcfgr.html unchanged">AMCFGR</span>:
        Activity Monitors Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amcgcr.html unchanged">AMCGCR</span>:
        Activity Monitors Counter Group Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amcntenclr0.html unchanged">AMCNTENCLR0</span>:
        Activity Monitors Count Enable Clear Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amcntenclr1.html unchanged">AMCNTENCLR1</span>:
        Activity Monitors Count Enable Clear Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amcntenset0.html unchanged">AMCNTENSET0</span>:
        Activity Monitors Count Enable Set Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amcntenset1.html unchanged">AMCNTENSET1</span>:
        Activity Monitors Count Enable Set Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amcr.html unchanged">AMCR</span>:
        Activity Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amevcntr0n.html unchanged">AMEVCNTR0&lt;n></span>:
        Activity Monitors Event Counter Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amevcntr1n.html unchanged">AMEVCNTR1&lt;n></span>:
        Activity Monitors Event Counter Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amevtyper0n.html unchanged">AMEVTYPER0&lt;n></span>:
        Activity Monitors Event Type Registers 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amevtyper1n.html unchanged">AMEVTYPER1&lt;n></span>:
        Activity Monitors Event Type Registers 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-amuserenr.html unchanged">AMUSERENR</span>:
        Activity Monitors User Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-apsr.html unchanged">APSR</span>:
        Application Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ccsidr.html unchanged">CCSIDR</span>:
        Current Cache Size ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ccsidr2.html unchanged">CCSIDR2</span>:
        Current Cache Size ID Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-clidr.html unchanged">CLIDR</span>:
        Cache Level ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntfrq.html unchanged">CNTFRQ</span>:
        Counter-timer Frequency register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthctl.html unchanged">CNTHCTL</span>:
        Counter-timer Hyp Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthps_ctl.html unchanged">CNTHPS_CTL</span>:
        Counter-timer Secure Physical Timer Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthps_cval.html unchanged">CNTHPS_CVAL</span>:
        Counter-timer Secure Physical Timer CompareValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthps_tval.html unchanged">CNTHPS_TVAL</span>:
        Counter-timer Secure Physical Timer TimerValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthp_ctl.html unchanged">CNTHP_CTL</span>:
        Counter-timer Hyp Physical Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthp_cval.html unchanged">CNTHP_CVAL</span>:
        Counter-timer Hyp Physical CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthp_tval.html unchanged">CNTHP_TVAL</span>:
        Counter-timer Hyp Physical Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthvs_ctl.html unchanged">CNTHVS_CTL</span>:
        Counter-timer Secure Virtual Timer Control Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthvs_cval.html unchanged">CNTHVS_CVAL</span>:
        Counter-timer Secure Virtual Timer CompareValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthvs_tval.html unchanged">CNTHVS_TVAL</span>:
        Counter-timer Secure Virtual Timer TimerValue Register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthv_ctl.html unchanged">CNTHV_CTL</span>:
        Counter-timer Virtual Timer Control register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthv_cval.html unchanged">CNTHV_CVAL</span>:
        Counter-timer Virtual Timer CompareValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cnthv_tval.html unchanged">CNTHV_TVAL</span>:
        Counter-timer Virtual Timer TimerValue register (EL2)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntkctl.html unchanged">CNTKCTL</span>:
        Counter-timer Kernel Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cntpct.html">CNTPCT</a></span>:
        Counter-timer Physical Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cntpctss.html">CNTPCTSS</a></span>:
        Counter-timer Self-Synchronized Physical Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntp_ctl.html unchanged">CNTP_CTL</span>:
        Counter-timer Physical Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntp_cval.html unchanged">CNTP_CVAL</span>:
        Counter-timer Physical Timer CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntp_tval.html unchanged">CNTP_TVAL</span>:
        Counter-timer Physical Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cntvct.html">CNTVCT</a></span>:
        Counter-timer Virtual Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cntvctss.html">CNTVCTSS</a></span>:
        Counter-timer Self-Synchronized Virtual Count register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntvoff.html unchanged">CNTVOFF</span>:
        Counter-timer Virtual Offset register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntv_ctl.html unchanged">CNTV_CTL</span>:
        Counter-timer Virtual Timer Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntv_cval.html unchanged">CNTV_CVAL</span>:
        Counter-timer Virtual Timer CompareValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cntv_tval.html unchanged">CNTV_TVAL</span>:
        Counter-timer Virtual Timer TimerValue register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-contextidr.html unchanged">CONTEXTIDR</span>:
        Context ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-cpacr.html">CPACR</a></span>:
        Architectural Feature Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-cpsr.html unchanged">CPSR</span>:
        Current Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-csselr.html unchanged">CSSELR</span>:
        Cache Size Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ctr.html unchanged">CTR</span>:
        Cache Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dacr.html">DACR</a></span>:
        Domain Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dbgauthstatus.html">DBGAUTHSTATUS</a></span>:
        Debug Authentication Status register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgbcrn.html unchanged">DBGBCR&lt;n></span>:
        Debug Breakpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgbvrn.html unchanged">DBGBVR&lt;n></span>:
        Debug Breakpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgbxvrn.html unchanged">DBGBXVR&lt;n></span>:
        Debug Breakpoint Extended Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgclaimclr.html unchanged">DBGCLAIMCLR</span>:
        Debug CLAIM Tag Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgclaimset.html unchanged">DBGCLAIMSET</span>:
        Debug CLAIM Tag Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdccint.html unchanged">DBGDCCINT</span>:
        DCC Interrupt Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdevid.html unchanged">DBGDEVID</span>:
        Debug Device ID register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdevid1.html unchanged">DBGDEVID1</span>:
        Debug Device ID register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdevid2.html unchanged">DBGDEVID2</span>:
        Debug Device ID register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dbgdidr.html">DBGDIDR</a></span>:
        Debug ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdrar.html unchanged">DBGDRAR</span>:
        Debug ROM Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdsar.html unchanged">DBGDSAR</span>:
        Debug Self Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdscrext.html unchanged">DBGDSCRext</span>:
        Debug Status and Control Register, External View</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgdscrint.html unchanged">DBGDSCRint</span>:
        Debug Status and Control Register, Internal View</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dbgdtrrxext.html">DBGDTRRXext</a></span>:
        Debug OS Lock Data Transfer Register, Receive, External View</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dbgdtrrxint.html">DBGDTRRXint</a></span>:
        Debug Data Transfer Register, Receive</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dbgdtrtxext.html">DBGDTRTXext</a></span>:
        Debug OS Lock Data Transfer Register, Transmit</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dbgdtrtxint.html">DBGDTRTXint</a></span>:
        Debug Data Transfer Register, Transmit</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgosdlr.html unchanged">DBGOSDLR</span>:
        Debug OS Double Lock Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgoseccr.html unchanged">DBGOSECCR</span>:
        Debug OS Lock Exception Catch Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgoslar.html unchanged">DBGOSLAR</span>:
        Debug OS Lock Access Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgoslsr.html unchanged">DBGOSLSR</span>:
        Debug OS Lock Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgprcr.html unchanged">DBGPRCR</span>:
        Debug Power Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgvcr.html unchanged">DBGVCR</span>:
        Debug Vector Catch Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgwcrn.html unchanged">DBGWCR&lt;n></span>:
        Debug Watchpoint Control Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgwfar.html unchanged">DBGWFAR</span>:
        Debug Watchpoint Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dbgwvrn.html unchanged">DBGWVR&lt;n></span>:
        Debug Watchpoint Value Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dfar.html unchanged">DFAR</span>:
        Data Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dfsr.html unchanged">DFSR</span>:
        Data Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-disr.html unchanged">DISR</span>:
        Deferred Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dlr.html unchanged">DLR</span>:
        Debug Link Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-dspsr.html unchanged">DSPSR</span>:
        Debug Saved Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-dspsr2.html">DSPSR2</a></span>:
        Debug Saved Process State Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-elr_hyp.html unchanged">ELR_hyp</span>:
        Exception Link Register (Hyp mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erridr.html unchanged">ERRIDR</span>:
        Error Record ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-errselr.html unchanged">ERRSELR</span>:
        Error Record Select Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxaddr.html unchanged">ERXADDR</span>:
        Selected Error Record Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxaddr2.html unchanged">ERXADDR2</span>:
        Selected Error Record Address Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxctlr.html unchanged">ERXCTLR</span>:
        Selected Error Record Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxctlr2.html unchanged">ERXCTLR2</span>:
        Selected Error Record Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxfr.html unchanged">ERXFR</span>:
        Selected Error Record Feature Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxfr2.html unchanged">ERXFR2</span>:
        Selected Error Record Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc0.html unchanged">ERXMISC0</span>:
        Selected Error Record Miscellaneous Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc1.html unchanged">ERXMISC1</span>:
        Selected Error Record Miscellaneous Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc2.html unchanged">ERXMISC2</span>:
        Selected Error Record Miscellaneous Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc3.html unchanged">ERXMISC3</span>:
        Selected Error Record Miscellaneous Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc4.html unchanged">ERXMISC4</span>:
        Selected Error Record Miscellaneous Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc5.html unchanged">ERXMISC5</span>:
        Selected Error Record Miscellaneous Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc6.html unchanged">ERXMISC6</span>:
        Selected Error Record Miscellaneous Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxmisc7.html unchanged">ERXMISC7</span>:
        Selected Error Record Miscellaneous Register 7</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-erxstatus.html unchanged">ERXSTATUS</span>:
        Selected Error Record Primary Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-fcseidr.html unchanged">FCSEIDR</span>:
        FCSE Process ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-fpexc.html">FPEXC</a></span>:
        Floating-Point Exception Control register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-fpscr.html">FPSCR</a></span>:
        Floating-Point Status and Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-fpsid.html unchanged">FPSID</span>:
        Floating-Point System ID register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hacr.html unchanged">HACR</span>:
        Hyp Auxiliary Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hactlr.html unchanged">HACTLR</span>:
        Hyp Auxiliary Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hactlr2.html unchanged">HACTLR2</span>:
        Hyp Auxiliary Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hadfsr.html unchanged">HADFSR</span>:
        Hyp Auxiliary Data Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-haifsr.html unchanged">HAIFSR</span>:
        Hyp Auxiliary Instruction Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hamair0.html unchanged">HAMAIR0</span>:
        Hyp Auxiliary Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hamair1.html unchanged">HAMAIR1</span>:
        Hyp Auxiliary Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hcptr.html unchanged">HCPTR</span>:
        Hyp Architectural Feature Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-hcr.html">HCR</a></span>:
        Hyp Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hcr2.html unchanged">HCR2</span>:
        Hyp Configuration Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hdcr.html unchanged">HDCR</span>:
        Hyp Debug Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hdfar.html unchanged">HDFAR</span>:
        Hyp Data Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hifar.html unchanged">HIFAR</span>:
        Hyp Instruction Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hmair0.html unchanged">HMAIR0</span>:
        Hyp Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hmair1.html unchanged">HMAIR1</span>:
        Hyp Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hpfar.html unchanged">HPFAR</span>:
        Hyp IPA Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hrmr.html unchanged">HRMR</span>:
        Hyp Reset Management Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hsctlr.html unchanged">HSCTLR</span>:
        Hyp System Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hsr.html unchanged">HSR</span>:
        Hyp Syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hstr.html unchanged">HSTR</span>:
        Hyp System Trap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-htcr.html unchanged">HTCR</span>:
        Hyp Translation Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-htpidr.html unchanged">HTPIDR</span>:
        Hyp Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-htrfcr.html unchanged">HTRFCR</span>:
        Hyp Trace Filter Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-httbr.html unchanged">HTTBR</span>:
        Hyp Translation Table Base Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-hvbar.html unchanged">HVBAR</span>:
        Hyp Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-icc_ap0rn.html">ICC_AP0R&lt;n></a></span>:
        Interrupt Controller Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-icc_ap1rn.html">ICC_AP1R&lt;n></a></span>:
        Interrupt Controller Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_asgi1r.html unchanged">ICC_ASGI1R</span>:
        Interrupt Controller Alias Software Generated Interrupt Group 1 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_bpr0.html unchanged">ICC_BPR0</span>:
        Interrupt Controller Binary Point Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_bpr1.html unchanged">ICC_BPR1</span>:
        Interrupt Controller Binary Point Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_ctlr.html unchanged">ICC_CTLR</span>:
        Interrupt Controller Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_dir.html unchanged">ICC_DIR</span>:
        Interrupt Controller Deactivate Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_eoir0.html unchanged">ICC_EOIR0</span>:
        Interrupt Controller End Of Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_eoir1.html unchanged">ICC_EOIR1</span>:
        Interrupt Controller End Of Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_hppir0.html unchanged">ICC_HPPIR0</span>:
        Interrupt Controller Highest Priority Pending Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_hppir1.html unchanged">ICC_HPPIR1</span>:
        Interrupt Controller Highest Priority Pending Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_hsre.html unchanged">ICC_HSRE</span>:
        Interrupt Controller Hyp System Register Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_iar0.html unchanged">ICC_IAR0</span>:
        Interrupt Controller Interrupt Acknowledge Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_iar1.html unchanged">ICC_IAR1</span>:
        Interrupt Controller Interrupt Acknowledge Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_igrpen0.html unchanged">ICC_IGRPEN0</span>:
        Interrupt Controller Interrupt Group 0 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_igrpen1.html unchanged">ICC_IGRPEN1</span>:
        Interrupt Controller Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_mctlr.html unchanged">ICC_MCTLR</span>:
        Interrupt Controller Monitor Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_mgrpen1.html unchanged">ICC_MGRPEN1</span>:
        Interrupt Controller Monitor Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-icc_msre.html">ICC_MSRE</a></span>:
        Interrupt Controller Monitor System Register Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_pmr.html unchanged">ICC_PMR</span>:
        Interrupt Controller Interrupt Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_rpr.html unchanged">ICC_RPR</span>:
        Interrupt Controller Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_sgi0r.html unchanged">ICC_SGI0R</span>:
        Interrupt Controller Software Generated Interrupt Group 0 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_sgi1r.html unchanged">ICC_SGI1R</span>:
        Interrupt Controller Software Generated Interrupt Group 1 Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icc_sre.html unchanged">ICC_SRE</span>:
        Interrupt Controller System Register Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ich_ap0rn.html">ICH_AP0R&lt;n></a></span>:
        Interrupt Controller Hyp Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ich_ap1rn.html">ICH_AP1R&lt;n></a></span>:
        Interrupt Controller Hyp Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_eisr.html unchanged">ICH_EISR</span>:
        Interrupt Controller End of Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_elrsr.html unchanged">ICH_ELRSR</span>:
        Interrupt Controller Empty List Register Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_hcr.html unchanged">ICH_HCR</span>:
        Interrupt Controller Hyp Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_lrn.html unchanged">ICH_LR&lt;n></span>:
        Interrupt Controller List Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_lrcn.html unchanged">ICH_LRC&lt;n></span>:
        Interrupt Controller List Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_misr.html unchanged">ICH_MISR</span>:
        Interrupt Controller Maintenance Interrupt State Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_vmcr.html unchanged">ICH_VMCR</span>:
        Interrupt Controller Virtual Machine Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ich_vtr.html unchanged">ICH_VTR</span>:
        Interrupt Controller VGIC Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-icv_ap0rn.html">ICV_AP0R&lt;n></a></span>:
        Interrupt Controller Virtual Active Priorities Group 0 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-icv_ap1rn.html">ICV_AP1R&lt;n></a></span>:
        Interrupt Controller Virtual Active Priorities Group 1 Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_bpr0.html unchanged">ICV_BPR0</span>:
        Interrupt Controller Virtual Binary Point Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_bpr1.html unchanged">ICV_BPR1</span>:
        Interrupt Controller Virtual Binary Point Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_ctlr.html unchanged">ICV_CTLR</span>:
        Interrupt Controller Virtual Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_dir.html unchanged">ICV_DIR</span>:
        Interrupt Controller Deactivate Virtual Interrupt Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_eoir0.html unchanged">ICV_EOIR0</span>:
        Interrupt Controller Virtual End Of Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_eoir1.html unchanged">ICV_EOIR1</span>:
        Interrupt Controller Virtual End Of Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_hppir0.html unchanged">ICV_HPPIR0</span>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_hppir1.html unchanged">ICV_HPPIR1</span>:
        Interrupt Controller Virtual Highest Priority Pending Interrupt Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_iar0.html unchanged">ICV_IAR0</span>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_iar1.html unchanged">ICV_IAR1</span>:
        Interrupt Controller Virtual Interrupt Acknowledge Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_igrpen0.html unchanged">ICV_IGRPEN0</span>:
        Interrupt Controller Virtual Interrupt Group 0 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_igrpen1.html unchanged">ICV_IGRPEN1</span>:
        Interrupt Controller Virtual Interrupt Group 1 Enable register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_pmr.html unchanged">ICV_PMR</span>:
        Interrupt Controller Virtual Interrupt Priority Mask Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-icv_rpr.html unchanged">ICV_RPR</span>:
        Interrupt Controller Virtual Running Priority Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_afr0.html unchanged">ID_AFR0</span>:
        Auxiliary Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-id_dfr0.html">ID_DFR0</a></span>:
        Debug Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_dfr1.html unchanged">ID_DFR1</span>:
        Debug Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_isar0.html unchanged">ID_ISAR0</span>:
        Instruction Set Attribute Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_isar1.html unchanged">ID_ISAR1</span>:
        Instruction Set Attribute Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_isar2.html unchanged">ID_ISAR2</span>:
        Instruction Set Attribute Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_isar3.html unchanged">ID_ISAR3</span>:
        Instruction Set Attribute Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_isar4.html unchanged">ID_ISAR4</span>:
        Instruction Set Attribute Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_isar5.html unchanged">ID_ISAR5</span>:
        Instruction Set Attribute Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_isar6.html unchanged">ID_ISAR6</span>:
        Instruction Set Attribute Register 6</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_mmfr0.html unchanged">ID_MMFR0</span>:
        Memory Model Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_mmfr1.html unchanged">ID_MMFR1</span>:
        Memory Model Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_mmfr2.html unchanged">ID_MMFR2</span>:
        Memory Model Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_mmfr3.html unchanged">ID_MMFR3</span>:
        Memory Model Feature Register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_mmfr4.html unchanged">ID_MMFR4</span>:
        Memory Model Feature Register 4</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-id_mmfr5.html">ID_MMFR5</a></span>:
        Memory Model Feature Register 5</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_pfr0.html unchanged">ID_PFR0</span>:
        Processor Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_pfr1.html unchanged">ID_PFR1</span>:
        Processor Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-id_pfr2.html unchanged">ID_PFR2</span>:
        Processor Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ifar.html unchanged">IFAR</span>:
        Instruction Fault Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-ifsr.html unchanged">IFSR</span>:
        Instruction Fault Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-isr.html unchanged">ISR</span>:
        Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-jidr.html unchanged">JIDR</span>:
        Jazelle ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-jmcr.html unchanged">JMCR</span>:
        Jazelle Main Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-joscr.html unchanged">JOSCR</span>:
        Jazelle OS Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-mair0.html">MAIR0</a></span>:
        Memory Attribute Indirection Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-mair1.html">MAIR1</a></span>:
        Memory Attribute Indirection Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-midr.html unchanged">MIDR</span>:
        Main ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-mpidr.html unchanged">MPIDR</span>:
        Multiprocessor Affinity Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-mvbar.html">MVBAR</a></span>:
        Monitor Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-mvfr0.html unchanged">MVFR0</span>:
        Media and VFP Feature Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-mvfr1.html unchanged">MVFR1</span>:
        Media and VFP Feature Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-mvfr2.html unchanged">MVFR2</span>:
        Media and VFP Feature Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-nmrr.html">NMRR</a></span>:
        Normal Memory Remap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-nsacr.html">NSACR</a></span>:
        Non-Secure Access Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-par.html">PAR</a></span>:
        Physical Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmccfiltr.html">PMCCFILTR</a></span>:
        Performance Monitors Cycle Count Filter Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmccntr.html">PMCCNTR</a></span>:
        Performance Monitors Cycle Count Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmceid0.html">PMCEID0</a></span>:
        Performance Monitors Common Event Identification register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmceid1.html">PMCEID1</a></span>:
        Performance Monitors Common Event Identification register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmceid2.html">PMCEID2</a></span>:
        Performance Monitors Common Event Identification register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmceid3.html">PMCEID3</a></span>:
        Performance Monitors Common Event Identification register 3</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmcntenclr.html">PMCNTENCLR</a></span>:
        Performance Monitors Count Enable Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmcntenset.html">PMCNTENSET</a></span>:
        Performance Monitors Count Enable Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmcr.html">PMCR</a></span>:
        Performance Monitors Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmevcntrn.html">PMEVCNTR&lt;n></a></span>:
        Performance Monitors Event Count Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmevtypern.html">PMEVTYPER&lt;n></a></span>:
        Performance Monitors Event Type Registers</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-pmintenclr.html unchanged">PMINTENCLR</span>:
        Performance Monitors Interrupt Enable Clear register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-pmintenset.html unchanged">PMINTENSET</span>:
        Performance Monitors Interrupt Enable Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-pmmir.html unchanged">PMMIR</span>:
        Performance Monitors Machine Identification Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmovsr.html">PMOVSR</a></span>:
        Performance Monitors Overflow Flag Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmovsset.html">PMOVSSET</a></span>:
        Performance Monitors Overflow Flag Status Set register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmselr.html">PMSELR</a></span>:
        Performance Monitors Event Counter Selection Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmswinc.html">PMSWINC</a></span>:
        Performance Monitors Software Increment register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-pmuserenr.html unchanged">PMUSERENR</span>:
        Performance Monitors User Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmxevcntr.html">PMXEVCNTR</a></span>:
        Performance Monitors Selected Event Count Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-pmxevtyper.html">PMXEVTYPER</a></span>:
        Performance Monitors Selected Event Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-prrr.html">PRRR</a></span>:
        Primary Region Remap Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-revidr.html unchanged">REVIDR</span>:
        Revision ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-rmr.html">RMR</a></span>:
        Reset Management Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-rvbar.html">RVBAR</a></span>:
        Reset Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-scr.html unchanged">SCR</span>:
        Secure Configuration Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-sctlr.html">SCTLR</a></span>:
        System Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-sdcr.html">SDCR</a></span>:
        Secure Debug Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-sder.html">SDER</a></span>:
        Secure Debug Enable Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr.html unchanged">SPSR</span>:
        Saved Program Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr_abt.html unchanged">SPSR_abt</span>:
        Saved Program Status Register (Abort mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr_fiq.html unchanged">SPSR_fiq</span>:
        Saved Program Status Register (FIQ mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr_hyp.html unchanged">SPSR_hyp</span>:
        Saved Program Status Register (Hyp mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr_irq.html unchanged">SPSR_irq</span>:
        Saved Program Status Register (IRQ mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr_mon.html unchanged">SPSR_mon</span>:
        Saved Program Status Register (Monitor mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr_svc.html unchanged">SPSR_svc</span>:
        Saved Program Status Register (Supervisor mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-spsr_und.html unchanged">SPSR_und</span>:
        Saved Program Status Register (Undefined mode)</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tcmtr.html unchanged">TCMTR</span>:
        TCM Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tlbtr.html unchanged">TLBTR</span>:
        TLB Type Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tpidrprw.html unchanged">TPIDRPRW</span>:
        PL1 Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tpidruro.html unchanged">TPIDRURO</span>:
        PL0 Read-Only Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-tpidrurw.html unchanged">TPIDRURW</span>:
        PL0 Read/Write Software Thread ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-trfcr.html unchanged">TRFCR</span>:
        Trace Filter Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ttbcr.html">TTBCR</a></span>:
        Translation Table Base Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ttbcr2.html">TTBCR2</a></span>:
        Translation Table Base Control Register 2</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ttbr0.html">TTBR0</a></span>:
        Translation Table Base Register 0</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-ttbr1.html">TTBR1</a></span>:
        Translation Table Base Register 1</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="goodlink"><a href="AArch32-vbar.html">VBAR</a></span>:
        Vector Base Address Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-vdfsr.html unchanged">VDFSR</span>:
        Virtual SError Exception Syndrome Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-vdisr.html unchanged">VDISR</span>:
        Virtual Deferred Interrupt Status Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-vmpidr.html unchanged">VMPIDR</span>:
        Virtualization Multiprocessor ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-vpidr.html unchanged">VPIDR</span>:
        Virtualization Processor ID Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-vtcr.html unchanged">VTCR</span>:
        Virtualization Translation Control Register</span></p></div><div><p class="iformindex"><span class="insnheading"><span class="brokenlink" title="file AArch32-vttbr.html unchanged">VTTBR</span>:
        Virtualization Translation Table Base Register</span></p></div><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>16</ins><del>10</del></p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>