|lil_procy
CLOCK_50 => pll:inst16.inclk0


|lil_procy|instruction_mem:inst
pc[0] => ~NO_FANOUT~
pc[1] => ~NO_FANOUT~
pc[2] => Mux0.IN36
pc[2] => Mux1.IN36
pc[2] => Mux2.IN36
pc[2] => Mux3.IN36
pc[2] => Mux4.IN36
pc[2] => Mux5.IN36
pc[2] => Mux6.IN36
pc[2] => Mux7.IN36
pc[2] => Mux8.IN36
pc[2] => Mux9.IN36
pc[2] => Mux10.IN36
pc[2] => Mux11.IN36
pc[2] => Mux12.IN36
pc[2] => Mux13.IN36
pc[2] => Mux14.IN36
pc[2] => Mux15.IN36
pc[2] => Mux16.IN36
pc[2] => Mux17.IN36
pc[2] => Mux18.IN36
pc[2] => Mux19.IN36
pc[2] => Mux20.IN36
pc[2] => Mux21.IN36
pc[2] => Mux22.IN36
pc[2] => Mux23.IN36
pc[2] => Mux24.IN36
pc[2] => Mux25.IN36
pc[2] => Mux26.IN36
pc[2] => Mux27.IN36
pc[2] => Mux28.IN36
pc[2] => Mux29.IN36
pc[2] => Mux30.IN36
pc[2] => Mux31.IN36
pc[3] => Mux0.IN35
pc[3] => Mux1.IN35
pc[3] => Mux2.IN35
pc[3] => Mux3.IN35
pc[3] => Mux4.IN35
pc[3] => Mux5.IN35
pc[3] => Mux6.IN35
pc[3] => Mux7.IN35
pc[3] => Mux8.IN35
pc[3] => Mux9.IN35
pc[3] => Mux10.IN35
pc[3] => Mux11.IN35
pc[3] => Mux12.IN35
pc[3] => Mux13.IN35
pc[3] => Mux14.IN35
pc[3] => Mux15.IN35
pc[3] => Mux16.IN35
pc[3] => Mux17.IN35
pc[3] => Mux18.IN35
pc[3] => Mux19.IN35
pc[3] => Mux20.IN35
pc[3] => Mux21.IN35
pc[3] => Mux22.IN35
pc[3] => Mux23.IN35
pc[3] => Mux24.IN35
pc[3] => Mux25.IN35
pc[3] => Mux26.IN35
pc[3] => Mux27.IN35
pc[3] => Mux28.IN35
pc[3] => Mux29.IN35
pc[3] => Mux30.IN35
pc[3] => Mux31.IN35
pc[4] => Mux0.IN34
pc[4] => Mux1.IN34
pc[4] => Mux2.IN34
pc[4] => Mux3.IN34
pc[4] => Mux4.IN34
pc[4] => Mux5.IN34
pc[4] => Mux6.IN34
pc[4] => Mux7.IN34
pc[4] => Mux8.IN34
pc[4] => Mux9.IN34
pc[4] => Mux10.IN34
pc[4] => Mux11.IN34
pc[4] => Mux12.IN34
pc[4] => Mux13.IN34
pc[4] => Mux14.IN34
pc[4] => Mux15.IN34
pc[4] => Mux16.IN34
pc[4] => Mux17.IN34
pc[4] => Mux18.IN34
pc[4] => Mux19.IN34
pc[4] => Mux20.IN34
pc[4] => Mux21.IN34
pc[4] => Mux22.IN34
pc[4] => Mux23.IN34
pc[4] => Mux24.IN34
pc[4] => Mux25.IN34
pc[4] => Mux26.IN34
pc[4] => Mux27.IN34
pc[4] => Mux28.IN34
pc[4] => Mux29.IN34
pc[4] => Mux30.IN34
pc[4] => Mux31.IN34
pc[5] => Mux0.IN33
pc[5] => Mux1.IN33
pc[5] => Mux2.IN33
pc[5] => Mux3.IN33
pc[5] => Mux4.IN33
pc[5] => Mux5.IN33
pc[5] => Mux6.IN33
pc[5] => Mux7.IN33
pc[5] => Mux8.IN33
pc[5] => Mux9.IN33
pc[5] => Mux10.IN33
pc[5] => Mux11.IN33
pc[5] => Mux12.IN33
pc[5] => Mux13.IN33
pc[5] => Mux14.IN33
pc[5] => Mux15.IN33
pc[5] => Mux16.IN33
pc[5] => Mux17.IN33
pc[5] => Mux18.IN33
pc[5] => Mux19.IN33
pc[5] => Mux20.IN33
pc[5] => Mux21.IN33
pc[5] => Mux22.IN33
pc[5] => Mux23.IN33
pc[5] => Mux24.IN33
pc[5] => Mux25.IN33
pc[5] => Mux26.IN33
pc[5] => Mux27.IN33
pc[5] => Mux28.IN33
pc[5] => Mux29.IN33
pc[5] => Mux30.IN33
pc[5] => Mux31.IN33
pc[6] => Mux0.IN32
pc[6] => Mux1.IN32
pc[6] => Mux2.IN32
pc[6] => Mux3.IN32
pc[6] => Mux4.IN32
pc[6] => Mux5.IN32
pc[6] => Mux6.IN32
pc[6] => Mux7.IN32
pc[6] => Mux8.IN32
pc[6] => Mux9.IN32
pc[6] => Mux10.IN32
pc[6] => Mux11.IN32
pc[6] => Mux12.IN32
pc[6] => Mux13.IN32
pc[6] => Mux14.IN32
pc[6] => Mux15.IN32
pc[6] => Mux16.IN32
pc[6] => Mux17.IN32
pc[6] => Mux18.IN32
pc[6] => Mux19.IN32
pc[6] => Mux20.IN32
pc[6] => Mux21.IN32
pc[6] => Mux22.IN32
pc[6] => Mux23.IN32
pc[6] => Mux24.IN32
pc[6] => Mux25.IN32
pc[6] => Mux26.IN32
pc[6] => Mux27.IN32
pc[6] => Mux28.IN32
pc[6] => Mux29.IN32
pc[6] => Mux30.IN32
pc[6] => Mux31.IN32
pc[7] => ~NO_FANOUT~
pc[8] => ~NO_FANOUT~
pc[9] => ~NO_FANOUT~
pc[10] => ~NO_FANOUT~
pc[11] => ~NO_FANOUT~
pc[12] => ~NO_FANOUT~
pc[13] => ~NO_FANOUT~
pc[14] => ~NO_FANOUT~
pc[15] => ~NO_FANOUT~
pc[16] => ~NO_FANOUT~
pc[17] => ~NO_FANOUT~
pc[18] => ~NO_FANOUT~
pc[19] => ~NO_FANOUT~
pc[20] => ~NO_FANOUT~
pc[21] => ~NO_FANOUT~
pc[22] => ~NO_FANOUT~
pc[23] => ~NO_FANOUT~
pc[24] => ~NO_FANOUT~
pc[25] => ~NO_FANOUT~
pc[26] => ~NO_FANOUT~
pc[27] => ~NO_FANOUT~
pc[28] => ~NO_FANOUT~
pc[29] => ~NO_FANOUT~
pc[30] => ~NO_FANOUT~
pc[31] => ~NO_FANOUT~
inst[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
inst[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
inst[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
inst[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
inst[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
inst[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
inst[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
inst[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
inst[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
inst[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
inst[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
inst[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
inst[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
inst[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
inst[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
inst[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
inst[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
inst[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
inst[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
inst[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
inst[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
inst[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
inst[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
inst[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
inst[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
inst[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
inst[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
inst[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
inst[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
inst[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
inst[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
inst[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|pc:inst5
CLOCK_50 => pc[0]~reg0.CLK
CLOCK_50 => pc[1]~reg0.CLK
CLOCK_50 => pc[2]~reg0.CLK
CLOCK_50 => pc[3]~reg0.CLK
CLOCK_50 => pc[4]~reg0.CLK
CLOCK_50 => pc[5]~reg0.CLK
CLOCK_50 => pc[6]~reg0.CLK
CLOCK_50 => pc[7]~reg0.CLK
CLOCK_50 => pc[8]~reg0.CLK
CLOCK_50 => pc[9]~reg0.CLK
CLOCK_50 => pc[10]~reg0.CLK
CLOCK_50 => pc[11]~reg0.CLK
CLOCK_50 => pc[12]~reg0.CLK
CLOCK_50 => pc[13]~reg0.CLK
CLOCK_50 => pc[14]~reg0.CLK
CLOCK_50 => pc[15]~reg0.CLK
CLOCK_50 => pc[16]~reg0.CLK
CLOCK_50 => pc[17]~reg0.CLK
CLOCK_50 => pc[18]~reg0.CLK
CLOCK_50 => pc[19]~reg0.CLK
CLOCK_50 => pc[20]~reg0.CLK
CLOCK_50 => pc[21]~reg0.CLK
CLOCK_50 => pc[22]~reg0.CLK
CLOCK_50 => pc[23]~reg0.CLK
CLOCK_50 => pc[24]~reg0.CLK
CLOCK_50 => pc[25]~reg0.CLK
CLOCK_50 => pc[26]~reg0.CLK
CLOCK_50 => pc[27]~reg0.CLK
CLOCK_50 => pc[28]~reg0.CLK
CLOCK_50 => pc[29]~reg0.CLK
CLOCK_50 => pc[30]~reg0.CLK
CLOCK_50 => pc[31]~reg0.CLK
update_pc[0] => pc[0]~reg0.DATAIN
update_pc[1] => pc[1]~reg0.DATAIN
update_pc[2] => pc[2]~reg0.DATAIN
update_pc[3] => pc[3]~reg0.DATAIN
update_pc[4] => pc[4]~reg0.DATAIN
update_pc[5] => pc[5]~reg0.DATAIN
update_pc[6] => pc[6]~reg0.DATAIN
update_pc[7] => pc[7]~reg0.DATAIN
update_pc[8] => pc[8]~reg0.DATAIN
update_pc[9] => pc[9]~reg0.DATAIN
update_pc[10] => pc[10]~reg0.DATAIN
update_pc[11] => pc[11]~reg0.DATAIN
update_pc[12] => pc[12]~reg0.DATAIN
update_pc[13] => pc[13]~reg0.DATAIN
update_pc[14] => pc[14]~reg0.DATAIN
update_pc[15] => pc[15]~reg0.DATAIN
update_pc[16] => pc[16]~reg0.DATAIN
update_pc[17] => pc[17]~reg0.DATAIN
update_pc[18] => pc[18]~reg0.DATAIN
update_pc[19] => pc[19]~reg0.DATAIN
update_pc[20] => pc[20]~reg0.DATAIN
update_pc[21] => pc[21]~reg0.DATAIN
update_pc[22] => pc[22]~reg0.DATAIN
update_pc[23] => pc[23]~reg0.DATAIN
update_pc[24] => pc[24]~reg0.DATAIN
update_pc[25] => pc[25]~reg0.DATAIN
update_pc[26] => pc[26]~reg0.DATAIN
update_pc[27] => pc[27]~reg0.DATAIN
update_pc[28] => pc[28]~reg0.DATAIN
update_pc[29] => pc[29]~reg0.DATAIN
update_pc[30] => pc[30]~reg0.DATAIN
update_pc[31] => pc[31]~reg0.DATAIN
pc[0] <= pc[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[1] <= pc[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[2] <= pc[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[3] <= pc[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[4] <= pc[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[5] <= pc[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[6] <= pc[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[7] <= pc[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[8] <= pc[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[9] <= pc[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[10] <= pc[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[11] <= pc[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[12] <= pc[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[13] <= pc[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[14] <= pc[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[15] <= pc[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[16] <= pc[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[17] <= pc[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[18] <= pc[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[19] <= pc[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[20] <= pc[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[21] <= pc[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[22] <= pc[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[23] <= pc[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[24] <= pc[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[25] <= pc[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[26] <= pc[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[27] <= pc[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[28] <= pc[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[29] <= pc[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[30] <= pc[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc[31] <= pc[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|pll:inst16
inclk0 => sub_wire3[0].IN1
c0 <= altpll:altpll_component.clk


|lil_procy|pll:inst16|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|lil_procy|pcsrc_mux:inst2
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
data2x[0] => sub_wire2[64].IN1
data2x[1] => sub_wire2[65].IN1
data2x[2] => sub_wire2[66].IN1
data2x[3] => sub_wire2[67].IN1
data2x[4] => sub_wire2[68].IN1
data2x[5] => sub_wire2[69].IN1
data2x[6] => sub_wire2[70].IN1
data2x[7] => sub_wire2[71].IN1
data2x[8] => sub_wire2[72].IN1
data2x[9] => sub_wire2[73].IN1
data2x[10] => sub_wire2[74].IN1
data2x[11] => sub_wire2[75].IN1
data2x[12] => sub_wire2[76].IN1
data2x[13] => sub_wire2[77].IN1
data2x[14] => sub_wire2[78].IN1
data2x[15] => sub_wire2[79].IN1
data2x[16] => sub_wire2[80].IN1
data2x[17] => sub_wire2[81].IN1
data2x[18] => sub_wire2[82].IN1
data2x[19] => sub_wire2[83].IN1
data2x[20] => sub_wire2[84].IN1
data2x[21] => sub_wire2[85].IN1
data2x[22] => sub_wire2[86].IN1
data2x[23] => sub_wire2[87].IN1
data2x[24] => sub_wire2[88].IN1
data2x[25] => sub_wire2[89].IN1
data2x[26] => sub_wire2[90].IN1
data2x[27] => sub_wire2[91].IN1
data2x[28] => sub_wire2[92].IN1
data2x[29] => sub_wire2[93].IN1
data2x[30] => sub_wire2[94].IN1
data2x[31] => sub_wire2[95].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|lil_procy|pcsrc_mux:inst2|lpm_mux:LPM_MUX_component
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[0][16] => mux_boc:auto_generated.data[16]
data[0][17] => mux_boc:auto_generated.data[17]
data[0][18] => mux_boc:auto_generated.data[18]
data[0][19] => mux_boc:auto_generated.data[19]
data[0][20] => mux_boc:auto_generated.data[20]
data[0][21] => mux_boc:auto_generated.data[21]
data[0][22] => mux_boc:auto_generated.data[22]
data[0][23] => mux_boc:auto_generated.data[23]
data[0][24] => mux_boc:auto_generated.data[24]
data[0][25] => mux_boc:auto_generated.data[25]
data[0][26] => mux_boc:auto_generated.data[26]
data[0][27] => mux_boc:auto_generated.data[27]
data[0][28] => mux_boc:auto_generated.data[28]
data[0][29] => mux_boc:auto_generated.data[29]
data[0][30] => mux_boc:auto_generated.data[30]
data[0][31] => mux_boc:auto_generated.data[31]
data[1][0] => mux_boc:auto_generated.data[32]
data[1][1] => mux_boc:auto_generated.data[33]
data[1][2] => mux_boc:auto_generated.data[34]
data[1][3] => mux_boc:auto_generated.data[35]
data[1][4] => mux_boc:auto_generated.data[36]
data[1][5] => mux_boc:auto_generated.data[37]
data[1][6] => mux_boc:auto_generated.data[38]
data[1][7] => mux_boc:auto_generated.data[39]
data[1][8] => mux_boc:auto_generated.data[40]
data[1][9] => mux_boc:auto_generated.data[41]
data[1][10] => mux_boc:auto_generated.data[42]
data[1][11] => mux_boc:auto_generated.data[43]
data[1][12] => mux_boc:auto_generated.data[44]
data[1][13] => mux_boc:auto_generated.data[45]
data[1][14] => mux_boc:auto_generated.data[46]
data[1][15] => mux_boc:auto_generated.data[47]
data[1][16] => mux_boc:auto_generated.data[48]
data[1][17] => mux_boc:auto_generated.data[49]
data[1][18] => mux_boc:auto_generated.data[50]
data[1][19] => mux_boc:auto_generated.data[51]
data[1][20] => mux_boc:auto_generated.data[52]
data[1][21] => mux_boc:auto_generated.data[53]
data[1][22] => mux_boc:auto_generated.data[54]
data[1][23] => mux_boc:auto_generated.data[55]
data[1][24] => mux_boc:auto_generated.data[56]
data[1][25] => mux_boc:auto_generated.data[57]
data[1][26] => mux_boc:auto_generated.data[58]
data[1][27] => mux_boc:auto_generated.data[59]
data[1][28] => mux_boc:auto_generated.data[60]
data[1][29] => mux_boc:auto_generated.data[61]
data[1][30] => mux_boc:auto_generated.data[62]
data[1][31] => mux_boc:auto_generated.data[63]
data[2][0] => mux_boc:auto_generated.data[64]
data[2][1] => mux_boc:auto_generated.data[65]
data[2][2] => mux_boc:auto_generated.data[66]
data[2][3] => mux_boc:auto_generated.data[67]
data[2][4] => mux_boc:auto_generated.data[68]
data[2][5] => mux_boc:auto_generated.data[69]
data[2][6] => mux_boc:auto_generated.data[70]
data[2][7] => mux_boc:auto_generated.data[71]
data[2][8] => mux_boc:auto_generated.data[72]
data[2][9] => mux_boc:auto_generated.data[73]
data[2][10] => mux_boc:auto_generated.data[74]
data[2][11] => mux_boc:auto_generated.data[75]
data[2][12] => mux_boc:auto_generated.data[76]
data[2][13] => mux_boc:auto_generated.data[77]
data[2][14] => mux_boc:auto_generated.data[78]
data[2][15] => mux_boc:auto_generated.data[79]
data[2][16] => mux_boc:auto_generated.data[80]
data[2][17] => mux_boc:auto_generated.data[81]
data[2][18] => mux_boc:auto_generated.data[82]
data[2][19] => mux_boc:auto_generated.data[83]
data[2][20] => mux_boc:auto_generated.data[84]
data[2][21] => mux_boc:auto_generated.data[85]
data[2][22] => mux_boc:auto_generated.data[86]
data[2][23] => mux_boc:auto_generated.data[87]
data[2][24] => mux_boc:auto_generated.data[88]
data[2][25] => mux_boc:auto_generated.data[89]
data[2][26] => mux_boc:auto_generated.data[90]
data[2][27] => mux_boc:auto_generated.data[91]
data[2][28] => mux_boc:auto_generated.data[92]
data[2][29] => mux_boc:auto_generated.data[93]
data[2][30] => mux_boc:auto_generated.data[94]
data[2][31] => mux_boc:auto_generated.data[95]
sel[0] => mux_boc:auto_generated.sel[0]
sel[1] => mux_boc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]
result[16] <= mux_boc:auto_generated.result[16]
result[17] <= mux_boc:auto_generated.result[17]
result[18] <= mux_boc:auto_generated.result[18]
result[19] <= mux_boc:auto_generated.result[19]
result[20] <= mux_boc:auto_generated.result[20]
result[21] <= mux_boc:auto_generated.result[21]
result[22] <= mux_boc:auto_generated.result[22]
result[23] <= mux_boc:auto_generated.result[23]
result[24] <= mux_boc:auto_generated.result[24]
result[25] <= mux_boc:auto_generated.result[25]
result[26] <= mux_boc:auto_generated.result[26]
result[27] <= mux_boc:auto_generated.result[27]
result[28] <= mux_boc:auto_generated.result[28]
result[29] <= mux_boc:auto_generated.result[29]
result[30] <= mux_boc:auto_generated.result[30]
result[31] <= mux_boc:auto_generated.result[31]


|lil_procy|pcsrc_mux:inst2|lpm_mux:LPM_MUX_component|mux_boc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|lil_procy|inc_pc:inst4
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
result[0] <= parallel_add:parallel_add_component.result
result[1] <= parallel_add:parallel_add_component.result
result[2] <= parallel_add:parallel_add_component.result
result[3] <= parallel_add:parallel_add_component.result
result[4] <= parallel_add:parallel_add_component.result
result[5] <= parallel_add:parallel_add_component.result
result[6] <= parallel_add:parallel_add_component.result
result[7] <= parallel_add:parallel_add_component.result
result[8] <= parallel_add:parallel_add_component.result
result[9] <= parallel_add:parallel_add_component.result
result[10] <= parallel_add:parallel_add_component.result
result[11] <= parallel_add:parallel_add_component.result
result[12] <= parallel_add:parallel_add_component.result
result[13] <= parallel_add:parallel_add_component.result
result[14] <= parallel_add:parallel_add_component.result
result[15] <= parallel_add:parallel_add_component.result
result[16] <= parallel_add:parallel_add_component.result
result[17] <= parallel_add:parallel_add_component.result
result[18] <= parallel_add:parallel_add_component.result
result[19] <= parallel_add:parallel_add_component.result
result[20] <= parallel_add:parallel_add_component.result
result[21] <= parallel_add:parallel_add_component.result
result[22] <= parallel_add:parallel_add_component.result
result[23] <= parallel_add:parallel_add_component.result
result[24] <= parallel_add:parallel_add_component.result
result[25] <= parallel_add:parallel_add_component.result
result[26] <= parallel_add:parallel_add_component.result
result[27] <= parallel_add:parallel_add_component.result
result[28] <= parallel_add:parallel_add_component.result
result[29] <= parallel_add:parallel_add_component.result
result[30] <= parallel_add:parallel_add_component.result
result[31] <= parallel_add:parallel_add_component.result


|lil_procy|inc_pc:inst4|parallel_add:parallel_add_component
data[0][0] => par_add_mje:auto_generated.data[0]
data[0][1] => par_add_mje:auto_generated.data[1]
data[0][2] => par_add_mje:auto_generated.data[2]
data[0][3] => par_add_mje:auto_generated.data[3]
data[0][4] => par_add_mje:auto_generated.data[4]
data[0][5] => par_add_mje:auto_generated.data[5]
data[0][6] => par_add_mje:auto_generated.data[6]
data[0][7] => par_add_mje:auto_generated.data[7]
data[0][8] => par_add_mje:auto_generated.data[8]
data[0][9] => par_add_mje:auto_generated.data[9]
data[0][10] => par_add_mje:auto_generated.data[10]
data[0][11] => par_add_mje:auto_generated.data[11]
data[0][12] => par_add_mje:auto_generated.data[12]
data[0][13] => par_add_mje:auto_generated.data[13]
data[0][14] => par_add_mje:auto_generated.data[14]
data[0][15] => par_add_mje:auto_generated.data[15]
data[0][16] => par_add_mje:auto_generated.data[16]
data[0][17] => par_add_mje:auto_generated.data[17]
data[0][18] => par_add_mje:auto_generated.data[18]
data[0][19] => par_add_mje:auto_generated.data[19]
data[0][20] => par_add_mje:auto_generated.data[20]
data[0][21] => par_add_mje:auto_generated.data[21]
data[0][22] => par_add_mje:auto_generated.data[22]
data[0][23] => par_add_mje:auto_generated.data[23]
data[0][24] => par_add_mje:auto_generated.data[24]
data[0][25] => par_add_mje:auto_generated.data[25]
data[0][26] => par_add_mje:auto_generated.data[26]
data[0][27] => par_add_mje:auto_generated.data[27]
data[0][28] => par_add_mje:auto_generated.data[28]
data[0][29] => par_add_mje:auto_generated.data[29]
data[0][30] => par_add_mje:auto_generated.data[30]
data[0][31] => par_add_mje:auto_generated.data[31]
data[1][0] => par_add_mje:auto_generated.data[32]
data[1][1] => par_add_mje:auto_generated.data[33]
data[1][2] => par_add_mje:auto_generated.data[34]
data[1][3] => par_add_mje:auto_generated.data[35]
data[1][4] => par_add_mje:auto_generated.data[36]
data[1][5] => par_add_mje:auto_generated.data[37]
data[1][6] => par_add_mje:auto_generated.data[38]
data[1][7] => par_add_mje:auto_generated.data[39]
data[1][8] => par_add_mje:auto_generated.data[40]
data[1][9] => par_add_mje:auto_generated.data[41]
data[1][10] => par_add_mje:auto_generated.data[42]
data[1][11] => par_add_mje:auto_generated.data[43]
data[1][12] => par_add_mje:auto_generated.data[44]
data[1][13] => par_add_mje:auto_generated.data[45]
data[1][14] => par_add_mje:auto_generated.data[46]
data[1][15] => par_add_mje:auto_generated.data[47]
data[1][16] => par_add_mje:auto_generated.data[48]
data[1][17] => par_add_mje:auto_generated.data[49]
data[1][18] => par_add_mje:auto_generated.data[50]
data[1][19] => par_add_mje:auto_generated.data[51]
data[1][20] => par_add_mje:auto_generated.data[52]
data[1][21] => par_add_mje:auto_generated.data[53]
data[1][22] => par_add_mje:auto_generated.data[54]
data[1][23] => par_add_mje:auto_generated.data[55]
data[1][24] => par_add_mje:auto_generated.data[56]
data[1][25] => par_add_mje:auto_generated.data[57]
data[1][26] => par_add_mje:auto_generated.data[58]
data[1][27] => par_add_mje:auto_generated.data[59]
data[1][28] => par_add_mje:auto_generated.data[60]
data[1][29] => par_add_mje:auto_generated.data[61]
data[1][30] => par_add_mje:auto_generated.data[62]
data[1][31] => par_add_mje:auto_generated.data[63]
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
aclr => ~NO_FANOUT~
result[0] <= par_add_mje:auto_generated.result[0]
result[1] <= par_add_mje:auto_generated.result[1]
result[2] <= par_add_mje:auto_generated.result[2]
result[3] <= par_add_mje:auto_generated.result[3]
result[4] <= par_add_mje:auto_generated.result[4]
result[5] <= par_add_mje:auto_generated.result[5]
result[6] <= par_add_mje:auto_generated.result[6]
result[7] <= par_add_mje:auto_generated.result[7]
result[8] <= par_add_mje:auto_generated.result[8]
result[9] <= par_add_mje:auto_generated.result[9]
result[10] <= par_add_mje:auto_generated.result[10]
result[11] <= par_add_mje:auto_generated.result[11]
result[12] <= par_add_mje:auto_generated.result[12]
result[13] <= par_add_mje:auto_generated.result[13]
result[14] <= par_add_mje:auto_generated.result[14]
result[15] <= par_add_mje:auto_generated.result[15]
result[16] <= par_add_mje:auto_generated.result[16]
result[17] <= par_add_mje:auto_generated.result[17]
result[18] <= par_add_mje:auto_generated.result[18]
result[19] <= par_add_mje:auto_generated.result[19]
result[20] <= par_add_mje:auto_generated.result[20]
result[21] <= par_add_mje:auto_generated.result[21]
result[22] <= par_add_mje:auto_generated.result[22]
result[23] <= par_add_mje:auto_generated.result[23]
result[24] <= par_add_mje:auto_generated.result[24]
result[25] <= par_add_mje:auto_generated.result[25]
result[26] <= par_add_mje:auto_generated.result[26]
result[27] <= par_add_mje:auto_generated.result[27]
result[28] <= par_add_mje:auto_generated.result[28]
result[29] <= par_add_mje:auto_generated.result[29]
result[30] <= par_add_mje:auto_generated.result[30]
result[31] <= par_add_mje:auto_generated.result[31]


|lil_procy|inc_pc:inst4|parallel_add:parallel_add_component|par_add_mje:auto_generated
data[0] => sft2a[0].DATAIN
data[1] => sft2a[1].DATAIN
data[2] => sft2a[2].DATAIN
data[3] => sft2a[3].DATAIN
data[4] => sft2a[4].DATAIN
data[5] => sft2a[5].DATAIN
data[6] => sft2a[6].DATAIN
data[7] => sft2a[7].DATAIN
data[8] => sft2a[8].DATAIN
data[9] => sft2a[9].DATAIN
data[10] => sft2a[10].DATAIN
data[11] => sft2a[11].DATAIN
data[12] => sft2a[12].DATAIN
data[13] => sft2a[13].DATAIN
data[14] => sft2a[14].DATAIN
data[15] => sft2a[15].DATAIN
data[16] => sft2a[16].DATAIN
data[17] => sft2a[17].DATAIN
data[18] => sft2a[18].DATAIN
data[19] => sft2a[19].DATAIN
data[20] => sft2a[20].DATAIN
data[21] => sft2a[21].DATAIN
data[22] => sft2a[22].DATAIN
data[23] => sft2a[23].DATAIN
data[24] => sft2a[24].DATAIN
data[25] => sft2a[25].DATAIN
data[26] => sft2a[26].DATAIN
data[27] => sft2a[27].DATAIN
data[28] => sft2a[28].DATAIN
data[29] => sft2a[29].DATAIN
data[30] => sft2a[30].DATAIN
data[31] => sft2a[31].IN0
data[32] => sft3a[0].DATAIN
data[33] => sft3a[1].DATAIN
data[34] => sft3a[2].DATAIN
data[35] => sft3a[3].DATAIN
data[36] => sft3a[4].DATAIN
data[37] => sft3a[5].DATAIN
data[38] => sft3a[6].DATAIN
data[39] => sft3a[7].DATAIN
data[40] => sft3a[8].DATAIN
data[41] => sft3a[9].DATAIN
data[42] => sft3a[10].DATAIN
data[43] => sft3a[11].DATAIN
data[44] => sft3a[12].DATAIN
data[45] => sft3a[13].DATAIN
data[46] => sft3a[14].DATAIN
data[47] => sft3a[15].DATAIN
data[48] => sft3a[16].DATAIN
data[49] => sft3a[17].DATAIN
data[50] => sft3a[18].DATAIN
data[51] => sft3a[19].DATAIN
data[52] => sft3a[20].DATAIN
data[53] => sft3a[21].DATAIN
data[54] => sft3a[22].DATAIN
data[55] => sft3a[23].DATAIN
data[56] => sft3a[24].DATAIN
data[57] => sft3a[25].DATAIN
data[58] => sft3a[26].DATAIN
data[59] => sft3a[27].DATAIN
data[60] => sft3a[28].DATAIN
data[61] => sft3a[29].DATAIN
data[62] => sft3a[30].DATAIN
data[63] => sft3a[31].IN0
result[0] <= sft4a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft4a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft4a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft4a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft4a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft4a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft4a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft4a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft4a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft4a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft4a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft4a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft4a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft4a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft4a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft4a[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= sft4a[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= sft4a[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= sft4a[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= sft4a[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= sft4a[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= sft4a[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= sft4a[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= sft4a[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= sft4a[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= sft4a[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= sft4a[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= sft4a[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= sft4a[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= sft4a[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= sft4a[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= sft4a[31].DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|add_four:inst17
four[0] <= <GND>
four[1] <= <GND>
four[2] <= <VCC>
four[3] <= <GND>
four[4] <= <GND>
four[5] <= <GND>
four[6] <= <GND>
four[7] <= <GND>
four[8] <= <GND>
four[9] <= <GND>
four[10] <= <GND>
four[11] <= <GND>
four[12] <= <GND>
four[13] <= <GND>
four[14] <= <GND>
four[15] <= <GND>
four[16] <= <GND>
four[17] <= <GND>
four[18] <= <GND>
four[19] <= <GND>
four[20] <= <GND>
four[21] <= <GND>
four[22] <= <GND>
four[23] <= <GND>
four[24] <= <GND>
four[25] <= <GND>
four[26] <= <GND>
four[27] <= <GND>
four[28] <= <GND>
four[29] <= <GND>
four[30] <= <GND>
four[31] <= <GND>


|lil_procy|alu:inst13
data_a[0] => Add0.IN32
data_a[0] => Add1.IN64
data_a[0] => alu_result.IN0
data_a[0] => alu_result.IN0
data_a[0] => Mult0.IN31
data_a[0] => ShiftLeft0.IN32
data_a[1] => Add0.IN31
data_a[1] => Add1.IN63
data_a[1] => alu_result.IN0
data_a[1] => alu_result.IN0
data_a[1] => Mult0.IN30
data_a[1] => ShiftLeft0.IN31
data_a[2] => Add0.IN30
data_a[2] => Add1.IN62
data_a[2] => alu_result.IN0
data_a[2] => alu_result.IN0
data_a[2] => Mult0.IN29
data_a[2] => ShiftLeft0.IN30
data_a[3] => Add0.IN29
data_a[3] => Add1.IN61
data_a[3] => alu_result.IN0
data_a[3] => alu_result.IN0
data_a[3] => Mult0.IN28
data_a[3] => ShiftLeft0.IN29
data_a[4] => Add0.IN28
data_a[4] => Add1.IN60
data_a[4] => alu_result.IN0
data_a[4] => alu_result.IN0
data_a[4] => Mult0.IN27
data_a[4] => ShiftLeft0.IN28
data_a[5] => Add0.IN27
data_a[5] => Add1.IN59
data_a[5] => alu_result.IN0
data_a[5] => alu_result.IN0
data_a[5] => Mult0.IN26
data_a[5] => ShiftLeft0.IN27
data_a[6] => Add0.IN26
data_a[6] => Add1.IN58
data_a[6] => alu_result.IN0
data_a[6] => alu_result.IN0
data_a[6] => Mult0.IN25
data_a[6] => ShiftLeft0.IN26
data_a[7] => Add0.IN25
data_a[7] => Add1.IN57
data_a[7] => alu_result.IN0
data_a[7] => alu_result.IN0
data_a[7] => Mult0.IN24
data_a[7] => ShiftLeft0.IN25
data_a[8] => Add0.IN24
data_a[8] => Add1.IN56
data_a[8] => alu_result.IN0
data_a[8] => alu_result.IN0
data_a[8] => Mult0.IN23
data_a[8] => ShiftLeft0.IN24
data_a[9] => Add0.IN23
data_a[9] => Add1.IN55
data_a[9] => alu_result.IN0
data_a[9] => alu_result.IN0
data_a[9] => Mult0.IN22
data_a[9] => ShiftLeft0.IN23
data_a[10] => Add0.IN22
data_a[10] => Add1.IN54
data_a[10] => alu_result.IN0
data_a[10] => alu_result.IN0
data_a[10] => Mult0.IN21
data_a[10] => ShiftLeft0.IN22
data_a[11] => Add0.IN21
data_a[11] => Add1.IN53
data_a[11] => alu_result.IN0
data_a[11] => alu_result.IN0
data_a[11] => Mult0.IN20
data_a[11] => ShiftLeft0.IN21
data_a[12] => Add0.IN20
data_a[12] => Add1.IN52
data_a[12] => alu_result.IN0
data_a[12] => alu_result.IN0
data_a[12] => Mult0.IN19
data_a[12] => ShiftLeft0.IN20
data_a[13] => Add0.IN19
data_a[13] => Add1.IN51
data_a[13] => alu_result.IN0
data_a[13] => alu_result.IN0
data_a[13] => Mult0.IN18
data_a[13] => ShiftLeft0.IN19
data_a[14] => Add0.IN18
data_a[14] => Add1.IN50
data_a[14] => alu_result.IN0
data_a[14] => alu_result.IN0
data_a[14] => Mult0.IN17
data_a[14] => ShiftLeft0.IN18
data_a[15] => Add0.IN17
data_a[15] => Add1.IN49
data_a[15] => alu_result.IN0
data_a[15] => alu_result.IN0
data_a[15] => Mult0.IN16
data_a[15] => ShiftLeft0.IN17
data_a[16] => Add0.IN16
data_a[16] => Add1.IN48
data_a[16] => alu_result.IN0
data_a[16] => alu_result.IN0
data_a[16] => Mult0.IN15
data_a[16] => ShiftLeft0.IN16
data_a[17] => Add0.IN15
data_a[17] => Add1.IN47
data_a[17] => alu_result.IN0
data_a[17] => alu_result.IN0
data_a[17] => Mult0.IN14
data_a[17] => ShiftLeft0.IN15
data_a[18] => Add0.IN14
data_a[18] => Add1.IN46
data_a[18] => alu_result.IN0
data_a[18] => alu_result.IN0
data_a[18] => Mult0.IN13
data_a[18] => ShiftLeft0.IN14
data_a[19] => Add0.IN13
data_a[19] => Add1.IN45
data_a[19] => alu_result.IN0
data_a[19] => alu_result.IN0
data_a[19] => Mult0.IN12
data_a[19] => ShiftLeft0.IN13
data_a[20] => Add0.IN12
data_a[20] => Add1.IN44
data_a[20] => alu_result.IN0
data_a[20] => alu_result.IN0
data_a[20] => Mult0.IN11
data_a[20] => ShiftLeft0.IN12
data_a[21] => Add0.IN11
data_a[21] => Add1.IN43
data_a[21] => alu_result.IN0
data_a[21] => alu_result.IN0
data_a[21] => Mult0.IN10
data_a[21] => ShiftLeft0.IN11
data_a[22] => Add0.IN10
data_a[22] => Add1.IN42
data_a[22] => alu_result.IN0
data_a[22] => alu_result.IN0
data_a[22] => Mult0.IN9
data_a[22] => ShiftLeft0.IN10
data_a[23] => Add0.IN9
data_a[23] => Add1.IN41
data_a[23] => alu_result.IN0
data_a[23] => alu_result.IN0
data_a[23] => Mult0.IN8
data_a[23] => ShiftLeft0.IN9
data_a[24] => Add0.IN8
data_a[24] => Add1.IN40
data_a[24] => alu_result.IN0
data_a[24] => alu_result.IN0
data_a[24] => Mult0.IN7
data_a[24] => ShiftLeft0.IN8
data_a[25] => Add0.IN7
data_a[25] => Add1.IN39
data_a[25] => alu_result.IN0
data_a[25] => alu_result.IN0
data_a[25] => Mult0.IN6
data_a[25] => ShiftLeft0.IN7
data_a[26] => Add0.IN6
data_a[26] => Add1.IN38
data_a[26] => alu_result.IN0
data_a[26] => alu_result.IN0
data_a[26] => Mult0.IN5
data_a[26] => ShiftLeft0.IN6
data_a[27] => Add0.IN5
data_a[27] => Add1.IN37
data_a[27] => alu_result.IN0
data_a[27] => alu_result.IN0
data_a[27] => Mult0.IN4
data_a[27] => ShiftLeft0.IN5
data_a[28] => Add0.IN4
data_a[28] => Add1.IN36
data_a[28] => alu_result.IN0
data_a[28] => alu_result.IN0
data_a[28] => Mult0.IN3
data_a[28] => ShiftLeft0.IN4
data_a[29] => Add0.IN3
data_a[29] => Add1.IN35
data_a[29] => alu_result.IN0
data_a[29] => alu_result.IN0
data_a[29] => Mult0.IN2
data_a[29] => ShiftLeft0.IN3
data_a[30] => Add0.IN2
data_a[30] => Add1.IN34
data_a[30] => alu_result.IN0
data_a[30] => alu_result.IN0
data_a[30] => Mult0.IN1
data_a[30] => ShiftLeft0.IN2
data_a[31] => Add0.IN1
data_a[31] => Add1.IN33
data_a[31] => alu_result.IN0
data_a[31] => alu_result.IN0
data_a[31] => Mult0.IN0
data_a[31] => ShiftLeft0.IN1
data_b[0] => Add0.IN64
data_b[0] => alu_result.IN1
data_b[0] => alu_result.IN1
data_b[0] => Mult0.IN63
data_b[0] => ShiftLeft0.IN64
data_b[0] => Mux31.IN10
data_b[0] => Mux31.IN11
data_b[0] => Mux31.IN12
data_b[0] => Mux31.IN13
data_b[0] => Mux31.IN14
data_b[0] => Mux31.IN15
data_b[0] => Mux31.IN16
data_b[0] => Mux31.IN17
data_b[0] => Mux31.IN18
data_b[0] => Mux31.IN19
data_b[0] => Add1.IN32
data_b[1] => Add0.IN63
data_b[1] => alu_result.IN1
data_b[1] => alu_result.IN1
data_b[1] => Mult0.IN62
data_b[1] => ShiftLeft0.IN63
data_b[1] => Mux30.IN10
data_b[1] => Mux30.IN11
data_b[1] => Mux30.IN12
data_b[1] => Mux30.IN13
data_b[1] => Mux30.IN14
data_b[1] => Mux30.IN15
data_b[1] => Mux30.IN16
data_b[1] => Mux30.IN17
data_b[1] => Mux30.IN18
data_b[1] => Mux30.IN19
data_b[1] => Add1.IN31
data_b[2] => Add0.IN62
data_b[2] => alu_result.IN1
data_b[2] => alu_result.IN1
data_b[2] => Mult0.IN61
data_b[2] => ShiftLeft0.IN62
data_b[2] => Mux29.IN10
data_b[2] => Mux29.IN11
data_b[2] => Mux29.IN12
data_b[2] => Mux29.IN13
data_b[2] => Mux29.IN14
data_b[2] => Mux29.IN15
data_b[2] => Mux29.IN16
data_b[2] => Mux29.IN17
data_b[2] => Mux29.IN18
data_b[2] => Mux29.IN19
data_b[2] => Add1.IN30
data_b[3] => Add0.IN61
data_b[3] => alu_result.IN1
data_b[3] => alu_result.IN1
data_b[3] => Mult0.IN60
data_b[3] => ShiftLeft0.IN61
data_b[3] => Mux28.IN10
data_b[3] => Mux28.IN11
data_b[3] => Mux28.IN12
data_b[3] => Mux28.IN13
data_b[3] => Mux28.IN14
data_b[3] => Mux28.IN15
data_b[3] => Mux28.IN16
data_b[3] => Mux28.IN17
data_b[3] => Mux28.IN18
data_b[3] => Mux28.IN19
data_b[3] => Add1.IN29
data_b[4] => Add0.IN60
data_b[4] => alu_result.IN1
data_b[4] => alu_result.IN1
data_b[4] => Mult0.IN59
data_b[4] => ShiftLeft0.IN60
data_b[4] => Mux27.IN10
data_b[4] => Mux27.IN11
data_b[4] => Mux27.IN12
data_b[4] => Mux27.IN13
data_b[4] => Mux27.IN14
data_b[4] => Mux27.IN15
data_b[4] => Mux27.IN16
data_b[4] => Mux27.IN17
data_b[4] => Mux27.IN18
data_b[4] => Mux27.IN19
data_b[4] => Add1.IN28
data_b[5] => Add0.IN59
data_b[5] => alu_result.IN1
data_b[5] => alu_result.IN1
data_b[5] => Mult0.IN58
data_b[5] => ShiftLeft0.IN59
data_b[5] => Mux26.IN10
data_b[5] => Mux26.IN11
data_b[5] => Mux26.IN12
data_b[5] => Mux26.IN13
data_b[5] => Mux26.IN14
data_b[5] => Mux26.IN15
data_b[5] => Mux26.IN16
data_b[5] => Mux26.IN17
data_b[5] => Mux26.IN18
data_b[5] => Mux26.IN19
data_b[5] => Add1.IN27
data_b[6] => Add0.IN58
data_b[6] => alu_result.IN1
data_b[6] => alu_result.IN1
data_b[6] => Mult0.IN57
data_b[6] => ShiftLeft0.IN58
data_b[6] => Mux25.IN10
data_b[6] => Mux25.IN11
data_b[6] => Mux25.IN12
data_b[6] => Mux25.IN13
data_b[6] => Mux25.IN14
data_b[6] => Mux25.IN15
data_b[6] => Mux25.IN16
data_b[6] => Mux25.IN17
data_b[6] => Mux25.IN18
data_b[6] => Mux25.IN19
data_b[6] => Add1.IN26
data_b[7] => Add0.IN57
data_b[7] => alu_result.IN1
data_b[7] => alu_result.IN1
data_b[7] => Mult0.IN56
data_b[7] => ShiftLeft0.IN57
data_b[7] => Mux24.IN10
data_b[7] => Mux24.IN11
data_b[7] => Mux24.IN12
data_b[7] => Mux24.IN13
data_b[7] => Mux24.IN14
data_b[7] => Mux24.IN15
data_b[7] => Mux24.IN16
data_b[7] => Mux24.IN17
data_b[7] => Mux24.IN18
data_b[7] => Mux24.IN19
data_b[7] => Add1.IN25
data_b[8] => Add0.IN56
data_b[8] => alu_result.IN1
data_b[8] => alu_result.IN1
data_b[8] => Mult0.IN55
data_b[8] => ShiftLeft0.IN56
data_b[8] => Mux23.IN10
data_b[8] => Mux23.IN11
data_b[8] => Mux23.IN12
data_b[8] => Mux23.IN13
data_b[8] => Mux23.IN14
data_b[8] => Mux23.IN15
data_b[8] => Mux23.IN16
data_b[8] => Mux23.IN17
data_b[8] => Mux23.IN18
data_b[8] => Mux23.IN19
data_b[8] => Add1.IN24
data_b[9] => Add0.IN55
data_b[9] => alu_result.IN1
data_b[9] => alu_result.IN1
data_b[9] => Mult0.IN54
data_b[9] => ShiftLeft0.IN55
data_b[9] => Mux22.IN10
data_b[9] => Mux22.IN11
data_b[9] => Mux22.IN12
data_b[9] => Mux22.IN13
data_b[9] => Mux22.IN14
data_b[9] => Mux22.IN15
data_b[9] => Mux22.IN16
data_b[9] => Mux22.IN17
data_b[9] => Mux22.IN18
data_b[9] => Mux22.IN19
data_b[9] => Add1.IN23
data_b[10] => Add0.IN54
data_b[10] => alu_result.IN1
data_b[10] => alu_result.IN1
data_b[10] => Mult0.IN53
data_b[10] => ShiftLeft0.IN54
data_b[10] => Mux21.IN10
data_b[10] => Mux21.IN11
data_b[10] => Mux21.IN12
data_b[10] => Mux21.IN13
data_b[10] => Mux21.IN14
data_b[10] => Mux21.IN15
data_b[10] => Mux21.IN16
data_b[10] => Mux21.IN17
data_b[10] => Mux21.IN18
data_b[10] => Mux21.IN19
data_b[10] => Add1.IN22
data_b[11] => Add0.IN53
data_b[11] => alu_result.IN1
data_b[11] => alu_result.IN1
data_b[11] => Mult0.IN52
data_b[11] => ShiftLeft0.IN53
data_b[11] => Mux20.IN10
data_b[11] => Mux20.IN11
data_b[11] => Mux20.IN12
data_b[11] => Mux20.IN13
data_b[11] => Mux20.IN14
data_b[11] => Mux20.IN15
data_b[11] => Mux20.IN16
data_b[11] => Mux20.IN17
data_b[11] => Mux20.IN18
data_b[11] => Mux20.IN19
data_b[11] => Add1.IN21
data_b[12] => Add0.IN52
data_b[12] => alu_result.IN1
data_b[12] => alu_result.IN1
data_b[12] => Mult0.IN51
data_b[12] => ShiftLeft0.IN52
data_b[12] => Mux19.IN10
data_b[12] => Mux19.IN11
data_b[12] => Mux19.IN12
data_b[12] => Mux19.IN13
data_b[12] => Mux19.IN14
data_b[12] => Mux19.IN15
data_b[12] => Mux19.IN16
data_b[12] => Mux19.IN17
data_b[12] => Mux19.IN18
data_b[12] => Mux19.IN19
data_b[12] => Add1.IN20
data_b[13] => Add0.IN51
data_b[13] => alu_result.IN1
data_b[13] => alu_result.IN1
data_b[13] => Mult0.IN50
data_b[13] => ShiftLeft0.IN51
data_b[13] => Mux18.IN10
data_b[13] => Mux18.IN11
data_b[13] => Mux18.IN12
data_b[13] => Mux18.IN13
data_b[13] => Mux18.IN14
data_b[13] => Mux18.IN15
data_b[13] => Mux18.IN16
data_b[13] => Mux18.IN17
data_b[13] => Mux18.IN18
data_b[13] => Mux18.IN19
data_b[13] => Add1.IN19
data_b[14] => Add0.IN50
data_b[14] => alu_result.IN1
data_b[14] => alu_result.IN1
data_b[14] => Mult0.IN49
data_b[14] => ShiftLeft0.IN50
data_b[14] => Mux17.IN10
data_b[14] => Mux17.IN11
data_b[14] => Mux17.IN12
data_b[14] => Mux17.IN13
data_b[14] => Mux17.IN14
data_b[14] => Mux17.IN15
data_b[14] => Mux17.IN16
data_b[14] => Mux17.IN17
data_b[14] => Mux17.IN18
data_b[14] => Mux17.IN19
data_b[14] => Add1.IN18
data_b[15] => Add0.IN49
data_b[15] => alu_result.IN1
data_b[15] => alu_result.IN1
data_b[15] => Mult0.IN48
data_b[15] => ShiftLeft0.IN49
data_b[15] => Mux16.IN10
data_b[15] => Mux16.IN11
data_b[15] => Mux16.IN12
data_b[15] => Mux16.IN13
data_b[15] => Mux16.IN14
data_b[15] => Mux16.IN15
data_b[15] => Mux16.IN16
data_b[15] => Mux16.IN17
data_b[15] => Mux16.IN18
data_b[15] => Mux16.IN19
data_b[15] => Add1.IN17
data_b[16] => Add0.IN48
data_b[16] => alu_result.IN1
data_b[16] => alu_result.IN1
data_b[16] => Mult0.IN47
data_b[16] => ShiftLeft0.IN48
data_b[16] => Mux15.IN10
data_b[16] => Mux15.IN11
data_b[16] => Mux15.IN12
data_b[16] => Mux15.IN13
data_b[16] => Mux15.IN14
data_b[16] => Mux15.IN15
data_b[16] => Mux15.IN16
data_b[16] => Mux15.IN17
data_b[16] => Mux15.IN18
data_b[16] => Mux15.IN19
data_b[16] => Add1.IN16
data_b[17] => Add0.IN47
data_b[17] => alu_result.IN1
data_b[17] => alu_result.IN1
data_b[17] => Mult0.IN46
data_b[17] => ShiftLeft0.IN47
data_b[17] => Mux14.IN10
data_b[17] => Mux14.IN11
data_b[17] => Mux14.IN12
data_b[17] => Mux14.IN13
data_b[17] => Mux14.IN14
data_b[17] => Mux14.IN15
data_b[17] => Mux14.IN16
data_b[17] => Mux14.IN17
data_b[17] => Mux14.IN18
data_b[17] => Mux14.IN19
data_b[17] => Add1.IN15
data_b[18] => Add0.IN46
data_b[18] => alu_result.IN1
data_b[18] => alu_result.IN1
data_b[18] => Mult0.IN45
data_b[18] => ShiftLeft0.IN46
data_b[18] => Mux13.IN10
data_b[18] => Mux13.IN11
data_b[18] => Mux13.IN12
data_b[18] => Mux13.IN13
data_b[18] => Mux13.IN14
data_b[18] => Mux13.IN15
data_b[18] => Mux13.IN16
data_b[18] => Mux13.IN17
data_b[18] => Mux13.IN18
data_b[18] => Mux13.IN19
data_b[18] => Add1.IN14
data_b[19] => Add0.IN45
data_b[19] => alu_result.IN1
data_b[19] => alu_result.IN1
data_b[19] => Mult0.IN44
data_b[19] => ShiftLeft0.IN45
data_b[19] => Mux12.IN10
data_b[19] => Mux12.IN11
data_b[19] => Mux12.IN12
data_b[19] => Mux12.IN13
data_b[19] => Mux12.IN14
data_b[19] => Mux12.IN15
data_b[19] => Mux12.IN16
data_b[19] => Mux12.IN17
data_b[19] => Mux12.IN18
data_b[19] => Mux12.IN19
data_b[19] => Add1.IN13
data_b[20] => Add0.IN44
data_b[20] => alu_result.IN1
data_b[20] => alu_result.IN1
data_b[20] => Mult0.IN43
data_b[20] => ShiftLeft0.IN44
data_b[20] => Mux11.IN10
data_b[20] => Mux11.IN11
data_b[20] => Mux11.IN12
data_b[20] => Mux11.IN13
data_b[20] => Mux11.IN14
data_b[20] => Mux11.IN15
data_b[20] => Mux11.IN16
data_b[20] => Mux11.IN17
data_b[20] => Mux11.IN18
data_b[20] => Mux11.IN19
data_b[20] => Add1.IN12
data_b[21] => Add0.IN43
data_b[21] => alu_result.IN1
data_b[21] => alu_result.IN1
data_b[21] => Mult0.IN42
data_b[21] => ShiftLeft0.IN43
data_b[21] => Mux10.IN10
data_b[21] => Mux10.IN11
data_b[21] => Mux10.IN12
data_b[21] => Mux10.IN13
data_b[21] => Mux10.IN14
data_b[21] => Mux10.IN15
data_b[21] => Mux10.IN16
data_b[21] => Mux10.IN17
data_b[21] => Mux10.IN18
data_b[21] => Mux10.IN19
data_b[21] => Add1.IN11
data_b[22] => Add0.IN42
data_b[22] => alu_result.IN1
data_b[22] => alu_result.IN1
data_b[22] => Mult0.IN41
data_b[22] => ShiftLeft0.IN42
data_b[22] => Mux9.IN10
data_b[22] => Mux9.IN11
data_b[22] => Mux9.IN12
data_b[22] => Mux9.IN13
data_b[22] => Mux9.IN14
data_b[22] => Mux9.IN15
data_b[22] => Mux9.IN16
data_b[22] => Mux9.IN17
data_b[22] => Mux9.IN18
data_b[22] => Mux9.IN19
data_b[22] => Add1.IN10
data_b[23] => Add0.IN41
data_b[23] => alu_result.IN1
data_b[23] => alu_result.IN1
data_b[23] => Mult0.IN40
data_b[23] => ShiftLeft0.IN41
data_b[23] => Mux8.IN10
data_b[23] => Mux8.IN11
data_b[23] => Mux8.IN12
data_b[23] => Mux8.IN13
data_b[23] => Mux8.IN14
data_b[23] => Mux8.IN15
data_b[23] => Mux8.IN16
data_b[23] => Mux8.IN17
data_b[23] => Mux8.IN18
data_b[23] => Mux8.IN19
data_b[23] => Add1.IN9
data_b[24] => Add0.IN40
data_b[24] => alu_result.IN1
data_b[24] => alu_result.IN1
data_b[24] => Mult0.IN39
data_b[24] => ShiftLeft0.IN40
data_b[24] => Mux7.IN10
data_b[24] => Mux7.IN11
data_b[24] => Mux7.IN12
data_b[24] => Mux7.IN13
data_b[24] => Mux7.IN14
data_b[24] => Mux7.IN15
data_b[24] => Mux7.IN16
data_b[24] => Mux7.IN17
data_b[24] => Mux7.IN18
data_b[24] => Mux7.IN19
data_b[24] => Add1.IN8
data_b[25] => Add0.IN39
data_b[25] => alu_result.IN1
data_b[25] => alu_result.IN1
data_b[25] => Mult0.IN38
data_b[25] => ShiftLeft0.IN39
data_b[25] => Mux6.IN10
data_b[25] => Mux6.IN11
data_b[25] => Mux6.IN12
data_b[25] => Mux6.IN13
data_b[25] => Mux6.IN14
data_b[25] => Mux6.IN15
data_b[25] => Mux6.IN16
data_b[25] => Mux6.IN17
data_b[25] => Mux6.IN18
data_b[25] => Mux6.IN19
data_b[25] => Add1.IN7
data_b[26] => Add0.IN38
data_b[26] => alu_result.IN1
data_b[26] => alu_result.IN1
data_b[26] => Mult0.IN37
data_b[26] => ShiftLeft0.IN38
data_b[26] => Mux5.IN10
data_b[26] => Mux5.IN11
data_b[26] => Mux5.IN12
data_b[26] => Mux5.IN13
data_b[26] => Mux5.IN14
data_b[26] => Mux5.IN15
data_b[26] => Mux5.IN16
data_b[26] => Mux5.IN17
data_b[26] => Mux5.IN18
data_b[26] => Mux5.IN19
data_b[26] => Add1.IN6
data_b[27] => Add0.IN37
data_b[27] => alu_result.IN1
data_b[27] => alu_result.IN1
data_b[27] => Mult0.IN36
data_b[27] => ShiftLeft0.IN37
data_b[27] => Mux4.IN10
data_b[27] => Mux4.IN11
data_b[27] => Mux4.IN12
data_b[27] => Mux4.IN13
data_b[27] => Mux4.IN14
data_b[27] => Mux4.IN15
data_b[27] => Mux4.IN16
data_b[27] => Mux4.IN17
data_b[27] => Mux4.IN18
data_b[27] => Mux4.IN19
data_b[27] => Add1.IN5
data_b[28] => Add0.IN36
data_b[28] => alu_result.IN1
data_b[28] => alu_result.IN1
data_b[28] => Mult0.IN35
data_b[28] => ShiftLeft0.IN36
data_b[28] => Mux3.IN10
data_b[28] => Mux3.IN11
data_b[28] => Mux3.IN12
data_b[28] => Mux3.IN13
data_b[28] => Mux3.IN14
data_b[28] => Mux3.IN15
data_b[28] => Mux3.IN16
data_b[28] => Mux3.IN17
data_b[28] => Mux3.IN18
data_b[28] => Mux3.IN19
data_b[28] => Add1.IN4
data_b[29] => Add0.IN35
data_b[29] => alu_result.IN1
data_b[29] => alu_result.IN1
data_b[29] => Mult0.IN34
data_b[29] => ShiftLeft0.IN35
data_b[29] => Mux2.IN10
data_b[29] => Mux2.IN11
data_b[29] => Mux2.IN12
data_b[29] => Mux2.IN13
data_b[29] => Mux2.IN14
data_b[29] => Mux2.IN15
data_b[29] => Mux2.IN16
data_b[29] => Mux2.IN17
data_b[29] => Mux2.IN18
data_b[29] => Mux2.IN19
data_b[29] => Add1.IN3
data_b[30] => Add0.IN34
data_b[30] => alu_result.IN1
data_b[30] => alu_result.IN1
data_b[30] => Mult0.IN33
data_b[30] => ShiftLeft0.IN34
data_b[30] => Mux1.IN10
data_b[30] => Mux1.IN11
data_b[30] => Mux1.IN12
data_b[30] => Mux1.IN13
data_b[30] => Mux1.IN14
data_b[30] => Mux1.IN15
data_b[30] => Mux1.IN16
data_b[30] => Mux1.IN17
data_b[30] => Mux1.IN18
data_b[30] => Mux1.IN19
data_b[30] => Add1.IN2
data_b[31] => Add0.IN33
data_b[31] => alu_result.IN1
data_b[31] => alu_result.IN1
data_b[31] => Mult0.IN32
data_b[31] => ShiftLeft0.IN33
data_b[31] => Mux0.IN10
data_b[31] => Mux0.IN11
data_b[31] => Mux0.IN12
data_b[31] => Mux0.IN13
data_b[31] => Mux0.IN14
data_b[31] => Mux0.IN15
data_b[31] => Mux0.IN16
data_b[31] => Mux0.IN17
data_b[31] => Mux0.IN18
data_b[31] => Mux0.IN19
data_b[31] => Add1.IN1
alu_result[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
alu_result[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
alu_result[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
alu_result[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
alu_result[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
alu_result[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
alu_result[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
alu_result[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
alu_result[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
alu_result[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
alu_result[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
alu_result[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
alu_result[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
alu_result[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
alu_result[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
alu_result[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
alu_result[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
alu_result[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
alu_result[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
alu_result[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
alu_result[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
alu_result[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
alu_result[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
alu_result[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
alu_result[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
alu_result[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
alu_result[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
alu_result[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
alu_result[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
alu_result[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
alu_result[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
alu_result[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
alu_select[0] => Mux0.IN9
alu_select[0] => Mux1.IN9
alu_select[0] => Mux2.IN9
alu_select[0] => Mux3.IN9
alu_select[0] => Mux4.IN9
alu_select[0] => Mux5.IN9
alu_select[0] => Mux6.IN9
alu_select[0] => Mux7.IN9
alu_select[0] => Mux8.IN9
alu_select[0] => Mux9.IN9
alu_select[0] => Mux10.IN9
alu_select[0] => Mux11.IN9
alu_select[0] => Mux12.IN9
alu_select[0] => Mux13.IN9
alu_select[0] => Mux14.IN9
alu_select[0] => Mux15.IN9
alu_select[0] => Mux16.IN9
alu_select[0] => Mux17.IN9
alu_select[0] => Mux18.IN9
alu_select[0] => Mux19.IN9
alu_select[0] => Mux20.IN9
alu_select[0] => Mux21.IN9
alu_select[0] => Mux22.IN9
alu_select[0] => Mux23.IN9
alu_select[0] => Mux24.IN9
alu_select[0] => Mux25.IN9
alu_select[0] => Mux26.IN9
alu_select[0] => Mux27.IN9
alu_select[0] => Mux28.IN9
alu_select[0] => Mux29.IN9
alu_select[0] => Mux30.IN9
alu_select[0] => Mux31.IN9
alu_select[1] => Mux0.IN8
alu_select[1] => Mux1.IN8
alu_select[1] => Mux2.IN8
alu_select[1] => Mux3.IN8
alu_select[1] => Mux4.IN8
alu_select[1] => Mux5.IN8
alu_select[1] => Mux6.IN8
alu_select[1] => Mux7.IN8
alu_select[1] => Mux8.IN8
alu_select[1] => Mux9.IN8
alu_select[1] => Mux10.IN8
alu_select[1] => Mux11.IN8
alu_select[1] => Mux12.IN8
alu_select[1] => Mux13.IN8
alu_select[1] => Mux14.IN8
alu_select[1] => Mux15.IN8
alu_select[1] => Mux16.IN8
alu_select[1] => Mux17.IN8
alu_select[1] => Mux18.IN8
alu_select[1] => Mux19.IN8
alu_select[1] => Mux20.IN8
alu_select[1] => Mux21.IN8
alu_select[1] => Mux22.IN8
alu_select[1] => Mux23.IN8
alu_select[1] => Mux24.IN8
alu_select[1] => Mux25.IN8
alu_select[1] => Mux26.IN8
alu_select[1] => Mux27.IN8
alu_select[1] => Mux28.IN8
alu_select[1] => Mux29.IN8
alu_select[1] => Mux30.IN8
alu_select[1] => Mux31.IN8
alu_select[2] => Mux0.IN7
alu_select[2] => Mux1.IN7
alu_select[2] => Mux2.IN7
alu_select[2] => Mux3.IN7
alu_select[2] => Mux4.IN7
alu_select[2] => Mux5.IN7
alu_select[2] => Mux6.IN7
alu_select[2] => Mux7.IN7
alu_select[2] => Mux8.IN7
alu_select[2] => Mux9.IN7
alu_select[2] => Mux10.IN7
alu_select[2] => Mux11.IN7
alu_select[2] => Mux12.IN7
alu_select[2] => Mux13.IN7
alu_select[2] => Mux14.IN7
alu_select[2] => Mux15.IN7
alu_select[2] => Mux16.IN7
alu_select[2] => Mux17.IN7
alu_select[2] => Mux18.IN7
alu_select[2] => Mux19.IN7
alu_select[2] => Mux20.IN7
alu_select[2] => Mux21.IN7
alu_select[2] => Mux22.IN7
alu_select[2] => Mux23.IN7
alu_select[2] => Mux24.IN7
alu_select[2] => Mux25.IN7
alu_select[2] => Mux26.IN7
alu_select[2] => Mux27.IN7
alu_select[2] => Mux28.IN7
alu_select[2] => Mux29.IN7
alu_select[2] => Mux30.IN7
alu_select[2] => Mux31.IN7
alu_select[3] => Mux0.IN6
alu_select[3] => Mux1.IN6
alu_select[3] => Mux2.IN6
alu_select[3] => Mux3.IN6
alu_select[3] => Mux4.IN6
alu_select[3] => Mux5.IN6
alu_select[3] => Mux6.IN6
alu_select[3] => Mux7.IN6
alu_select[3] => Mux8.IN6
alu_select[3] => Mux9.IN6
alu_select[3] => Mux10.IN6
alu_select[3] => Mux11.IN6
alu_select[3] => Mux12.IN6
alu_select[3] => Mux13.IN6
alu_select[3] => Mux14.IN6
alu_select[3] => Mux15.IN6
alu_select[3] => Mux16.IN6
alu_select[3] => Mux17.IN6
alu_select[3] => Mux18.IN6
alu_select[3] => Mux19.IN6
alu_select[3] => Mux20.IN6
alu_select[3] => Mux21.IN6
alu_select[3] => Mux22.IN6
alu_select[3] => Mux23.IN6
alu_select[3] => Mux24.IN6
alu_select[3] => Mux25.IN6
alu_select[3] => Mux26.IN6
alu_select[3] => Mux27.IN6
alu_select[3] => Mux28.IN6
alu_select[3] => Mux29.IN6
alu_select[3] => Mux30.IN6
alu_select[3] => Mux31.IN6


|lil_procy|control:inst8
control_sel => imm_sel.OUTPUTSELECT
control_sel => imm_sel.OUTPUTSELECT
control_sel => imm_sel.OUTPUTSELECT
control_sel => mem_write.OUTPUTSELECT
control_sel => mem_read.OUTPUTSELECT
control_sel => b_sel.OUTPUTSELECT
control_sel => a_sel.OUTPUTSELECT
control_sel => reg_write.OUTPUTSELECT
control_sel => pc_src.OUTPUTSELECT
control_sel => wb_sel.OUTPUTSELECT
control_sel => wb_sel.OUTPUTSELECT
control_sel => alu_sel.OUTPUTSELECT
control_sel => alu_sel.OUTPUTSELECT
control_sel => alu_sel.OUTPUTSELECT
control_sel => alu_sel.OUTPUTSELECT
control_sel => pc_src[1].DATAIN
inst[0] => Decoder3.IN6
inst[1] => Decoder3.IN5
inst[2] => Decoder3.IN4
inst[3] => Decoder3.IN3
inst[4] => Decoder3.IN2
inst[5] => Decoder3.IN1
inst[6] => Decoder3.IN0
inst[7] => ~NO_FANOUT~
inst[8] => ~NO_FANOUT~
inst[9] => ~NO_FANOUT~
inst[10] => ~NO_FANOUT~
inst[11] => ~NO_FANOUT~
inst[12] => Mux0.IN8
inst[12] => Mux1.IN10
inst[12] => Mux2.IN10
inst[12] => Mux3.IN10
inst[12] => Mux4.IN10
inst[12] => Decoder2.IN2
inst[13] => Mux0.IN7
inst[13] => Mux1.IN9
inst[13] => Mux2.IN9
inst[13] => Mux3.IN9
inst[13] => Mux4.IN9
inst[13] => Decoder1.IN1
inst[13] => Decoder2.IN1
inst[14] => Mux0.IN6
inst[14] => Mux1.IN8
inst[14] => Mux2.IN8
inst[14] => Mux3.IN8
inst[14] => Mux4.IN8
inst[14] => Decoder1.IN0
inst[14] => Decoder2.IN0
inst[15] => ~NO_FANOUT~
inst[16] => ~NO_FANOUT~
inst[17] => ~NO_FANOUT~
inst[18] => ~NO_FANOUT~
inst[19] => ~NO_FANOUT~
inst[20] => ~NO_FANOUT~
inst[21] => ~NO_FANOUT~
inst[22] => ~NO_FANOUT~
inst[23] => ~NO_FANOUT~
inst[24] => ~NO_FANOUT~
inst[25] => Decoder0.IN6
inst[26] => Decoder0.IN5
inst[27] => Decoder0.IN4
inst[28] => Decoder0.IN3
inst[29] => Decoder0.IN2
inst[30] => Decoder0.IN1
inst[31] => Decoder0.IN0
pc_src[0] <= pc_src.DB_MAX_OUTPUT_PORT_TYPE
pc_src[1] <= control_sel.DB_MAX_OUTPUT_PORT_TYPE
branch_unsigned <= <GND>
imm_sel[0] <= imm_sel.DB_MAX_OUTPUT_PORT_TYPE
imm_sel[1] <= imm_sel.DB_MAX_OUTPUT_PORT_TYPE
imm_sel[2] <= imm_sel.DB_MAX_OUTPUT_PORT_TYPE
reg_write <= reg_write.DB_MAX_OUTPUT_PORT_TYPE
branch_eq => Mux0.IN9
branch_eq => Mux0.IN4
branch_lt => Mux0.IN10
branch_lt => Mux0.IN5
b_sel <= b_sel.DB_MAX_OUTPUT_PORT_TYPE
a_sel <= a_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[0] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[1] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[2] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
alu_sel[3] <= alu_sel.DB_MAX_OUTPUT_PORT_TYPE
mem_write <= mem_write.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[0] <= wb_sel.DB_MAX_OUTPUT_PORT_TYPE
wb_sel[1] <= wb_sel.DB_MAX_OUTPUT_PORT_TYPE
mem_read <= mem_read.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|hazard_detect:inst20
rs1[0] => Equal1.IN4
rs1[1] => Equal1.IN3
rs1[2] => Equal1.IN2
rs1[3] => Equal1.IN1
rs1[4] => Equal1.IN0
rs2[0] => Equal2.IN4
rs2[1] => Equal2.IN3
rs2[2] => Equal2.IN2
rs2[3] => Equal2.IN1
rs2[4] => Equal2.IN0
rd[0] => Equal1.IN9
rd[0] => Equal2.IN9
rd[0] => Equal0.IN31
rd[1] => Equal1.IN8
rd[1] => Equal2.IN8
rd[1] => Equal0.IN30
rd[2] => Equal1.IN7
rd[2] => Equal2.IN7
rd[2] => Equal0.IN29
rd[3] => Equal1.IN6
rd[3] => Equal2.IN6
rd[3] => Equal0.IN28
rd[4] => Equal1.IN5
rd[4] => Equal2.IN5
rd[4] => Equal0.IN27
mem_read => always0.IN1
control_sel <= always0.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|exmem_reg:inst1
clk => memread_out~reg0.CLK
clk => dst_out[0]~reg0.CLK
clk => dst_out[1]~reg0.CLK
clk => dst_out[2]~reg0.CLK
clk => dst_out[3]~reg0.CLK
clk => dst_out[4]~reg0.CLK
clk => regwrite_out~reg0.CLK
clk => wbselect_out[0]~reg0.CLK
clk => wbselect_out[1]~reg0.CLK
clk => memwrite_out~reg0.CLK
clk => rs2_out[0]~reg0.CLK
clk => rs2_out[1]~reg0.CLK
clk => rs2_out[2]~reg0.CLK
clk => rs2_out[3]~reg0.CLK
clk => rs2_out[4]~reg0.CLK
clk => rs2_out[5]~reg0.CLK
clk => rs2_out[6]~reg0.CLK
clk => rs2_out[7]~reg0.CLK
clk => rs2_out[8]~reg0.CLK
clk => rs2_out[9]~reg0.CLK
clk => rs2_out[10]~reg0.CLK
clk => rs2_out[11]~reg0.CLK
clk => rs2_out[12]~reg0.CLK
clk => rs2_out[13]~reg0.CLK
clk => rs2_out[14]~reg0.CLK
clk => rs2_out[15]~reg0.CLK
clk => rs2_out[16]~reg0.CLK
clk => rs2_out[17]~reg0.CLK
clk => rs2_out[18]~reg0.CLK
clk => rs2_out[19]~reg0.CLK
clk => rs2_out[20]~reg0.CLK
clk => rs2_out[21]~reg0.CLK
clk => rs2_out[22]~reg0.CLK
clk => rs2_out[23]~reg0.CLK
clk => rs2_out[24]~reg0.CLK
clk => rs2_out[25]~reg0.CLK
clk => rs2_out[26]~reg0.CLK
clk => rs2_out[27]~reg0.CLK
clk => rs2_out[28]~reg0.CLK
clk => rs2_out[29]~reg0.CLK
clk => rs2_out[30]~reg0.CLK
clk => rs2_out[31]~reg0.CLK
clk => alu_out[0]~reg0.CLK
clk => alu_out[1]~reg0.CLK
clk => alu_out[2]~reg0.CLK
clk => alu_out[3]~reg0.CLK
clk => alu_out[4]~reg0.CLK
clk => alu_out[5]~reg0.CLK
clk => alu_out[6]~reg0.CLK
clk => alu_out[7]~reg0.CLK
clk => alu_out[8]~reg0.CLK
clk => alu_out[9]~reg0.CLK
clk => alu_out[10]~reg0.CLK
clk => alu_out[11]~reg0.CLK
clk => alu_out[12]~reg0.CLK
clk => alu_out[13]~reg0.CLK
clk => alu_out[14]~reg0.CLK
clk => alu_out[15]~reg0.CLK
clk => alu_out[16]~reg0.CLK
clk => alu_out[17]~reg0.CLK
clk => alu_out[18]~reg0.CLK
clk => alu_out[19]~reg0.CLK
clk => alu_out[20]~reg0.CLK
clk => alu_out[21]~reg0.CLK
clk => alu_out[22]~reg0.CLK
clk => alu_out[23]~reg0.CLK
clk => alu_out[24]~reg0.CLK
clk => alu_out[25]~reg0.CLK
clk => alu_out[26]~reg0.CLK
clk => alu_out[27]~reg0.CLK
clk => alu_out[28]~reg0.CLK
clk => alu_out[29]~reg0.CLK
clk => alu_out[30]~reg0.CLK
clk => alu_out[31]~reg0.CLK
clk => pc_out[0]~reg0.CLK
clk => pc_out[1]~reg0.CLK
clk => pc_out[2]~reg0.CLK
clk => pc_out[3]~reg0.CLK
clk => pc_out[4]~reg0.CLK
clk => pc_out[5]~reg0.CLK
clk => pc_out[6]~reg0.CLK
clk => pc_out[7]~reg0.CLK
clk => pc_out[8]~reg0.CLK
clk => pc_out[9]~reg0.CLK
clk => pc_out[10]~reg0.CLK
clk => pc_out[11]~reg0.CLK
clk => pc_out[12]~reg0.CLK
clk => pc_out[13]~reg0.CLK
clk => pc_out[14]~reg0.CLK
clk => pc_out[15]~reg0.CLK
clk => pc_out[16]~reg0.CLK
clk => pc_out[17]~reg0.CLK
clk => pc_out[18]~reg0.CLK
clk => pc_out[19]~reg0.CLK
clk => pc_out[20]~reg0.CLK
clk => pc_out[21]~reg0.CLK
clk => pc_out[22]~reg0.CLK
clk => pc_out[23]~reg0.CLK
clk => pc_out[24]~reg0.CLK
clk => pc_out[25]~reg0.CLK
clk => pc_out[26]~reg0.CLK
clk => pc_out[27]~reg0.CLK
clk => pc_out[28]~reg0.CLK
clk => pc_out[29]~reg0.CLK
clk => pc_out[30]~reg0.CLK
clk => pc_out[31]~reg0.CLK
clk => inst_out[0]~reg0.CLK
clk => inst_out[1]~reg0.CLK
clk => inst_out[2]~reg0.CLK
clk => inst_out[3]~reg0.CLK
clk => inst_out[4]~reg0.CLK
clk => inst_out[5]~reg0.CLK
clk => inst_out[6]~reg0.CLK
clk => inst_out[7]~reg0.CLK
clk => inst_out[8]~reg0.CLK
clk => inst_out[9]~reg0.CLK
clk => inst_out[10]~reg0.CLK
clk => inst_out[11]~reg0.CLK
clk => inst_out[12]~reg0.CLK
clk => inst_out[13]~reg0.CLK
clk => inst_out[14]~reg0.CLK
clk => inst_out[15]~reg0.CLK
clk => inst_out[16]~reg0.CLK
clk => inst_out[17]~reg0.CLK
clk => inst_out[18]~reg0.CLK
clk => inst_out[19]~reg0.CLK
clk => inst_out[20]~reg0.CLK
clk => inst_out[21]~reg0.CLK
clk => inst_out[22]~reg0.CLK
clk => inst_out[23]~reg0.CLK
clk => inst_out[24]~reg0.CLK
clk => inst_out[25]~reg0.CLK
clk => inst_out[26]~reg0.CLK
clk => inst_out[27]~reg0.CLK
clk => inst_out[28]~reg0.CLK
clk => inst_out[29]~reg0.CLK
clk => inst_out[30]~reg0.CLK
clk => inst_out[31]~reg0.CLK
inst_in[0] => inst_out[0]~reg0.DATAIN
inst_in[1] => inst_out[1]~reg0.DATAIN
inst_in[2] => inst_out[2]~reg0.DATAIN
inst_in[3] => inst_out[3]~reg0.DATAIN
inst_in[4] => inst_out[4]~reg0.DATAIN
inst_in[5] => inst_out[5]~reg0.DATAIN
inst_in[6] => inst_out[6]~reg0.DATAIN
inst_in[7] => inst_out[7]~reg0.DATAIN
inst_in[8] => inst_out[8]~reg0.DATAIN
inst_in[9] => inst_out[9]~reg0.DATAIN
inst_in[10] => inst_out[10]~reg0.DATAIN
inst_in[11] => inst_out[11]~reg0.DATAIN
inst_in[12] => inst_out[12]~reg0.DATAIN
inst_in[13] => inst_out[13]~reg0.DATAIN
inst_in[14] => inst_out[14]~reg0.DATAIN
inst_in[15] => inst_out[15]~reg0.DATAIN
inst_in[16] => inst_out[16]~reg0.DATAIN
inst_in[17] => inst_out[17]~reg0.DATAIN
inst_in[18] => inst_out[18]~reg0.DATAIN
inst_in[19] => inst_out[19]~reg0.DATAIN
inst_in[20] => inst_out[20]~reg0.DATAIN
inst_in[21] => inst_out[21]~reg0.DATAIN
inst_in[22] => inst_out[22]~reg0.DATAIN
inst_in[23] => inst_out[23]~reg0.DATAIN
inst_in[24] => inst_out[24]~reg0.DATAIN
inst_in[25] => inst_out[25]~reg0.DATAIN
inst_in[26] => inst_out[26]~reg0.DATAIN
inst_in[27] => inst_out[27]~reg0.DATAIN
inst_in[28] => inst_out[28]~reg0.DATAIN
inst_in[29] => inst_out[29]~reg0.DATAIN
inst_in[30] => inst_out[30]~reg0.DATAIN
inst_in[31] => inst_out[31]~reg0.DATAIN
pc_in[0] => pc_out[0]~reg0.DATAIN
pc_in[1] => pc_out[1]~reg0.DATAIN
pc_in[2] => pc_out[2]~reg0.DATAIN
pc_in[3] => pc_out[3]~reg0.DATAIN
pc_in[4] => pc_out[4]~reg0.DATAIN
pc_in[5] => pc_out[5]~reg0.DATAIN
pc_in[6] => pc_out[6]~reg0.DATAIN
pc_in[7] => pc_out[7]~reg0.DATAIN
pc_in[8] => pc_out[8]~reg0.DATAIN
pc_in[9] => pc_out[9]~reg0.DATAIN
pc_in[10] => pc_out[10]~reg0.DATAIN
pc_in[11] => pc_out[11]~reg0.DATAIN
pc_in[12] => pc_out[12]~reg0.DATAIN
pc_in[13] => pc_out[13]~reg0.DATAIN
pc_in[14] => pc_out[14]~reg0.DATAIN
pc_in[15] => pc_out[15]~reg0.DATAIN
pc_in[16] => pc_out[16]~reg0.DATAIN
pc_in[17] => pc_out[17]~reg0.DATAIN
pc_in[18] => pc_out[18]~reg0.DATAIN
pc_in[19] => pc_out[19]~reg0.DATAIN
pc_in[20] => pc_out[20]~reg0.DATAIN
pc_in[21] => pc_out[21]~reg0.DATAIN
pc_in[22] => pc_out[22]~reg0.DATAIN
pc_in[23] => pc_out[23]~reg0.DATAIN
pc_in[24] => pc_out[24]~reg0.DATAIN
pc_in[25] => pc_out[25]~reg0.DATAIN
pc_in[26] => pc_out[26]~reg0.DATAIN
pc_in[27] => pc_out[27]~reg0.DATAIN
pc_in[28] => pc_out[28]~reg0.DATAIN
pc_in[29] => pc_out[29]~reg0.DATAIN
pc_in[30] => pc_out[30]~reg0.DATAIN
pc_in[31] => pc_out[31]~reg0.DATAIN
alu_in[0] => alu_out[0]~reg0.DATAIN
alu_in[1] => alu_out[1]~reg0.DATAIN
alu_in[2] => alu_out[2]~reg0.DATAIN
alu_in[3] => alu_out[3]~reg0.DATAIN
alu_in[4] => alu_out[4]~reg0.DATAIN
alu_in[5] => alu_out[5]~reg0.DATAIN
alu_in[6] => alu_out[6]~reg0.DATAIN
alu_in[7] => alu_out[7]~reg0.DATAIN
alu_in[8] => alu_out[8]~reg0.DATAIN
alu_in[9] => alu_out[9]~reg0.DATAIN
alu_in[10] => alu_out[10]~reg0.DATAIN
alu_in[11] => alu_out[11]~reg0.DATAIN
alu_in[12] => alu_out[12]~reg0.DATAIN
alu_in[13] => alu_out[13]~reg0.DATAIN
alu_in[14] => alu_out[14]~reg0.DATAIN
alu_in[15] => alu_out[15]~reg0.DATAIN
alu_in[16] => alu_out[16]~reg0.DATAIN
alu_in[17] => alu_out[17]~reg0.DATAIN
alu_in[18] => alu_out[18]~reg0.DATAIN
alu_in[19] => alu_out[19]~reg0.DATAIN
alu_in[20] => alu_out[20]~reg0.DATAIN
alu_in[21] => alu_out[21]~reg0.DATAIN
alu_in[22] => alu_out[22]~reg0.DATAIN
alu_in[23] => alu_out[23]~reg0.DATAIN
alu_in[24] => alu_out[24]~reg0.DATAIN
alu_in[25] => alu_out[25]~reg0.DATAIN
alu_in[26] => alu_out[26]~reg0.DATAIN
alu_in[27] => alu_out[27]~reg0.DATAIN
alu_in[28] => alu_out[28]~reg0.DATAIN
alu_in[29] => alu_out[29]~reg0.DATAIN
alu_in[30] => alu_out[30]~reg0.DATAIN
alu_in[31] => alu_out[31]~reg0.DATAIN
rs2_in[0] => rs2_out[0]~reg0.DATAIN
rs2_in[1] => rs2_out[1]~reg0.DATAIN
rs2_in[2] => rs2_out[2]~reg0.DATAIN
rs2_in[3] => rs2_out[3]~reg0.DATAIN
rs2_in[4] => rs2_out[4]~reg0.DATAIN
rs2_in[5] => rs2_out[5]~reg0.DATAIN
rs2_in[6] => rs2_out[6]~reg0.DATAIN
rs2_in[7] => rs2_out[7]~reg0.DATAIN
rs2_in[8] => rs2_out[8]~reg0.DATAIN
rs2_in[9] => rs2_out[9]~reg0.DATAIN
rs2_in[10] => rs2_out[10]~reg0.DATAIN
rs2_in[11] => rs2_out[11]~reg0.DATAIN
rs2_in[12] => rs2_out[12]~reg0.DATAIN
rs2_in[13] => rs2_out[13]~reg0.DATAIN
rs2_in[14] => rs2_out[14]~reg0.DATAIN
rs2_in[15] => rs2_out[15]~reg0.DATAIN
rs2_in[16] => rs2_out[16]~reg0.DATAIN
rs2_in[17] => rs2_out[17]~reg0.DATAIN
rs2_in[18] => rs2_out[18]~reg0.DATAIN
rs2_in[19] => rs2_out[19]~reg0.DATAIN
rs2_in[20] => rs2_out[20]~reg0.DATAIN
rs2_in[21] => rs2_out[21]~reg0.DATAIN
rs2_in[22] => rs2_out[22]~reg0.DATAIN
rs2_in[23] => rs2_out[23]~reg0.DATAIN
rs2_in[24] => rs2_out[24]~reg0.DATAIN
rs2_in[25] => rs2_out[25]~reg0.DATAIN
rs2_in[26] => rs2_out[26]~reg0.DATAIN
rs2_in[27] => rs2_out[27]~reg0.DATAIN
rs2_in[28] => rs2_out[28]~reg0.DATAIN
rs2_in[29] => rs2_out[29]~reg0.DATAIN
rs2_in[30] => rs2_out[30]~reg0.DATAIN
rs2_in[31] => rs2_out[31]~reg0.DATAIN
memwrite_in => memwrite_out~reg0.DATAIN
wbselect_in[0] => wbselect_out[0]~reg0.DATAIN
wbselect_in[1] => wbselect_out[1]~reg0.DATAIN
regwrite_in => regwrite_out~reg0.DATAIN
dst_in[0] => dst_out[0]~reg0.DATAIN
dst_in[1] => dst_out[1]~reg0.DATAIN
dst_in[2] => dst_out[2]~reg0.DATAIN
dst_in[3] => dst_out[3]~reg0.DATAIN
dst_in[4] => dst_out[4]~reg0.DATAIN
memread_in => memread_out~reg0.DATAIN
inst_out[0] <= inst_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[1] <= inst_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[2] <= inst_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[3] <= inst_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[4] <= inst_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[5] <= inst_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[6] <= inst_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[7] <= inst_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[8] <= inst_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[9] <= inst_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[10] <= inst_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[11] <= inst_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[12] <= inst_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[13] <= inst_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[14] <= inst_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[15] <= inst_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[16] <= inst_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[17] <= inst_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[18] <= inst_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[19] <= inst_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[20] <= inst_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[21] <= inst_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[22] <= inst_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[23] <= inst_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[24] <= inst_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[25] <= inst_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[26] <= inst_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[27] <= inst_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[28] <= inst_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[29] <= inst_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[30] <= inst_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
inst_out[31] <= inst_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[0] <= pc_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[1] <= pc_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[2] <= pc_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[3] <= pc_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[4] <= pc_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[5] <= pc_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[6] <= pc_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[7] <= pc_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[8] <= pc_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[9] <= pc_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[10] <= pc_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[11] <= pc_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[12] <= pc_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[13] <= pc_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[14] <= pc_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[15] <= pc_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[16] <= pc_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[17] <= pc_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[18] <= pc_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[19] <= pc_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[20] <= pc_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[21] <= pc_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[22] <= pc_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[23] <= pc_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[24] <= pc_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[25] <= pc_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[26] <= pc_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[27] <= pc_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[28] <= pc_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[29] <= pc_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[30] <= pc_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
pc_out[31] <= pc_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[0] <= alu_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[1] <= alu_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[2] <= alu_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[3] <= alu_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[4] <= alu_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[5] <= alu_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[6] <= alu_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[7] <= alu_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[8] <= alu_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[9] <= alu_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[10] <= alu_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[11] <= alu_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[12] <= alu_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[13] <= alu_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[14] <= alu_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[15] <= alu_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[16] <= alu_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[17] <= alu_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[18] <= alu_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[19] <= alu_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[20] <= alu_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[21] <= alu_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[22] <= alu_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[23] <= alu_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[24] <= alu_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[25] <= alu_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[26] <= alu_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[27] <= alu_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[28] <= alu_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[29] <= alu_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[30] <= alu_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
alu_out[31] <= alu_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[0] <= rs2_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[1] <= rs2_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[2] <= rs2_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[3] <= rs2_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[4] <= rs2_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[5] <= rs2_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[6] <= rs2_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[7] <= rs2_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[8] <= rs2_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[9] <= rs2_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[10] <= rs2_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[11] <= rs2_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[12] <= rs2_out[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[13] <= rs2_out[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[14] <= rs2_out[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[15] <= rs2_out[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[16] <= rs2_out[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[17] <= rs2_out[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[18] <= rs2_out[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[19] <= rs2_out[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[20] <= rs2_out[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[21] <= rs2_out[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[22] <= rs2_out[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[23] <= rs2_out[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[24] <= rs2_out[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[25] <= rs2_out[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[26] <= rs2_out[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[27] <= rs2_out[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[28] <= rs2_out[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[29] <= rs2_out[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[30] <= rs2_out[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
rs2_out[31] <= rs2_out[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memwrite_out <= memwrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbselect_out[0] <= wbselect_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wbselect_out[1] <= wbselect_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
regwrite_out <= regwrite_out~reg0.DB_MAX_OUTPUT_PORT_TYPE
dst_out[0] <= dst_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dst_out[1] <= dst_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dst_out[2] <= dst_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dst_out[3] <= dst_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dst_out[4] <= dst_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
memread_out <= memread_out~reg0.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|id:inst7
inst[0] => ~NO_FANOUT~
inst[1] => ~NO_FANOUT~
inst[2] => ~NO_FANOUT~
inst[3] => ~NO_FANOUT~
inst[4] => ~NO_FANOUT~
inst[5] => ~NO_FANOUT~
inst[6] => ~NO_FANOUT~
inst[7] => dst[0].DATAIN
inst[8] => dst[1].DATAIN
inst[9] => dst[2].DATAIN
inst[10] => dst[3].DATAIN
inst[11] => dst[4].DATAIN
inst[12] => ~NO_FANOUT~
inst[13] => ~NO_FANOUT~
inst[14] => ~NO_FANOUT~
inst[15] => addr_a[0].DATAIN
inst[16] => addr_a[1].DATAIN
inst[17] => addr_a[2].DATAIN
inst[18] => addr_a[3].DATAIN
inst[19] => addr_a[4].DATAIN
inst[20] => addr_b[0].DATAIN
inst[21] => addr_b[1].DATAIN
inst[22] => addr_b[2].DATAIN
inst[23] => addr_b[3].DATAIN
inst[24] => addr_b[4].DATAIN
inst[25] => ~NO_FANOUT~
inst[26] => ~NO_FANOUT~
inst[27] => ~NO_FANOUT~
inst[28] => ~NO_FANOUT~
inst[29] => ~NO_FANOUT~
inst[30] => ~NO_FANOUT~
inst[31] => ~NO_FANOUT~
dst[0] <= inst[7].DB_MAX_OUTPUT_PORT_TYPE
dst[1] <= inst[8].DB_MAX_OUTPUT_PORT_TYPE
dst[2] <= inst[9].DB_MAX_OUTPUT_PORT_TYPE
dst[3] <= inst[10].DB_MAX_OUTPUT_PORT_TYPE
dst[4] <= inst[11].DB_MAX_OUTPUT_PORT_TYPE
addr_a[0] <= inst[15].DB_MAX_OUTPUT_PORT_TYPE
addr_a[1] <= inst[16].DB_MAX_OUTPUT_PORT_TYPE
addr_a[2] <= inst[17].DB_MAX_OUTPUT_PORT_TYPE
addr_a[3] <= inst[18].DB_MAX_OUTPUT_PORT_TYPE
addr_a[4] <= inst[19].DB_MAX_OUTPUT_PORT_TYPE
addr_b[0] <= inst[20].DB_MAX_OUTPUT_PORT_TYPE
addr_b[1] <= inst[21].DB_MAX_OUTPUT_PORT_TYPE
addr_b[2] <= inst[22].DB_MAX_OUTPUT_PORT_TYPE
addr_b[3] <= inst[23].DB_MAX_OUTPUT_PORT_TYPE
addr_b[4] <= inst[24].DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|data_b_mux:inst23
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|lil_procy|data_b_mux:inst23|lpm_mux:LPM_MUX_component
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|lil_procy|data_b_mux:inst23|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lil_procy|forwarding:inst3
regwrite => always0.IN1
rs1[0] => Equal1.IN4
rs1[1] => Equal1.IN3
rs1[2] => Equal1.IN2
rs1[3] => Equal1.IN1
rs1[4] => Equal1.IN0
rs2[0] => Equal2.IN4
rs2[1] => Equal2.IN3
rs2[2] => Equal2.IN2
rs2[3] => Equal2.IN1
rs2[4] => Equal2.IN0
wb_reg[0] => Equal1.IN9
wb_reg[0] => Equal2.IN9
wb_reg[0] => Equal0.IN31
wb_reg[1] => Equal1.IN8
wb_reg[1] => Equal2.IN8
wb_reg[1] => Equal0.IN30
wb_reg[2] => Equal1.IN7
wb_reg[2] => Equal2.IN7
wb_reg[2] => Equal0.IN29
wb_reg[3] => Equal1.IN6
wb_reg[3] => Equal2.IN6
wb_reg[3] => Equal0.IN28
wb_reg[4] => Equal1.IN5
wb_reg[4] => Equal2.IN5
wb_reg[4] => Equal0.IN27
a_select <= always0.DB_MAX_OUTPUT_PORT_TYPE
b_select <= always0.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|registers:inst6
CLOCK_50 => regs[0][0].CLK
CLOCK_50 => regs[0][1].CLK
CLOCK_50 => regs[0][2].CLK
CLOCK_50 => regs[0][3].CLK
CLOCK_50 => regs[0][4].CLK
CLOCK_50 => regs[0][5].CLK
CLOCK_50 => regs[0][6].CLK
CLOCK_50 => regs[0][7].CLK
CLOCK_50 => regs[0][8].CLK
CLOCK_50 => regs[0][9].CLK
CLOCK_50 => regs[0][10].CLK
CLOCK_50 => regs[0][11].CLK
CLOCK_50 => regs[0][12].CLK
CLOCK_50 => regs[0][13].CLK
CLOCK_50 => regs[0][14].CLK
CLOCK_50 => regs[0][15].CLK
CLOCK_50 => regs[0][16].CLK
CLOCK_50 => regs[0][17].CLK
CLOCK_50 => regs[0][18].CLK
CLOCK_50 => regs[0][19].CLK
CLOCK_50 => regs[0][20].CLK
CLOCK_50 => regs[0][21].CLK
CLOCK_50 => regs[0][22].CLK
CLOCK_50 => regs[0][23].CLK
CLOCK_50 => regs[0][24].CLK
CLOCK_50 => regs[0][25].CLK
CLOCK_50 => regs[0][26].CLK
CLOCK_50 => regs[0][27].CLK
CLOCK_50 => regs[0][28].CLK
CLOCK_50 => regs[0][29].CLK
CLOCK_50 => regs[0][30].CLK
CLOCK_50 => regs[0][31].CLK
CLOCK_50 => regs[1][0].CLK
CLOCK_50 => regs[1][1].CLK
CLOCK_50 => regs[1][2].CLK
CLOCK_50 => regs[1][3].CLK
CLOCK_50 => regs[1][4].CLK
CLOCK_50 => regs[1][5].CLK
CLOCK_50 => regs[1][6].CLK
CLOCK_50 => regs[1][7].CLK
CLOCK_50 => regs[1][8].CLK
CLOCK_50 => regs[1][9].CLK
CLOCK_50 => regs[1][10].CLK
CLOCK_50 => regs[1][11].CLK
CLOCK_50 => regs[1][12].CLK
CLOCK_50 => regs[1][13].CLK
CLOCK_50 => regs[1][14].CLK
CLOCK_50 => regs[1][15].CLK
CLOCK_50 => regs[1][16].CLK
CLOCK_50 => regs[1][17].CLK
CLOCK_50 => regs[1][18].CLK
CLOCK_50 => regs[1][19].CLK
CLOCK_50 => regs[1][20].CLK
CLOCK_50 => regs[1][21].CLK
CLOCK_50 => regs[1][22].CLK
CLOCK_50 => regs[1][23].CLK
CLOCK_50 => regs[1][24].CLK
CLOCK_50 => regs[1][25].CLK
CLOCK_50 => regs[1][26].CLK
CLOCK_50 => regs[1][27].CLK
CLOCK_50 => regs[1][28].CLK
CLOCK_50 => regs[1][29].CLK
CLOCK_50 => regs[1][30].CLK
CLOCK_50 => regs[1][31].CLK
CLOCK_50 => regs[2][0].CLK
CLOCK_50 => regs[2][1].CLK
CLOCK_50 => regs[2][2].CLK
CLOCK_50 => regs[2][3].CLK
CLOCK_50 => regs[2][4].CLK
CLOCK_50 => regs[2][5].CLK
CLOCK_50 => regs[2][6].CLK
CLOCK_50 => regs[2][7].CLK
CLOCK_50 => regs[2][8].CLK
CLOCK_50 => regs[2][9].CLK
CLOCK_50 => regs[2][10].CLK
CLOCK_50 => regs[2][11].CLK
CLOCK_50 => regs[2][12].CLK
CLOCK_50 => regs[2][13].CLK
CLOCK_50 => regs[2][14].CLK
CLOCK_50 => regs[2][15].CLK
CLOCK_50 => regs[2][16].CLK
CLOCK_50 => regs[2][17].CLK
CLOCK_50 => regs[2][18].CLK
CLOCK_50 => regs[2][19].CLK
CLOCK_50 => regs[2][20].CLK
CLOCK_50 => regs[2][21].CLK
CLOCK_50 => regs[2][22].CLK
CLOCK_50 => regs[2][23].CLK
CLOCK_50 => regs[2][24].CLK
CLOCK_50 => regs[2][25].CLK
CLOCK_50 => regs[2][26].CLK
CLOCK_50 => regs[2][27].CLK
CLOCK_50 => regs[2][28].CLK
CLOCK_50 => regs[2][29].CLK
CLOCK_50 => regs[2][30].CLK
CLOCK_50 => regs[2][31].CLK
CLOCK_50 => regs[3][0].CLK
CLOCK_50 => regs[3][1].CLK
CLOCK_50 => regs[3][2].CLK
CLOCK_50 => regs[3][3].CLK
CLOCK_50 => regs[3][4].CLK
CLOCK_50 => regs[3][5].CLK
CLOCK_50 => regs[3][6].CLK
CLOCK_50 => regs[3][7].CLK
CLOCK_50 => regs[3][8].CLK
CLOCK_50 => regs[3][9].CLK
CLOCK_50 => regs[3][10].CLK
CLOCK_50 => regs[3][11].CLK
CLOCK_50 => regs[3][12].CLK
CLOCK_50 => regs[3][13].CLK
CLOCK_50 => regs[3][14].CLK
CLOCK_50 => regs[3][15].CLK
CLOCK_50 => regs[3][16].CLK
CLOCK_50 => regs[3][17].CLK
CLOCK_50 => regs[3][18].CLK
CLOCK_50 => regs[3][19].CLK
CLOCK_50 => regs[3][20].CLK
CLOCK_50 => regs[3][21].CLK
CLOCK_50 => regs[3][22].CLK
CLOCK_50 => regs[3][23].CLK
CLOCK_50 => regs[3][24].CLK
CLOCK_50 => regs[3][25].CLK
CLOCK_50 => regs[3][26].CLK
CLOCK_50 => regs[3][27].CLK
CLOCK_50 => regs[3][28].CLK
CLOCK_50 => regs[3][29].CLK
CLOCK_50 => regs[3][30].CLK
CLOCK_50 => regs[3][31].CLK
CLOCK_50 => regs[4][0].CLK
CLOCK_50 => regs[4][1].CLK
CLOCK_50 => regs[4][2].CLK
CLOCK_50 => regs[4][3].CLK
CLOCK_50 => regs[4][4].CLK
CLOCK_50 => regs[4][5].CLK
CLOCK_50 => regs[4][6].CLK
CLOCK_50 => regs[4][7].CLK
CLOCK_50 => regs[4][8].CLK
CLOCK_50 => regs[4][9].CLK
CLOCK_50 => regs[4][10].CLK
CLOCK_50 => regs[4][11].CLK
CLOCK_50 => regs[4][12].CLK
CLOCK_50 => regs[4][13].CLK
CLOCK_50 => regs[4][14].CLK
CLOCK_50 => regs[4][15].CLK
CLOCK_50 => regs[4][16].CLK
CLOCK_50 => regs[4][17].CLK
CLOCK_50 => regs[4][18].CLK
CLOCK_50 => regs[4][19].CLK
CLOCK_50 => regs[4][20].CLK
CLOCK_50 => regs[4][21].CLK
CLOCK_50 => regs[4][22].CLK
CLOCK_50 => regs[4][23].CLK
CLOCK_50 => regs[4][24].CLK
CLOCK_50 => regs[4][25].CLK
CLOCK_50 => regs[4][26].CLK
CLOCK_50 => regs[4][27].CLK
CLOCK_50 => regs[4][28].CLK
CLOCK_50 => regs[4][29].CLK
CLOCK_50 => regs[4][30].CLK
CLOCK_50 => regs[4][31].CLK
CLOCK_50 => regs[5][0].CLK
CLOCK_50 => regs[5][1].CLK
CLOCK_50 => regs[5][2].CLK
CLOCK_50 => regs[5][3].CLK
CLOCK_50 => regs[5][4].CLK
CLOCK_50 => regs[5][5].CLK
CLOCK_50 => regs[5][6].CLK
CLOCK_50 => regs[5][7].CLK
CLOCK_50 => regs[5][8].CLK
CLOCK_50 => regs[5][9].CLK
CLOCK_50 => regs[5][10].CLK
CLOCK_50 => regs[5][11].CLK
CLOCK_50 => regs[5][12].CLK
CLOCK_50 => regs[5][13].CLK
CLOCK_50 => regs[5][14].CLK
CLOCK_50 => regs[5][15].CLK
CLOCK_50 => regs[5][16].CLK
CLOCK_50 => regs[5][17].CLK
CLOCK_50 => regs[5][18].CLK
CLOCK_50 => regs[5][19].CLK
CLOCK_50 => regs[5][20].CLK
CLOCK_50 => regs[5][21].CLK
CLOCK_50 => regs[5][22].CLK
CLOCK_50 => regs[5][23].CLK
CLOCK_50 => regs[5][24].CLK
CLOCK_50 => regs[5][25].CLK
CLOCK_50 => regs[5][26].CLK
CLOCK_50 => regs[5][27].CLK
CLOCK_50 => regs[5][28].CLK
CLOCK_50 => regs[5][29].CLK
CLOCK_50 => regs[5][30].CLK
CLOCK_50 => regs[5][31].CLK
CLOCK_50 => regs[6][0].CLK
CLOCK_50 => regs[6][1].CLK
CLOCK_50 => regs[6][2].CLK
CLOCK_50 => regs[6][3].CLK
CLOCK_50 => regs[6][4].CLK
CLOCK_50 => regs[6][5].CLK
CLOCK_50 => regs[6][6].CLK
CLOCK_50 => regs[6][7].CLK
CLOCK_50 => regs[6][8].CLK
CLOCK_50 => regs[6][9].CLK
CLOCK_50 => regs[6][10].CLK
CLOCK_50 => regs[6][11].CLK
CLOCK_50 => regs[6][12].CLK
CLOCK_50 => regs[6][13].CLK
CLOCK_50 => regs[6][14].CLK
CLOCK_50 => regs[6][15].CLK
CLOCK_50 => regs[6][16].CLK
CLOCK_50 => regs[6][17].CLK
CLOCK_50 => regs[6][18].CLK
CLOCK_50 => regs[6][19].CLK
CLOCK_50 => regs[6][20].CLK
CLOCK_50 => regs[6][21].CLK
CLOCK_50 => regs[6][22].CLK
CLOCK_50 => regs[6][23].CLK
CLOCK_50 => regs[6][24].CLK
CLOCK_50 => regs[6][25].CLK
CLOCK_50 => regs[6][26].CLK
CLOCK_50 => regs[6][27].CLK
CLOCK_50 => regs[6][28].CLK
CLOCK_50 => regs[6][29].CLK
CLOCK_50 => regs[6][30].CLK
CLOCK_50 => regs[6][31].CLK
CLOCK_50 => regs[7][0].CLK
CLOCK_50 => regs[7][1].CLK
CLOCK_50 => regs[7][2].CLK
CLOCK_50 => regs[7][3].CLK
CLOCK_50 => regs[7][4].CLK
CLOCK_50 => regs[7][5].CLK
CLOCK_50 => regs[7][6].CLK
CLOCK_50 => regs[7][7].CLK
CLOCK_50 => regs[7][8].CLK
CLOCK_50 => regs[7][9].CLK
CLOCK_50 => regs[7][10].CLK
CLOCK_50 => regs[7][11].CLK
CLOCK_50 => regs[7][12].CLK
CLOCK_50 => regs[7][13].CLK
CLOCK_50 => regs[7][14].CLK
CLOCK_50 => regs[7][15].CLK
CLOCK_50 => regs[7][16].CLK
CLOCK_50 => regs[7][17].CLK
CLOCK_50 => regs[7][18].CLK
CLOCK_50 => regs[7][19].CLK
CLOCK_50 => regs[7][20].CLK
CLOCK_50 => regs[7][21].CLK
CLOCK_50 => regs[7][22].CLK
CLOCK_50 => regs[7][23].CLK
CLOCK_50 => regs[7][24].CLK
CLOCK_50 => regs[7][25].CLK
CLOCK_50 => regs[7][26].CLK
CLOCK_50 => regs[7][27].CLK
CLOCK_50 => regs[7][28].CLK
CLOCK_50 => regs[7][29].CLK
CLOCK_50 => regs[7][30].CLK
CLOCK_50 => regs[7][31].CLK
CLOCK_50 => regs[8][0].CLK
CLOCK_50 => regs[8][1].CLK
CLOCK_50 => regs[8][2].CLK
CLOCK_50 => regs[8][3].CLK
CLOCK_50 => regs[8][4].CLK
CLOCK_50 => regs[8][5].CLK
CLOCK_50 => regs[8][6].CLK
CLOCK_50 => regs[8][7].CLK
CLOCK_50 => regs[8][8].CLK
CLOCK_50 => regs[8][9].CLK
CLOCK_50 => regs[8][10].CLK
CLOCK_50 => regs[8][11].CLK
CLOCK_50 => regs[8][12].CLK
CLOCK_50 => regs[8][13].CLK
CLOCK_50 => regs[8][14].CLK
CLOCK_50 => regs[8][15].CLK
CLOCK_50 => regs[8][16].CLK
CLOCK_50 => regs[8][17].CLK
CLOCK_50 => regs[8][18].CLK
CLOCK_50 => regs[8][19].CLK
CLOCK_50 => regs[8][20].CLK
CLOCK_50 => regs[8][21].CLK
CLOCK_50 => regs[8][22].CLK
CLOCK_50 => regs[8][23].CLK
CLOCK_50 => regs[8][24].CLK
CLOCK_50 => regs[8][25].CLK
CLOCK_50 => regs[8][26].CLK
CLOCK_50 => regs[8][27].CLK
CLOCK_50 => regs[8][28].CLK
CLOCK_50 => regs[8][29].CLK
CLOCK_50 => regs[8][30].CLK
CLOCK_50 => regs[8][31].CLK
CLOCK_50 => regs[9][0].CLK
CLOCK_50 => regs[9][1].CLK
CLOCK_50 => regs[9][2].CLK
CLOCK_50 => regs[9][3].CLK
CLOCK_50 => regs[9][4].CLK
CLOCK_50 => regs[9][5].CLK
CLOCK_50 => regs[9][6].CLK
CLOCK_50 => regs[9][7].CLK
CLOCK_50 => regs[9][8].CLK
CLOCK_50 => regs[9][9].CLK
CLOCK_50 => regs[9][10].CLK
CLOCK_50 => regs[9][11].CLK
CLOCK_50 => regs[9][12].CLK
CLOCK_50 => regs[9][13].CLK
CLOCK_50 => regs[9][14].CLK
CLOCK_50 => regs[9][15].CLK
CLOCK_50 => regs[9][16].CLK
CLOCK_50 => regs[9][17].CLK
CLOCK_50 => regs[9][18].CLK
CLOCK_50 => regs[9][19].CLK
CLOCK_50 => regs[9][20].CLK
CLOCK_50 => regs[9][21].CLK
CLOCK_50 => regs[9][22].CLK
CLOCK_50 => regs[9][23].CLK
CLOCK_50 => regs[9][24].CLK
CLOCK_50 => regs[9][25].CLK
CLOCK_50 => regs[9][26].CLK
CLOCK_50 => regs[9][27].CLK
CLOCK_50 => regs[9][28].CLK
CLOCK_50 => regs[9][29].CLK
CLOCK_50 => regs[9][30].CLK
CLOCK_50 => regs[9][31].CLK
CLOCK_50 => regs[10][0].CLK
CLOCK_50 => regs[10][1].CLK
CLOCK_50 => regs[10][2].CLK
CLOCK_50 => regs[10][3].CLK
CLOCK_50 => regs[10][4].CLK
CLOCK_50 => regs[10][5].CLK
CLOCK_50 => regs[10][6].CLK
CLOCK_50 => regs[10][7].CLK
CLOCK_50 => regs[10][8].CLK
CLOCK_50 => regs[10][9].CLK
CLOCK_50 => regs[10][10].CLK
CLOCK_50 => regs[10][11].CLK
CLOCK_50 => regs[10][12].CLK
CLOCK_50 => regs[10][13].CLK
CLOCK_50 => regs[10][14].CLK
CLOCK_50 => regs[10][15].CLK
CLOCK_50 => regs[10][16].CLK
CLOCK_50 => regs[10][17].CLK
CLOCK_50 => regs[10][18].CLK
CLOCK_50 => regs[10][19].CLK
CLOCK_50 => regs[10][20].CLK
CLOCK_50 => regs[10][21].CLK
CLOCK_50 => regs[10][22].CLK
CLOCK_50 => regs[10][23].CLK
CLOCK_50 => regs[10][24].CLK
CLOCK_50 => regs[10][25].CLK
CLOCK_50 => regs[10][26].CLK
CLOCK_50 => regs[10][27].CLK
CLOCK_50 => regs[10][28].CLK
CLOCK_50 => regs[10][29].CLK
CLOCK_50 => regs[10][30].CLK
CLOCK_50 => regs[10][31].CLK
CLOCK_50 => regs[11][0].CLK
CLOCK_50 => regs[11][1].CLK
CLOCK_50 => regs[11][2].CLK
CLOCK_50 => regs[11][3].CLK
CLOCK_50 => regs[11][4].CLK
CLOCK_50 => regs[11][5].CLK
CLOCK_50 => regs[11][6].CLK
CLOCK_50 => regs[11][7].CLK
CLOCK_50 => regs[11][8].CLK
CLOCK_50 => regs[11][9].CLK
CLOCK_50 => regs[11][10].CLK
CLOCK_50 => regs[11][11].CLK
CLOCK_50 => regs[11][12].CLK
CLOCK_50 => regs[11][13].CLK
CLOCK_50 => regs[11][14].CLK
CLOCK_50 => regs[11][15].CLK
CLOCK_50 => regs[11][16].CLK
CLOCK_50 => regs[11][17].CLK
CLOCK_50 => regs[11][18].CLK
CLOCK_50 => regs[11][19].CLK
CLOCK_50 => regs[11][20].CLK
CLOCK_50 => regs[11][21].CLK
CLOCK_50 => regs[11][22].CLK
CLOCK_50 => regs[11][23].CLK
CLOCK_50 => regs[11][24].CLK
CLOCK_50 => regs[11][25].CLK
CLOCK_50 => regs[11][26].CLK
CLOCK_50 => regs[11][27].CLK
CLOCK_50 => regs[11][28].CLK
CLOCK_50 => regs[11][29].CLK
CLOCK_50 => regs[11][30].CLK
CLOCK_50 => regs[11][31].CLK
CLOCK_50 => regs[12][0].CLK
CLOCK_50 => regs[12][1].CLK
CLOCK_50 => regs[12][2].CLK
CLOCK_50 => regs[12][3].CLK
CLOCK_50 => regs[12][4].CLK
CLOCK_50 => regs[12][5].CLK
CLOCK_50 => regs[12][6].CLK
CLOCK_50 => regs[12][7].CLK
CLOCK_50 => regs[12][8].CLK
CLOCK_50 => regs[12][9].CLK
CLOCK_50 => regs[12][10].CLK
CLOCK_50 => regs[12][11].CLK
CLOCK_50 => regs[12][12].CLK
CLOCK_50 => regs[12][13].CLK
CLOCK_50 => regs[12][14].CLK
CLOCK_50 => regs[12][15].CLK
CLOCK_50 => regs[12][16].CLK
CLOCK_50 => regs[12][17].CLK
CLOCK_50 => regs[12][18].CLK
CLOCK_50 => regs[12][19].CLK
CLOCK_50 => regs[12][20].CLK
CLOCK_50 => regs[12][21].CLK
CLOCK_50 => regs[12][22].CLK
CLOCK_50 => regs[12][23].CLK
CLOCK_50 => regs[12][24].CLK
CLOCK_50 => regs[12][25].CLK
CLOCK_50 => regs[12][26].CLK
CLOCK_50 => regs[12][27].CLK
CLOCK_50 => regs[12][28].CLK
CLOCK_50 => regs[12][29].CLK
CLOCK_50 => regs[12][30].CLK
CLOCK_50 => regs[12][31].CLK
CLOCK_50 => regs[13][0].CLK
CLOCK_50 => regs[13][1].CLK
CLOCK_50 => regs[13][2].CLK
CLOCK_50 => regs[13][3].CLK
CLOCK_50 => regs[13][4].CLK
CLOCK_50 => regs[13][5].CLK
CLOCK_50 => regs[13][6].CLK
CLOCK_50 => regs[13][7].CLK
CLOCK_50 => regs[13][8].CLK
CLOCK_50 => regs[13][9].CLK
CLOCK_50 => regs[13][10].CLK
CLOCK_50 => regs[13][11].CLK
CLOCK_50 => regs[13][12].CLK
CLOCK_50 => regs[13][13].CLK
CLOCK_50 => regs[13][14].CLK
CLOCK_50 => regs[13][15].CLK
CLOCK_50 => regs[13][16].CLK
CLOCK_50 => regs[13][17].CLK
CLOCK_50 => regs[13][18].CLK
CLOCK_50 => regs[13][19].CLK
CLOCK_50 => regs[13][20].CLK
CLOCK_50 => regs[13][21].CLK
CLOCK_50 => regs[13][22].CLK
CLOCK_50 => regs[13][23].CLK
CLOCK_50 => regs[13][24].CLK
CLOCK_50 => regs[13][25].CLK
CLOCK_50 => regs[13][26].CLK
CLOCK_50 => regs[13][27].CLK
CLOCK_50 => regs[13][28].CLK
CLOCK_50 => regs[13][29].CLK
CLOCK_50 => regs[13][30].CLK
CLOCK_50 => regs[13][31].CLK
CLOCK_50 => regs[14][0].CLK
CLOCK_50 => regs[14][1].CLK
CLOCK_50 => regs[14][2].CLK
CLOCK_50 => regs[14][3].CLK
CLOCK_50 => regs[14][4].CLK
CLOCK_50 => regs[14][5].CLK
CLOCK_50 => regs[14][6].CLK
CLOCK_50 => regs[14][7].CLK
CLOCK_50 => regs[14][8].CLK
CLOCK_50 => regs[14][9].CLK
CLOCK_50 => regs[14][10].CLK
CLOCK_50 => regs[14][11].CLK
CLOCK_50 => regs[14][12].CLK
CLOCK_50 => regs[14][13].CLK
CLOCK_50 => regs[14][14].CLK
CLOCK_50 => regs[14][15].CLK
CLOCK_50 => regs[14][16].CLK
CLOCK_50 => regs[14][17].CLK
CLOCK_50 => regs[14][18].CLK
CLOCK_50 => regs[14][19].CLK
CLOCK_50 => regs[14][20].CLK
CLOCK_50 => regs[14][21].CLK
CLOCK_50 => regs[14][22].CLK
CLOCK_50 => regs[14][23].CLK
CLOCK_50 => regs[14][24].CLK
CLOCK_50 => regs[14][25].CLK
CLOCK_50 => regs[14][26].CLK
CLOCK_50 => regs[14][27].CLK
CLOCK_50 => regs[14][28].CLK
CLOCK_50 => regs[14][29].CLK
CLOCK_50 => regs[14][30].CLK
CLOCK_50 => regs[14][31].CLK
CLOCK_50 => regs[15][0].CLK
CLOCK_50 => regs[15][1].CLK
CLOCK_50 => regs[15][2].CLK
CLOCK_50 => regs[15][3].CLK
CLOCK_50 => regs[15][4].CLK
CLOCK_50 => regs[15][5].CLK
CLOCK_50 => regs[15][6].CLK
CLOCK_50 => regs[15][7].CLK
CLOCK_50 => regs[15][8].CLK
CLOCK_50 => regs[15][9].CLK
CLOCK_50 => regs[15][10].CLK
CLOCK_50 => regs[15][11].CLK
CLOCK_50 => regs[15][12].CLK
CLOCK_50 => regs[15][13].CLK
CLOCK_50 => regs[15][14].CLK
CLOCK_50 => regs[15][15].CLK
CLOCK_50 => regs[15][16].CLK
CLOCK_50 => regs[15][17].CLK
CLOCK_50 => regs[15][18].CLK
CLOCK_50 => regs[15][19].CLK
CLOCK_50 => regs[15][20].CLK
CLOCK_50 => regs[15][21].CLK
CLOCK_50 => regs[15][22].CLK
CLOCK_50 => regs[15][23].CLK
CLOCK_50 => regs[15][24].CLK
CLOCK_50 => regs[15][25].CLK
CLOCK_50 => regs[15][26].CLK
CLOCK_50 => regs[15][27].CLK
CLOCK_50 => regs[15][28].CLK
CLOCK_50 => regs[15][29].CLK
CLOCK_50 => regs[15][30].CLK
CLOCK_50 => regs[15][31].CLK
CLOCK_50 => regs[16][0].CLK
CLOCK_50 => regs[16][1].CLK
CLOCK_50 => regs[16][2].CLK
CLOCK_50 => regs[16][3].CLK
CLOCK_50 => regs[16][4].CLK
CLOCK_50 => regs[16][5].CLK
CLOCK_50 => regs[16][6].CLK
CLOCK_50 => regs[16][7].CLK
CLOCK_50 => regs[16][8].CLK
CLOCK_50 => regs[16][9].CLK
CLOCK_50 => regs[16][10].CLK
CLOCK_50 => regs[16][11].CLK
CLOCK_50 => regs[16][12].CLK
CLOCK_50 => regs[16][13].CLK
CLOCK_50 => regs[16][14].CLK
CLOCK_50 => regs[16][15].CLK
CLOCK_50 => regs[16][16].CLK
CLOCK_50 => regs[16][17].CLK
CLOCK_50 => regs[16][18].CLK
CLOCK_50 => regs[16][19].CLK
CLOCK_50 => regs[16][20].CLK
CLOCK_50 => regs[16][21].CLK
CLOCK_50 => regs[16][22].CLK
CLOCK_50 => regs[16][23].CLK
CLOCK_50 => regs[16][24].CLK
CLOCK_50 => regs[16][25].CLK
CLOCK_50 => regs[16][26].CLK
CLOCK_50 => regs[16][27].CLK
CLOCK_50 => regs[16][28].CLK
CLOCK_50 => regs[16][29].CLK
CLOCK_50 => regs[16][30].CLK
CLOCK_50 => regs[16][31].CLK
CLOCK_50 => regs[17][0].CLK
CLOCK_50 => regs[17][1].CLK
CLOCK_50 => regs[17][2].CLK
CLOCK_50 => regs[17][3].CLK
CLOCK_50 => regs[17][4].CLK
CLOCK_50 => regs[17][5].CLK
CLOCK_50 => regs[17][6].CLK
CLOCK_50 => regs[17][7].CLK
CLOCK_50 => regs[17][8].CLK
CLOCK_50 => regs[17][9].CLK
CLOCK_50 => regs[17][10].CLK
CLOCK_50 => regs[17][11].CLK
CLOCK_50 => regs[17][12].CLK
CLOCK_50 => regs[17][13].CLK
CLOCK_50 => regs[17][14].CLK
CLOCK_50 => regs[17][15].CLK
CLOCK_50 => regs[17][16].CLK
CLOCK_50 => regs[17][17].CLK
CLOCK_50 => regs[17][18].CLK
CLOCK_50 => regs[17][19].CLK
CLOCK_50 => regs[17][20].CLK
CLOCK_50 => regs[17][21].CLK
CLOCK_50 => regs[17][22].CLK
CLOCK_50 => regs[17][23].CLK
CLOCK_50 => regs[17][24].CLK
CLOCK_50 => regs[17][25].CLK
CLOCK_50 => regs[17][26].CLK
CLOCK_50 => regs[17][27].CLK
CLOCK_50 => regs[17][28].CLK
CLOCK_50 => regs[17][29].CLK
CLOCK_50 => regs[17][30].CLK
CLOCK_50 => regs[17][31].CLK
CLOCK_50 => regs[18][0].CLK
CLOCK_50 => regs[18][1].CLK
CLOCK_50 => regs[18][2].CLK
CLOCK_50 => regs[18][3].CLK
CLOCK_50 => regs[18][4].CLK
CLOCK_50 => regs[18][5].CLK
CLOCK_50 => regs[18][6].CLK
CLOCK_50 => regs[18][7].CLK
CLOCK_50 => regs[18][8].CLK
CLOCK_50 => regs[18][9].CLK
CLOCK_50 => regs[18][10].CLK
CLOCK_50 => regs[18][11].CLK
CLOCK_50 => regs[18][12].CLK
CLOCK_50 => regs[18][13].CLK
CLOCK_50 => regs[18][14].CLK
CLOCK_50 => regs[18][15].CLK
CLOCK_50 => regs[18][16].CLK
CLOCK_50 => regs[18][17].CLK
CLOCK_50 => regs[18][18].CLK
CLOCK_50 => regs[18][19].CLK
CLOCK_50 => regs[18][20].CLK
CLOCK_50 => regs[18][21].CLK
CLOCK_50 => regs[18][22].CLK
CLOCK_50 => regs[18][23].CLK
CLOCK_50 => regs[18][24].CLK
CLOCK_50 => regs[18][25].CLK
CLOCK_50 => regs[18][26].CLK
CLOCK_50 => regs[18][27].CLK
CLOCK_50 => regs[18][28].CLK
CLOCK_50 => regs[18][29].CLK
CLOCK_50 => regs[18][30].CLK
CLOCK_50 => regs[18][31].CLK
CLOCK_50 => regs[19][0].CLK
CLOCK_50 => regs[19][1].CLK
CLOCK_50 => regs[19][2].CLK
CLOCK_50 => regs[19][3].CLK
CLOCK_50 => regs[19][4].CLK
CLOCK_50 => regs[19][5].CLK
CLOCK_50 => regs[19][6].CLK
CLOCK_50 => regs[19][7].CLK
CLOCK_50 => regs[19][8].CLK
CLOCK_50 => regs[19][9].CLK
CLOCK_50 => regs[19][10].CLK
CLOCK_50 => regs[19][11].CLK
CLOCK_50 => regs[19][12].CLK
CLOCK_50 => regs[19][13].CLK
CLOCK_50 => regs[19][14].CLK
CLOCK_50 => regs[19][15].CLK
CLOCK_50 => regs[19][16].CLK
CLOCK_50 => regs[19][17].CLK
CLOCK_50 => regs[19][18].CLK
CLOCK_50 => regs[19][19].CLK
CLOCK_50 => regs[19][20].CLK
CLOCK_50 => regs[19][21].CLK
CLOCK_50 => regs[19][22].CLK
CLOCK_50 => regs[19][23].CLK
CLOCK_50 => regs[19][24].CLK
CLOCK_50 => regs[19][25].CLK
CLOCK_50 => regs[19][26].CLK
CLOCK_50 => regs[19][27].CLK
CLOCK_50 => regs[19][28].CLK
CLOCK_50 => regs[19][29].CLK
CLOCK_50 => regs[19][30].CLK
CLOCK_50 => regs[19][31].CLK
CLOCK_50 => regs[20][0].CLK
CLOCK_50 => regs[20][1].CLK
CLOCK_50 => regs[20][2].CLK
CLOCK_50 => regs[20][3].CLK
CLOCK_50 => regs[20][4].CLK
CLOCK_50 => regs[20][5].CLK
CLOCK_50 => regs[20][6].CLK
CLOCK_50 => regs[20][7].CLK
CLOCK_50 => regs[20][8].CLK
CLOCK_50 => regs[20][9].CLK
CLOCK_50 => regs[20][10].CLK
CLOCK_50 => regs[20][11].CLK
CLOCK_50 => regs[20][12].CLK
CLOCK_50 => regs[20][13].CLK
CLOCK_50 => regs[20][14].CLK
CLOCK_50 => regs[20][15].CLK
CLOCK_50 => regs[20][16].CLK
CLOCK_50 => regs[20][17].CLK
CLOCK_50 => regs[20][18].CLK
CLOCK_50 => regs[20][19].CLK
CLOCK_50 => regs[20][20].CLK
CLOCK_50 => regs[20][21].CLK
CLOCK_50 => regs[20][22].CLK
CLOCK_50 => regs[20][23].CLK
CLOCK_50 => regs[20][24].CLK
CLOCK_50 => regs[20][25].CLK
CLOCK_50 => regs[20][26].CLK
CLOCK_50 => regs[20][27].CLK
CLOCK_50 => regs[20][28].CLK
CLOCK_50 => regs[20][29].CLK
CLOCK_50 => regs[20][30].CLK
CLOCK_50 => regs[20][31].CLK
CLOCK_50 => regs[21][0].CLK
CLOCK_50 => regs[21][1].CLK
CLOCK_50 => regs[21][2].CLK
CLOCK_50 => regs[21][3].CLK
CLOCK_50 => regs[21][4].CLK
CLOCK_50 => regs[21][5].CLK
CLOCK_50 => regs[21][6].CLK
CLOCK_50 => regs[21][7].CLK
CLOCK_50 => regs[21][8].CLK
CLOCK_50 => regs[21][9].CLK
CLOCK_50 => regs[21][10].CLK
CLOCK_50 => regs[21][11].CLK
CLOCK_50 => regs[21][12].CLK
CLOCK_50 => regs[21][13].CLK
CLOCK_50 => regs[21][14].CLK
CLOCK_50 => regs[21][15].CLK
CLOCK_50 => regs[21][16].CLK
CLOCK_50 => regs[21][17].CLK
CLOCK_50 => regs[21][18].CLK
CLOCK_50 => regs[21][19].CLK
CLOCK_50 => regs[21][20].CLK
CLOCK_50 => regs[21][21].CLK
CLOCK_50 => regs[21][22].CLK
CLOCK_50 => regs[21][23].CLK
CLOCK_50 => regs[21][24].CLK
CLOCK_50 => regs[21][25].CLK
CLOCK_50 => regs[21][26].CLK
CLOCK_50 => regs[21][27].CLK
CLOCK_50 => regs[21][28].CLK
CLOCK_50 => regs[21][29].CLK
CLOCK_50 => regs[21][30].CLK
CLOCK_50 => regs[21][31].CLK
CLOCK_50 => regs[22][0].CLK
CLOCK_50 => regs[22][1].CLK
CLOCK_50 => regs[22][2].CLK
CLOCK_50 => regs[22][3].CLK
CLOCK_50 => regs[22][4].CLK
CLOCK_50 => regs[22][5].CLK
CLOCK_50 => regs[22][6].CLK
CLOCK_50 => regs[22][7].CLK
CLOCK_50 => regs[22][8].CLK
CLOCK_50 => regs[22][9].CLK
CLOCK_50 => regs[22][10].CLK
CLOCK_50 => regs[22][11].CLK
CLOCK_50 => regs[22][12].CLK
CLOCK_50 => regs[22][13].CLK
CLOCK_50 => regs[22][14].CLK
CLOCK_50 => regs[22][15].CLK
CLOCK_50 => regs[22][16].CLK
CLOCK_50 => regs[22][17].CLK
CLOCK_50 => regs[22][18].CLK
CLOCK_50 => regs[22][19].CLK
CLOCK_50 => regs[22][20].CLK
CLOCK_50 => regs[22][21].CLK
CLOCK_50 => regs[22][22].CLK
CLOCK_50 => regs[22][23].CLK
CLOCK_50 => regs[22][24].CLK
CLOCK_50 => regs[22][25].CLK
CLOCK_50 => regs[22][26].CLK
CLOCK_50 => regs[22][27].CLK
CLOCK_50 => regs[22][28].CLK
CLOCK_50 => regs[22][29].CLK
CLOCK_50 => regs[22][30].CLK
CLOCK_50 => regs[22][31].CLK
CLOCK_50 => regs[23][0].CLK
CLOCK_50 => regs[23][1].CLK
CLOCK_50 => regs[23][2].CLK
CLOCK_50 => regs[23][3].CLK
CLOCK_50 => regs[23][4].CLK
CLOCK_50 => regs[23][5].CLK
CLOCK_50 => regs[23][6].CLK
CLOCK_50 => regs[23][7].CLK
CLOCK_50 => regs[23][8].CLK
CLOCK_50 => regs[23][9].CLK
CLOCK_50 => regs[23][10].CLK
CLOCK_50 => regs[23][11].CLK
CLOCK_50 => regs[23][12].CLK
CLOCK_50 => regs[23][13].CLK
CLOCK_50 => regs[23][14].CLK
CLOCK_50 => regs[23][15].CLK
CLOCK_50 => regs[23][16].CLK
CLOCK_50 => regs[23][17].CLK
CLOCK_50 => regs[23][18].CLK
CLOCK_50 => regs[23][19].CLK
CLOCK_50 => regs[23][20].CLK
CLOCK_50 => regs[23][21].CLK
CLOCK_50 => regs[23][22].CLK
CLOCK_50 => regs[23][23].CLK
CLOCK_50 => regs[23][24].CLK
CLOCK_50 => regs[23][25].CLK
CLOCK_50 => regs[23][26].CLK
CLOCK_50 => regs[23][27].CLK
CLOCK_50 => regs[23][28].CLK
CLOCK_50 => regs[23][29].CLK
CLOCK_50 => regs[23][30].CLK
CLOCK_50 => regs[23][31].CLK
CLOCK_50 => regs[24][0].CLK
CLOCK_50 => regs[24][1].CLK
CLOCK_50 => regs[24][2].CLK
CLOCK_50 => regs[24][3].CLK
CLOCK_50 => regs[24][4].CLK
CLOCK_50 => regs[24][5].CLK
CLOCK_50 => regs[24][6].CLK
CLOCK_50 => regs[24][7].CLK
CLOCK_50 => regs[24][8].CLK
CLOCK_50 => regs[24][9].CLK
CLOCK_50 => regs[24][10].CLK
CLOCK_50 => regs[24][11].CLK
CLOCK_50 => regs[24][12].CLK
CLOCK_50 => regs[24][13].CLK
CLOCK_50 => regs[24][14].CLK
CLOCK_50 => regs[24][15].CLK
CLOCK_50 => regs[24][16].CLK
CLOCK_50 => regs[24][17].CLK
CLOCK_50 => regs[24][18].CLK
CLOCK_50 => regs[24][19].CLK
CLOCK_50 => regs[24][20].CLK
CLOCK_50 => regs[24][21].CLK
CLOCK_50 => regs[24][22].CLK
CLOCK_50 => regs[24][23].CLK
CLOCK_50 => regs[24][24].CLK
CLOCK_50 => regs[24][25].CLK
CLOCK_50 => regs[24][26].CLK
CLOCK_50 => regs[24][27].CLK
CLOCK_50 => regs[24][28].CLK
CLOCK_50 => regs[24][29].CLK
CLOCK_50 => regs[24][30].CLK
CLOCK_50 => regs[24][31].CLK
CLOCK_50 => regs[25][0].CLK
CLOCK_50 => regs[25][1].CLK
CLOCK_50 => regs[25][2].CLK
CLOCK_50 => regs[25][3].CLK
CLOCK_50 => regs[25][4].CLK
CLOCK_50 => regs[25][5].CLK
CLOCK_50 => regs[25][6].CLK
CLOCK_50 => regs[25][7].CLK
CLOCK_50 => regs[25][8].CLK
CLOCK_50 => regs[25][9].CLK
CLOCK_50 => regs[25][10].CLK
CLOCK_50 => regs[25][11].CLK
CLOCK_50 => regs[25][12].CLK
CLOCK_50 => regs[25][13].CLK
CLOCK_50 => regs[25][14].CLK
CLOCK_50 => regs[25][15].CLK
CLOCK_50 => regs[25][16].CLK
CLOCK_50 => regs[25][17].CLK
CLOCK_50 => regs[25][18].CLK
CLOCK_50 => regs[25][19].CLK
CLOCK_50 => regs[25][20].CLK
CLOCK_50 => regs[25][21].CLK
CLOCK_50 => regs[25][22].CLK
CLOCK_50 => regs[25][23].CLK
CLOCK_50 => regs[25][24].CLK
CLOCK_50 => regs[25][25].CLK
CLOCK_50 => regs[25][26].CLK
CLOCK_50 => regs[25][27].CLK
CLOCK_50 => regs[25][28].CLK
CLOCK_50 => regs[25][29].CLK
CLOCK_50 => regs[25][30].CLK
CLOCK_50 => regs[25][31].CLK
CLOCK_50 => regs[26][0].CLK
CLOCK_50 => regs[26][1].CLK
CLOCK_50 => regs[26][2].CLK
CLOCK_50 => regs[26][3].CLK
CLOCK_50 => regs[26][4].CLK
CLOCK_50 => regs[26][5].CLK
CLOCK_50 => regs[26][6].CLK
CLOCK_50 => regs[26][7].CLK
CLOCK_50 => regs[26][8].CLK
CLOCK_50 => regs[26][9].CLK
CLOCK_50 => regs[26][10].CLK
CLOCK_50 => regs[26][11].CLK
CLOCK_50 => regs[26][12].CLK
CLOCK_50 => regs[26][13].CLK
CLOCK_50 => regs[26][14].CLK
CLOCK_50 => regs[26][15].CLK
CLOCK_50 => regs[26][16].CLK
CLOCK_50 => regs[26][17].CLK
CLOCK_50 => regs[26][18].CLK
CLOCK_50 => regs[26][19].CLK
CLOCK_50 => regs[26][20].CLK
CLOCK_50 => regs[26][21].CLK
CLOCK_50 => regs[26][22].CLK
CLOCK_50 => regs[26][23].CLK
CLOCK_50 => regs[26][24].CLK
CLOCK_50 => regs[26][25].CLK
CLOCK_50 => regs[26][26].CLK
CLOCK_50 => regs[26][27].CLK
CLOCK_50 => regs[26][28].CLK
CLOCK_50 => regs[26][29].CLK
CLOCK_50 => regs[26][30].CLK
CLOCK_50 => regs[26][31].CLK
CLOCK_50 => regs[27][0].CLK
CLOCK_50 => regs[27][1].CLK
CLOCK_50 => regs[27][2].CLK
CLOCK_50 => regs[27][3].CLK
CLOCK_50 => regs[27][4].CLK
CLOCK_50 => regs[27][5].CLK
CLOCK_50 => regs[27][6].CLK
CLOCK_50 => regs[27][7].CLK
CLOCK_50 => regs[27][8].CLK
CLOCK_50 => regs[27][9].CLK
CLOCK_50 => regs[27][10].CLK
CLOCK_50 => regs[27][11].CLK
CLOCK_50 => regs[27][12].CLK
CLOCK_50 => regs[27][13].CLK
CLOCK_50 => regs[27][14].CLK
CLOCK_50 => regs[27][15].CLK
CLOCK_50 => regs[27][16].CLK
CLOCK_50 => regs[27][17].CLK
CLOCK_50 => regs[27][18].CLK
CLOCK_50 => regs[27][19].CLK
CLOCK_50 => regs[27][20].CLK
CLOCK_50 => regs[27][21].CLK
CLOCK_50 => regs[27][22].CLK
CLOCK_50 => regs[27][23].CLK
CLOCK_50 => regs[27][24].CLK
CLOCK_50 => regs[27][25].CLK
CLOCK_50 => regs[27][26].CLK
CLOCK_50 => regs[27][27].CLK
CLOCK_50 => regs[27][28].CLK
CLOCK_50 => regs[27][29].CLK
CLOCK_50 => regs[27][30].CLK
CLOCK_50 => regs[27][31].CLK
CLOCK_50 => regs[28][0].CLK
CLOCK_50 => regs[28][1].CLK
CLOCK_50 => regs[28][2].CLK
CLOCK_50 => regs[28][3].CLK
CLOCK_50 => regs[28][4].CLK
CLOCK_50 => regs[28][5].CLK
CLOCK_50 => regs[28][6].CLK
CLOCK_50 => regs[28][7].CLK
CLOCK_50 => regs[28][8].CLK
CLOCK_50 => regs[28][9].CLK
CLOCK_50 => regs[28][10].CLK
CLOCK_50 => regs[28][11].CLK
CLOCK_50 => regs[28][12].CLK
CLOCK_50 => regs[28][13].CLK
CLOCK_50 => regs[28][14].CLK
CLOCK_50 => regs[28][15].CLK
CLOCK_50 => regs[28][16].CLK
CLOCK_50 => regs[28][17].CLK
CLOCK_50 => regs[28][18].CLK
CLOCK_50 => regs[28][19].CLK
CLOCK_50 => regs[28][20].CLK
CLOCK_50 => regs[28][21].CLK
CLOCK_50 => regs[28][22].CLK
CLOCK_50 => regs[28][23].CLK
CLOCK_50 => regs[28][24].CLK
CLOCK_50 => regs[28][25].CLK
CLOCK_50 => regs[28][26].CLK
CLOCK_50 => regs[28][27].CLK
CLOCK_50 => regs[28][28].CLK
CLOCK_50 => regs[28][29].CLK
CLOCK_50 => regs[28][30].CLK
CLOCK_50 => regs[28][31].CLK
CLOCK_50 => regs[29][0].CLK
CLOCK_50 => regs[29][1].CLK
CLOCK_50 => regs[29][2].CLK
CLOCK_50 => regs[29][3].CLK
CLOCK_50 => regs[29][4].CLK
CLOCK_50 => regs[29][5].CLK
CLOCK_50 => regs[29][6].CLK
CLOCK_50 => regs[29][7].CLK
CLOCK_50 => regs[29][8].CLK
CLOCK_50 => regs[29][9].CLK
CLOCK_50 => regs[29][10].CLK
CLOCK_50 => regs[29][11].CLK
CLOCK_50 => regs[29][12].CLK
CLOCK_50 => regs[29][13].CLK
CLOCK_50 => regs[29][14].CLK
CLOCK_50 => regs[29][15].CLK
CLOCK_50 => regs[29][16].CLK
CLOCK_50 => regs[29][17].CLK
CLOCK_50 => regs[29][18].CLK
CLOCK_50 => regs[29][19].CLK
CLOCK_50 => regs[29][20].CLK
CLOCK_50 => regs[29][21].CLK
CLOCK_50 => regs[29][22].CLK
CLOCK_50 => regs[29][23].CLK
CLOCK_50 => regs[29][24].CLK
CLOCK_50 => regs[29][25].CLK
CLOCK_50 => regs[29][26].CLK
CLOCK_50 => regs[29][27].CLK
CLOCK_50 => regs[29][28].CLK
CLOCK_50 => regs[29][29].CLK
CLOCK_50 => regs[29][30].CLK
CLOCK_50 => regs[29][31].CLK
CLOCK_50 => regs[30][0].CLK
CLOCK_50 => regs[30][1].CLK
CLOCK_50 => regs[30][2].CLK
CLOCK_50 => regs[30][3].CLK
CLOCK_50 => regs[30][4].CLK
CLOCK_50 => regs[30][5].CLK
CLOCK_50 => regs[30][6].CLK
CLOCK_50 => regs[30][7].CLK
CLOCK_50 => regs[30][8].CLK
CLOCK_50 => regs[30][9].CLK
CLOCK_50 => regs[30][10].CLK
CLOCK_50 => regs[30][11].CLK
CLOCK_50 => regs[30][12].CLK
CLOCK_50 => regs[30][13].CLK
CLOCK_50 => regs[30][14].CLK
CLOCK_50 => regs[30][15].CLK
CLOCK_50 => regs[30][16].CLK
CLOCK_50 => regs[30][17].CLK
CLOCK_50 => regs[30][18].CLK
CLOCK_50 => regs[30][19].CLK
CLOCK_50 => regs[30][20].CLK
CLOCK_50 => regs[30][21].CLK
CLOCK_50 => regs[30][22].CLK
CLOCK_50 => regs[30][23].CLK
CLOCK_50 => regs[30][24].CLK
CLOCK_50 => regs[30][25].CLK
CLOCK_50 => regs[30][26].CLK
CLOCK_50 => regs[30][27].CLK
CLOCK_50 => regs[30][28].CLK
CLOCK_50 => regs[30][29].CLK
CLOCK_50 => regs[30][30].CLK
CLOCK_50 => regs[30][31].CLK
CLOCK_50 => regs[31][0].CLK
CLOCK_50 => regs[31][1].CLK
CLOCK_50 => regs[31][2].CLK
CLOCK_50 => regs[31][3].CLK
CLOCK_50 => regs[31][4].CLK
CLOCK_50 => regs[31][5].CLK
CLOCK_50 => regs[31][6].CLK
CLOCK_50 => regs[31][7].CLK
CLOCK_50 => regs[31][8].CLK
CLOCK_50 => regs[31][9].CLK
CLOCK_50 => regs[31][10].CLK
CLOCK_50 => regs[31][11].CLK
CLOCK_50 => regs[31][12].CLK
CLOCK_50 => regs[31][13].CLK
CLOCK_50 => regs[31][14].CLK
CLOCK_50 => regs[31][15].CLK
CLOCK_50 => regs[31][16].CLK
CLOCK_50 => regs[31][17].CLK
CLOCK_50 => regs[31][18].CLK
CLOCK_50 => regs[31][19].CLK
CLOCK_50 => regs[31][20].CLK
CLOCK_50 => regs[31][21].CLK
CLOCK_50 => regs[31][22].CLK
CLOCK_50 => regs[31][23].CLK
CLOCK_50 => regs[31][24].CLK
CLOCK_50 => regs[31][25].CLK
CLOCK_50 => regs[31][26].CLK
CLOCK_50 => regs[31][27].CLK
CLOCK_50 => regs[31][28].CLK
CLOCK_50 => regs[31][29].CLK
CLOCK_50 => regs[31][30].CLK
CLOCK_50 => regs[31][31].CLK
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[0] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[1] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[2] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[3] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[4] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[5] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[6] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[7] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[8] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[9] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[10] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[11] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[12] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[13] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[14] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[15] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[16] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[17] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[18] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[19] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[20] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[21] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[22] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[23] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[24] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[25] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[26] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[27] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[28] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[29] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[30] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
wb[31] => regs.DATAB
addr_a[0] => Mux0.IN4
addr_a[0] => Mux1.IN4
addr_a[0] => Mux2.IN4
addr_a[0] => Mux3.IN4
addr_a[0] => Mux4.IN4
addr_a[0] => Mux5.IN4
addr_a[0] => Mux6.IN4
addr_a[0] => Mux7.IN4
addr_a[0] => Mux8.IN4
addr_a[0] => Mux9.IN4
addr_a[0] => Mux10.IN4
addr_a[0] => Mux11.IN4
addr_a[0] => Mux12.IN4
addr_a[0] => Mux13.IN4
addr_a[0] => Mux14.IN4
addr_a[0] => Mux15.IN4
addr_a[0] => Mux16.IN4
addr_a[0] => Mux17.IN4
addr_a[0] => Mux18.IN4
addr_a[0] => Mux19.IN4
addr_a[0] => Mux20.IN4
addr_a[0] => Mux21.IN4
addr_a[0] => Mux22.IN4
addr_a[0] => Mux23.IN4
addr_a[0] => Mux24.IN4
addr_a[0] => Mux25.IN4
addr_a[0] => Mux26.IN4
addr_a[0] => Mux27.IN4
addr_a[0] => Mux28.IN4
addr_a[0] => Mux29.IN4
addr_a[0] => Mux30.IN4
addr_a[0] => Mux31.IN4
addr_a[1] => Mux0.IN3
addr_a[1] => Mux1.IN3
addr_a[1] => Mux2.IN3
addr_a[1] => Mux3.IN3
addr_a[1] => Mux4.IN3
addr_a[1] => Mux5.IN3
addr_a[1] => Mux6.IN3
addr_a[1] => Mux7.IN3
addr_a[1] => Mux8.IN3
addr_a[1] => Mux9.IN3
addr_a[1] => Mux10.IN3
addr_a[1] => Mux11.IN3
addr_a[1] => Mux12.IN3
addr_a[1] => Mux13.IN3
addr_a[1] => Mux14.IN3
addr_a[1] => Mux15.IN3
addr_a[1] => Mux16.IN3
addr_a[1] => Mux17.IN3
addr_a[1] => Mux18.IN3
addr_a[1] => Mux19.IN3
addr_a[1] => Mux20.IN3
addr_a[1] => Mux21.IN3
addr_a[1] => Mux22.IN3
addr_a[1] => Mux23.IN3
addr_a[1] => Mux24.IN3
addr_a[1] => Mux25.IN3
addr_a[1] => Mux26.IN3
addr_a[1] => Mux27.IN3
addr_a[1] => Mux28.IN3
addr_a[1] => Mux29.IN3
addr_a[1] => Mux30.IN3
addr_a[1] => Mux31.IN3
addr_a[2] => Mux0.IN2
addr_a[2] => Mux1.IN2
addr_a[2] => Mux2.IN2
addr_a[2] => Mux3.IN2
addr_a[2] => Mux4.IN2
addr_a[2] => Mux5.IN2
addr_a[2] => Mux6.IN2
addr_a[2] => Mux7.IN2
addr_a[2] => Mux8.IN2
addr_a[2] => Mux9.IN2
addr_a[2] => Mux10.IN2
addr_a[2] => Mux11.IN2
addr_a[2] => Mux12.IN2
addr_a[2] => Mux13.IN2
addr_a[2] => Mux14.IN2
addr_a[2] => Mux15.IN2
addr_a[2] => Mux16.IN2
addr_a[2] => Mux17.IN2
addr_a[2] => Mux18.IN2
addr_a[2] => Mux19.IN2
addr_a[2] => Mux20.IN2
addr_a[2] => Mux21.IN2
addr_a[2] => Mux22.IN2
addr_a[2] => Mux23.IN2
addr_a[2] => Mux24.IN2
addr_a[2] => Mux25.IN2
addr_a[2] => Mux26.IN2
addr_a[2] => Mux27.IN2
addr_a[2] => Mux28.IN2
addr_a[2] => Mux29.IN2
addr_a[2] => Mux30.IN2
addr_a[2] => Mux31.IN2
addr_a[3] => Mux0.IN1
addr_a[3] => Mux1.IN1
addr_a[3] => Mux2.IN1
addr_a[3] => Mux3.IN1
addr_a[3] => Mux4.IN1
addr_a[3] => Mux5.IN1
addr_a[3] => Mux6.IN1
addr_a[3] => Mux7.IN1
addr_a[3] => Mux8.IN1
addr_a[3] => Mux9.IN1
addr_a[3] => Mux10.IN1
addr_a[3] => Mux11.IN1
addr_a[3] => Mux12.IN1
addr_a[3] => Mux13.IN1
addr_a[3] => Mux14.IN1
addr_a[3] => Mux15.IN1
addr_a[3] => Mux16.IN1
addr_a[3] => Mux17.IN1
addr_a[3] => Mux18.IN1
addr_a[3] => Mux19.IN1
addr_a[3] => Mux20.IN1
addr_a[3] => Mux21.IN1
addr_a[3] => Mux22.IN1
addr_a[3] => Mux23.IN1
addr_a[3] => Mux24.IN1
addr_a[3] => Mux25.IN1
addr_a[3] => Mux26.IN1
addr_a[3] => Mux27.IN1
addr_a[3] => Mux28.IN1
addr_a[3] => Mux29.IN1
addr_a[3] => Mux30.IN1
addr_a[3] => Mux31.IN1
addr_a[4] => Mux0.IN0
addr_a[4] => Mux1.IN0
addr_a[4] => Mux2.IN0
addr_a[4] => Mux3.IN0
addr_a[4] => Mux4.IN0
addr_a[4] => Mux5.IN0
addr_a[4] => Mux6.IN0
addr_a[4] => Mux7.IN0
addr_a[4] => Mux8.IN0
addr_a[4] => Mux9.IN0
addr_a[4] => Mux10.IN0
addr_a[4] => Mux11.IN0
addr_a[4] => Mux12.IN0
addr_a[4] => Mux13.IN0
addr_a[4] => Mux14.IN0
addr_a[4] => Mux15.IN0
addr_a[4] => Mux16.IN0
addr_a[4] => Mux17.IN0
addr_a[4] => Mux18.IN0
addr_a[4] => Mux19.IN0
addr_a[4] => Mux20.IN0
addr_a[4] => Mux21.IN0
addr_a[4] => Mux22.IN0
addr_a[4] => Mux23.IN0
addr_a[4] => Mux24.IN0
addr_a[4] => Mux25.IN0
addr_a[4] => Mux26.IN0
addr_a[4] => Mux27.IN0
addr_a[4] => Mux28.IN0
addr_a[4] => Mux29.IN0
addr_a[4] => Mux30.IN0
addr_a[4] => Mux31.IN0
addr_b[0] => Mux32.IN4
addr_b[0] => Mux33.IN4
addr_b[0] => Mux34.IN4
addr_b[0] => Mux35.IN4
addr_b[0] => Mux36.IN4
addr_b[0] => Mux37.IN4
addr_b[0] => Mux38.IN4
addr_b[0] => Mux39.IN4
addr_b[0] => Mux40.IN4
addr_b[0] => Mux41.IN4
addr_b[0] => Mux42.IN4
addr_b[0] => Mux43.IN4
addr_b[0] => Mux44.IN4
addr_b[0] => Mux45.IN4
addr_b[0] => Mux46.IN4
addr_b[0] => Mux47.IN4
addr_b[0] => Mux48.IN4
addr_b[0] => Mux49.IN4
addr_b[0] => Mux50.IN4
addr_b[0] => Mux51.IN4
addr_b[0] => Mux52.IN4
addr_b[0] => Mux53.IN4
addr_b[0] => Mux54.IN4
addr_b[0] => Mux55.IN4
addr_b[0] => Mux56.IN4
addr_b[0] => Mux57.IN4
addr_b[0] => Mux58.IN4
addr_b[0] => Mux59.IN4
addr_b[0] => Mux60.IN4
addr_b[0] => Mux61.IN4
addr_b[0] => Mux62.IN4
addr_b[0] => Mux63.IN4
addr_b[1] => Mux32.IN3
addr_b[1] => Mux33.IN3
addr_b[1] => Mux34.IN3
addr_b[1] => Mux35.IN3
addr_b[1] => Mux36.IN3
addr_b[1] => Mux37.IN3
addr_b[1] => Mux38.IN3
addr_b[1] => Mux39.IN3
addr_b[1] => Mux40.IN3
addr_b[1] => Mux41.IN3
addr_b[1] => Mux42.IN3
addr_b[1] => Mux43.IN3
addr_b[1] => Mux44.IN3
addr_b[1] => Mux45.IN3
addr_b[1] => Mux46.IN3
addr_b[1] => Mux47.IN3
addr_b[1] => Mux48.IN3
addr_b[1] => Mux49.IN3
addr_b[1] => Mux50.IN3
addr_b[1] => Mux51.IN3
addr_b[1] => Mux52.IN3
addr_b[1] => Mux53.IN3
addr_b[1] => Mux54.IN3
addr_b[1] => Mux55.IN3
addr_b[1] => Mux56.IN3
addr_b[1] => Mux57.IN3
addr_b[1] => Mux58.IN3
addr_b[1] => Mux59.IN3
addr_b[1] => Mux60.IN3
addr_b[1] => Mux61.IN3
addr_b[1] => Mux62.IN3
addr_b[1] => Mux63.IN3
addr_b[2] => Mux32.IN2
addr_b[2] => Mux33.IN2
addr_b[2] => Mux34.IN2
addr_b[2] => Mux35.IN2
addr_b[2] => Mux36.IN2
addr_b[2] => Mux37.IN2
addr_b[2] => Mux38.IN2
addr_b[2] => Mux39.IN2
addr_b[2] => Mux40.IN2
addr_b[2] => Mux41.IN2
addr_b[2] => Mux42.IN2
addr_b[2] => Mux43.IN2
addr_b[2] => Mux44.IN2
addr_b[2] => Mux45.IN2
addr_b[2] => Mux46.IN2
addr_b[2] => Mux47.IN2
addr_b[2] => Mux48.IN2
addr_b[2] => Mux49.IN2
addr_b[2] => Mux50.IN2
addr_b[2] => Mux51.IN2
addr_b[2] => Mux52.IN2
addr_b[2] => Mux53.IN2
addr_b[2] => Mux54.IN2
addr_b[2] => Mux55.IN2
addr_b[2] => Mux56.IN2
addr_b[2] => Mux57.IN2
addr_b[2] => Mux58.IN2
addr_b[2] => Mux59.IN2
addr_b[2] => Mux60.IN2
addr_b[2] => Mux61.IN2
addr_b[2] => Mux62.IN2
addr_b[2] => Mux63.IN2
addr_b[3] => Mux32.IN1
addr_b[3] => Mux33.IN1
addr_b[3] => Mux34.IN1
addr_b[3] => Mux35.IN1
addr_b[3] => Mux36.IN1
addr_b[3] => Mux37.IN1
addr_b[3] => Mux38.IN1
addr_b[3] => Mux39.IN1
addr_b[3] => Mux40.IN1
addr_b[3] => Mux41.IN1
addr_b[3] => Mux42.IN1
addr_b[3] => Mux43.IN1
addr_b[3] => Mux44.IN1
addr_b[3] => Mux45.IN1
addr_b[3] => Mux46.IN1
addr_b[3] => Mux47.IN1
addr_b[3] => Mux48.IN1
addr_b[3] => Mux49.IN1
addr_b[3] => Mux50.IN1
addr_b[3] => Mux51.IN1
addr_b[3] => Mux52.IN1
addr_b[3] => Mux53.IN1
addr_b[3] => Mux54.IN1
addr_b[3] => Mux55.IN1
addr_b[3] => Mux56.IN1
addr_b[3] => Mux57.IN1
addr_b[3] => Mux58.IN1
addr_b[3] => Mux59.IN1
addr_b[3] => Mux60.IN1
addr_b[3] => Mux61.IN1
addr_b[3] => Mux62.IN1
addr_b[3] => Mux63.IN1
addr_b[4] => Mux32.IN0
addr_b[4] => Mux33.IN0
addr_b[4] => Mux34.IN0
addr_b[4] => Mux35.IN0
addr_b[4] => Mux36.IN0
addr_b[4] => Mux37.IN0
addr_b[4] => Mux38.IN0
addr_b[4] => Mux39.IN0
addr_b[4] => Mux40.IN0
addr_b[4] => Mux41.IN0
addr_b[4] => Mux42.IN0
addr_b[4] => Mux43.IN0
addr_b[4] => Mux44.IN0
addr_b[4] => Mux45.IN0
addr_b[4] => Mux46.IN0
addr_b[4] => Mux47.IN0
addr_b[4] => Mux48.IN0
addr_b[4] => Mux49.IN0
addr_b[4] => Mux50.IN0
addr_b[4] => Mux51.IN0
addr_b[4] => Mux52.IN0
addr_b[4] => Mux53.IN0
addr_b[4] => Mux54.IN0
addr_b[4] => Mux55.IN0
addr_b[4] => Mux56.IN0
addr_b[4] => Mux57.IN0
addr_b[4] => Mux58.IN0
addr_b[4] => Mux59.IN0
addr_b[4] => Mux60.IN0
addr_b[4] => Mux61.IN0
addr_b[4] => Mux62.IN0
addr_b[4] => Mux63.IN0
dst[0] => Decoder0.IN4
dst[0] => Equal0.IN31
dst[1] => Decoder0.IN3
dst[1] => Equal0.IN30
dst[2] => Decoder0.IN2
dst[2] => Equal0.IN29
dst[3] => Decoder0.IN1
dst[3] => Equal0.IN28
dst[4] => Decoder0.IN0
dst[4] => Equal0.IN27
data_a[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
data_a[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
data_a[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
data_a[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
data_a[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
data_a[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
data_a[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
data_a[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
data_a[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
data_a[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
data_a[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
data_a[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
data_a[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
data_a[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
data_a[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
data_a[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
data_a[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
data_a[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
data_a[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
data_a[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
data_a[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_a[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_a[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_a[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_a[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_a[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_a[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_a[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_a[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_a[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_a[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_a[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
data_b[0] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
data_b[1] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
data_b[2] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
data_b[3] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
data_b[4] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
data_b[5] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
data_b[6] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
data_b[7] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
data_b[8] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
data_b[9] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
data_b[10] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
data_b[11] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
data_b[12] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
data_b[13] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
data_b[14] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
data_b[15] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
data_b[16] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
data_b[17] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
data_b[18] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
data_b[19] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
data_b[20] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
data_b[21] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
data_b[22] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
data_b[23] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
data_b[24] <= Mux39.DB_MAX_OUTPUT_PORT_TYPE
data_b[25] <= Mux38.DB_MAX_OUTPUT_PORT_TYPE
data_b[26] <= Mux37.DB_MAX_OUTPUT_PORT_TYPE
data_b[27] <= Mux36.DB_MAX_OUTPUT_PORT_TYPE
data_b[28] <= Mux35.DB_MAX_OUTPUT_PORT_TYPE
data_b[29] <= Mux34.DB_MAX_OUTPUT_PORT_TYPE
data_b[30] <= Mux33.DB_MAX_OUTPUT_PORT_TYPE
data_b[31] <= Mux32.DB_MAX_OUTPUT_PORT_TYPE
reg_write => always0.IN1


|lil_procy|wb_mux:inst15
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
data2x[0] => sub_wire2[64].IN1
data2x[1] => sub_wire2[65].IN1
data2x[2] => sub_wire2[66].IN1
data2x[3] => sub_wire2[67].IN1
data2x[4] => sub_wire2[68].IN1
data2x[5] => sub_wire2[69].IN1
data2x[6] => sub_wire2[70].IN1
data2x[7] => sub_wire2[71].IN1
data2x[8] => sub_wire2[72].IN1
data2x[9] => sub_wire2[73].IN1
data2x[10] => sub_wire2[74].IN1
data2x[11] => sub_wire2[75].IN1
data2x[12] => sub_wire2[76].IN1
data2x[13] => sub_wire2[77].IN1
data2x[14] => sub_wire2[78].IN1
data2x[15] => sub_wire2[79].IN1
data2x[16] => sub_wire2[80].IN1
data2x[17] => sub_wire2[81].IN1
data2x[18] => sub_wire2[82].IN1
data2x[19] => sub_wire2[83].IN1
data2x[20] => sub_wire2[84].IN1
data2x[21] => sub_wire2[85].IN1
data2x[22] => sub_wire2[86].IN1
data2x[23] => sub_wire2[87].IN1
data2x[24] => sub_wire2[88].IN1
data2x[25] => sub_wire2[89].IN1
data2x[26] => sub_wire2[90].IN1
data2x[27] => sub_wire2[91].IN1
data2x[28] => sub_wire2[92].IN1
data2x[29] => sub_wire2[93].IN1
data2x[30] => sub_wire2[94].IN1
data2x[31] => sub_wire2[95].IN1
sel[0] => sel[0].IN1
sel[1] => sel[1].IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|lil_procy|wb_mux:inst15|lpm_mux:LPM_MUX_component
data[0][0] => mux_boc:auto_generated.data[0]
data[0][1] => mux_boc:auto_generated.data[1]
data[0][2] => mux_boc:auto_generated.data[2]
data[0][3] => mux_boc:auto_generated.data[3]
data[0][4] => mux_boc:auto_generated.data[4]
data[0][5] => mux_boc:auto_generated.data[5]
data[0][6] => mux_boc:auto_generated.data[6]
data[0][7] => mux_boc:auto_generated.data[7]
data[0][8] => mux_boc:auto_generated.data[8]
data[0][9] => mux_boc:auto_generated.data[9]
data[0][10] => mux_boc:auto_generated.data[10]
data[0][11] => mux_boc:auto_generated.data[11]
data[0][12] => mux_boc:auto_generated.data[12]
data[0][13] => mux_boc:auto_generated.data[13]
data[0][14] => mux_boc:auto_generated.data[14]
data[0][15] => mux_boc:auto_generated.data[15]
data[0][16] => mux_boc:auto_generated.data[16]
data[0][17] => mux_boc:auto_generated.data[17]
data[0][18] => mux_boc:auto_generated.data[18]
data[0][19] => mux_boc:auto_generated.data[19]
data[0][20] => mux_boc:auto_generated.data[20]
data[0][21] => mux_boc:auto_generated.data[21]
data[0][22] => mux_boc:auto_generated.data[22]
data[0][23] => mux_boc:auto_generated.data[23]
data[0][24] => mux_boc:auto_generated.data[24]
data[0][25] => mux_boc:auto_generated.data[25]
data[0][26] => mux_boc:auto_generated.data[26]
data[0][27] => mux_boc:auto_generated.data[27]
data[0][28] => mux_boc:auto_generated.data[28]
data[0][29] => mux_boc:auto_generated.data[29]
data[0][30] => mux_boc:auto_generated.data[30]
data[0][31] => mux_boc:auto_generated.data[31]
data[1][0] => mux_boc:auto_generated.data[32]
data[1][1] => mux_boc:auto_generated.data[33]
data[1][2] => mux_boc:auto_generated.data[34]
data[1][3] => mux_boc:auto_generated.data[35]
data[1][4] => mux_boc:auto_generated.data[36]
data[1][5] => mux_boc:auto_generated.data[37]
data[1][6] => mux_boc:auto_generated.data[38]
data[1][7] => mux_boc:auto_generated.data[39]
data[1][8] => mux_boc:auto_generated.data[40]
data[1][9] => mux_boc:auto_generated.data[41]
data[1][10] => mux_boc:auto_generated.data[42]
data[1][11] => mux_boc:auto_generated.data[43]
data[1][12] => mux_boc:auto_generated.data[44]
data[1][13] => mux_boc:auto_generated.data[45]
data[1][14] => mux_boc:auto_generated.data[46]
data[1][15] => mux_boc:auto_generated.data[47]
data[1][16] => mux_boc:auto_generated.data[48]
data[1][17] => mux_boc:auto_generated.data[49]
data[1][18] => mux_boc:auto_generated.data[50]
data[1][19] => mux_boc:auto_generated.data[51]
data[1][20] => mux_boc:auto_generated.data[52]
data[1][21] => mux_boc:auto_generated.data[53]
data[1][22] => mux_boc:auto_generated.data[54]
data[1][23] => mux_boc:auto_generated.data[55]
data[1][24] => mux_boc:auto_generated.data[56]
data[1][25] => mux_boc:auto_generated.data[57]
data[1][26] => mux_boc:auto_generated.data[58]
data[1][27] => mux_boc:auto_generated.data[59]
data[1][28] => mux_boc:auto_generated.data[60]
data[1][29] => mux_boc:auto_generated.data[61]
data[1][30] => mux_boc:auto_generated.data[62]
data[1][31] => mux_boc:auto_generated.data[63]
data[2][0] => mux_boc:auto_generated.data[64]
data[2][1] => mux_boc:auto_generated.data[65]
data[2][2] => mux_boc:auto_generated.data[66]
data[2][3] => mux_boc:auto_generated.data[67]
data[2][4] => mux_boc:auto_generated.data[68]
data[2][5] => mux_boc:auto_generated.data[69]
data[2][6] => mux_boc:auto_generated.data[70]
data[2][7] => mux_boc:auto_generated.data[71]
data[2][8] => mux_boc:auto_generated.data[72]
data[2][9] => mux_boc:auto_generated.data[73]
data[2][10] => mux_boc:auto_generated.data[74]
data[2][11] => mux_boc:auto_generated.data[75]
data[2][12] => mux_boc:auto_generated.data[76]
data[2][13] => mux_boc:auto_generated.data[77]
data[2][14] => mux_boc:auto_generated.data[78]
data[2][15] => mux_boc:auto_generated.data[79]
data[2][16] => mux_boc:auto_generated.data[80]
data[2][17] => mux_boc:auto_generated.data[81]
data[2][18] => mux_boc:auto_generated.data[82]
data[2][19] => mux_boc:auto_generated.data[83]
data[2][20] => mux_boc:auto_generated.data[84]
data[2][21] => mux_boc:auto_generated.data[85]
data[2][22] => mux_boc:auto_generated.data[86]
data[2][23] => mux_boc:auto_generated.data[87]
data[2][24] => mux_boc:auto_generated.data[88]
data[2][25] => mux_boc:auto_generated.data[89]
data[2][26] => mux_boc:auto_generated.data[90]
data[2][27] => mux_boc:auto_generated.data[91]
data[2][28] => mux_boc:auto_generated.data[92]
data[2][29] => mux_boc:auto_generated.data[93]
data[2][30] => mux_boc:auto_generated.data[94]
data[2][31] => mux_boc:auto_generated.data[95]
sel[0] => mux_boc:auto_generated.sel[0]
sel[1] => mux_boc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_boc:auto_generated.result[0]
result[1] <= mux_boc:auto_generated.result[1]
result[2] <= mux_boc:auto_generated.result[2]
result[3] <= mux_boc:auto_generated.result[3]
result[4] <= mux_boc:auto_generated.result[4]
result[5] <= mux_boc:auto_generated.result[5]
result[6] <= mux_boc:auto_generated.result[6]
result[7] <= mux_boc:auto_generated.result[7]
result[8] <= mux_boc:auto_generated.result[8]
result[9] <= mux_boc:auto_generated.result[9]
result[10] <= mux_boc:auto_generated.result[10]
result[11] <= mux_boc:auto_generated.result[11]
result[12] <= mux_boc:auto_generated.result[12]
result[13] <= mux_boc:auto_generated.result[13]
result[14] <= mux_boc:auto_generated.result[14]
result[15] <= mux_boc:auto_generated.result[15]
result[16] <= mux_boc:auto_generated.result[16]
result[17] <= mux_boc:auto_generated.result[17]
result[18] <= mux_boc:auto_generated.result[18]
result[19] <= mux_boc:auto_generated.result[19]
result[20] <= mux_boc:auto_generated.result[20]
result[21] <= mux_boc:auto_generated.result[21]
result[22] <= mux_boc:auto_generated.result[22]
result[23] <= mux_boc:auto_generated.result[23]
result[24] <= mux_boc:auto_generated.result[24]
result[25] <= mux_boc:auto_generated.result[25]
result[26] <= mux_boc:auto_generated.result[26]
result[27] <= mux_boc:auto_generated.result[27]
result[28] <= mux_boc:auto_generated.result[28]
result[29] <= mux_boc:auto_generated.result[29]
result[30] <= mux_boc:auto_generated.result[30]
result[31] <= mux_boc:auto_generated.result[31]


|lil_procy|wb_mux:inst15|lpm_mux:LPM_MUX_component|mux_boc:auto_generated
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data0_wire[3].IN0
data[4] => data0_wire[4].IN0
data[5] => data0_wire[5].IN0
data[6] => data0_wire[6].IN0
data[7] => data0_wire[7].IN0
data[8] => data0_wire[8].IN0
data[9] => data0_wire[9].IN0
data[10] => data0_wire[10].IN0
data[11] => data0_wire[11].IN0
data[12] => data0_wire[12].IN0
data[13] => data0_wire[13].IN0
data[14] => data0_wire[14].IN0
data[15] => data0_wire[15].IN0
data[16] => data0_wire[16].IN0
data[17] => data0_wire[17].IN0
data[18] => data0_wire[18].IN0
data[19] => data0_wire[19].IN0
data[20] => data0_wire[20].IN0
data[21] => data0_wire[21].IN0
data[22] => data0_wire[22].IN0
data[23] => data0_wire[23].IN0
data[24] => data0_wire[24].IN0
data[25] => data0_wire[25].IN0
data[26] => data0_wire[26].IN0
data[27] => data0_wire[27].IN0
data[28] => data0_wire[28].IN0
data[29] => data0_wire[29].IN0
data[30] => data0_wire[30].IN0
data[31] => data0_wire[31].IN0
data[32] => data1_wire[0].IN0
data[33] => data1_wire[1].IN0
data[34] => data1_wire[2].IN0
data[35] => data1_wire[3].IN0
data[36] => data1_wire[4].IN0
data[37] => data1_wire[5].IN0
data[38] => data1_wire[6].IN0
data[39] => data1_wire[7].IN0
data[40] => data1_wire[8].IN0
data[41] => data1_wire[9].IN0
data[42] => data1_wire[10].IN0
data[43] => data1_wire[11].IN0
data[44] => data1_wire[12].IN0
data[45] => data1_wire[13].IN0
data[46] => data1_wire[14].IN0
data[47] => data1_wire[15].IN0
data[48] => data1_wire[16].IN0
data[49] => data1_wire[17].IN0
data[50] => data1_wire[18].IN0
data[51] => data1_wire[19].IN0
data[52] => data1_wire[20].IN0
data[53] => data1_wire[21].IN0
data[54] => data1_wire[22].IN0
data[55] => data1_wire[23].IN0
data[56] => data1_wire[24].IN0
data[57] => data1_wire[25].IN0
data[58] => data1_wire[26].IN0
data[59] => data1_wire[27].IN0
data[60] => data1_wire[28].IN0
data[61] => data1_wire[29].IN0
data[62] => data1_wire[30].IN0
data[63] => data1_wire[31].IN0
data[64] => data2_wire[0].IN0
data[65] => data2_wire[1].IN0
data[66] => data2_wire[2].IN0
data[67] => data2_wire[3].IN0
data[68] => data2_wire[4].IN0
data[69] => data2_wire[5].IN0
data[70] => data2_wire[6].IN0
data[71] => data2_wire[7].IN0
data[72] => data2_wire[8].IN0
data[73] => data2_wire[9].IN0
data[74] => data2_wire[10].IN0
data[75] => data2_wire[11].IN0
data[76] => data2_wire[12].IN0
data[77] => data2_wire[13].IN0
data[78] => data2_wire[14].IN0
data[79] => data2_wire[15].IN0
data[80] => data2_wire[16].IN0
data[81] => data2_wire[17].IN0
data[82] => data2_wire[18].IN0
data[83] => data2_wire[19].IN0
data[84] => data2_wire[20].IN0
data[85] => data2_wire[21].IN0
data[86] => data2_wire[22].IN0
data[87] => data2_wire[23].IN0
data[88] => data2_wire[24].IN0
data[89] => data2_wire[25].IN0
data[90] => data2_wire[26].IN0
data[91] => data2_wire[27].IN0
data[92] => data2_wire[28].IN0
data[93] => data2_wire[29].IN0
data[94] => data2_wire[30].IN0
data[95] => data2_wire[31].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[31].IN0
sel[0] => data1_wire[31].IN1
sel[0] => data1_wire[30].IN1
sel[0] => data1_wire[29].IN1
sel[0] => data1_wire[28].IN1
sel[0] => data1_wire[27].IN1
sel[0] => data1_wire[26].IN1
sel[0] => data1_wire[25].IN1
sel[0] => data1_wire[24].IN1
sel[0] => data1_wire[23].IN1
sel[0] => data1_wire[22].IN1
sel[0] => data1_wire[21].IN1
sel[0] => data1_wire[20].IN1
sel[0] => data1_wire[19].IN1
sel[0] => data1_wire[18].IN1
sel[0] => data1_wire[17].IN1
sel[0] => data1_wire[16].IN1
sel[0] => data1_wire[15].IN1
sel[0] => data1_wire[14].IN1
sel[0] => data1_wire[13].IN1
sel[0] => data1_wire[12].IN1
sel[0] => data1_wire[11].IN1
sel[0] => data1_wire[10].IN1
sel[0] => data1_wire[9].IN1
sel[0] => data1_wire[8].IN1
sel[0] => data1_wire[7].IN1
sel[0] => data1_wire[6].IN1
sel[0] => data1_wire[5].IN1
sel[0] => data1_wire[4].IN1
sel[0] => data1_wire[3].IN1
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[31].IN1
sel[1] => data2_wire[30].IN1
sel[1] => data2_wire[29].IN1
sel[1] => data2_wire[28].IN1
sel[1] => data2_wire[27].IN1
sel[1] => data2_wire[26].IN1
sel[1] => data2_wire[25].IN1
sel[1] => data2_wire[24].IN1
sel[1] => data2_wire[23].IN1
sel[1] => data2_wire[22].IN1
sel[1] => data2_wire[21].IN1
sel[1] => data2_wire[20].IN1
sel[1] => data2_wire[19].IN1
sel[1] => data2_wire[18].IN1
sel[1] => data2_wire[17].IN1
sel[1] => data2_wire[16].IN1
sel[1] => data2_wire[15].IN1
sel[1] => data2_wire[14].IN1
sel[1] => data2_wire[13].IN1
sel[1] => data2_wire[12].IN1
sel[1] => data2_wire[11].IN1
sel[1] => data2_wire[10].IN1
sel[1] => data2_wire[9].IN1
sel[1] => data2_wire[8].IN1
sel[1] => data2_wire[7].IN1
sel[1] => data2_wire[6].IN1
sel[1] => data2_wire[5].IN1
sel[1] => data2_wire[4].IN1
sel[1] => data2_wire[3].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|lil_procy|dmem:inst14
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
data[16] => data[16].IN1
data[17] => data[17].IN1
data[18] => data[18].IN1
data[19] => data[19].IN1
data[20] => data[20].IN1
data[21] => data[21].IN1
data[22] => data[22].IN1
data[23] => data[23].IN1
data[24] => data[24].IN1
data[25] => data[25].IN1
data[26] => data[26].IN1
data[27] => data[27].IN1
data[28] => data[28].IN1
data[29] => data[29].IN1
data[30] => data[30].IN1
data[31] => data[31].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a


|lil_procy|dmem:inst14|altsyncram:altsyncram_component
wren_a => altsyncram_fcm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fcm1:auto_generated.data_a[0]
data_a[1] => altsyncram_fcm1:auto_generated.data_a[1]
data_a[2] => altsyncram_fcm1:auto_generated.data_a[2]
data_a[3] => altsyncram_fcm1:auto_generated.data_a[3]
data_a[4] => altsyncram_fcm1:auto_generated.data_a[4]
data_a[5] => altsyncram_fcm1:auto_generated.data_a[5]
data_a[6] => altsyncram_fcm1:auto_generated.data_a[6]
data_a[7] => altsyncram_fcm1:auto_generated.data_a[7]
data_a[8] => altsyncram_fcm1:auto_generated.data_a[8]
data_a[9] => altsyncram_fcm1:auto_generated.data_a[9]
data_a[10] => altsyncram_fcm1:auto_generated.data_a[10]
data_a[11] => altsyncram_fcm1:auto_generated.data_a[11]
data_a[12] => altsyncram_fcm1:auto_generated.data_a[12]
data_a[13] => altsyncram_fcm1:auto_generated.data_a[13]
data_a[14] => altsyncram_fcm1:auto_generated.data_a[14]
data_a[15] => altsyncram_fcm1:auto_generated.data_a[15]
data_a[16] => altsyncram_fcm1:auto_generated.data_a[16]
data_a[17] => altsyncram_fcm1:auto_generated.data_a[17]
data_a[18] => altsyncram_fcm1:auto_generated.data_a[18]
data_a[19] => altsyncram_fcm1:auto_generated.data_a[19]
data_a[20] => altsyncram_fcm1:auto_generated.data_a[20]
data_a[21] => altsyncram_fcm1:auto_generated.data_a[21]
data_a[22] => altsyncram_fcm1:auto_generated.data_a[22]
data_a[23] => altsyncram_fcm1:auto_generated.data_a[23]
data_a[24] => altsyncram_fcm1:auto_generated.data_a[24]
data_a[25] => altsyncram_fcm1:auto_generated.data_a[25]
data_a[26] => altsyncram_fcm1:auto_generated.data_a[26]
data_a[27] => altsyncram_fcm1:auto_generated.data_a[27]
data_a[28] => altsyncram_fcm1:auto_generated.data_a[28]
data_a[29] => altsyncram_fcm1:auto_generated.data_a[29]
data_a[30] => altsyncram_fcm1:auto_generated.data_a[30]
data_a[31] => altsyncram_fcm1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fcm1:auto_generated.address_a[0]
address_a[1] => altsyncram_fcm1:auto_generated.address_a[1]
address_a[2] => altsyncram_fcm1:auto_generated.address_a[2]
address_a[3] => altsyncram_fcm1:auto_generated.address_a[3]
address_a[4] => altsyncram_fcm1:auto_generated.address_a[4]
address_a[5] => altsyncram_fcm1:auto_generated.address_a[5]
address_a[6] => altsyncram_fcm1:auto_generated.address_a[6]
address_a[7] => altsyncram_fcm1:auto_generated.address_a[7]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fcm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fcm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_fcm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_fcm1:auto_generated.q_a[2]
q_a[3] <= altsyncram_fcm1:auto_generated.q_a[3]
q_a[4] <= altsyncram_fcm1:auto_generated.q_a[4]
q_a[5] <= altsyncram_fcm1:auto_generated.q_a[5]
q_a[6] <= altsyncram_fcm1:auto_generated.q_a[6]
q_a[7] <= altsyncram_fcm1:auto_generated.q_a[7]
q_a[8] <= altsyncram_fcm1:auto_generated.q_a[8]
q_a[9] <= altsyncram_fcm1:auto_generated.q_a[9]
q_a[10] <= altsyncram_fcm1:auto_generated.q_a[10]
q_a[11] <= altsyncram_fcm1:auto_generated.q_a[11]
q_a[12] <= altsyncram_fcm1:auto_generated.q_a[12]
q_a[13] <= altsyncram_fcm1:auto_generated.q_a[13]
q_a[14] <= altsyncram_fcm1:auto_generated.q_a[14]
q_a[15] <= altsyncram_fcm1:auto_generated.q_a[15]
q_a[16] <= altsyncram_fcm1:auto_generated.q_a[16]
q_a[17] <= altsyncram_fcm1:auto_generated.q_a[17]
q_a[18] <= altsyncram_fcm1:auto_generated.q_a[18]
q_a[19] <= altsyncram_fcm1:auto_generated.q_a[19]
q_a[20] <= altsyncram_fcm1:auto_generated.q_a[20]
q_a[21] <= altsyncram_fcm1:auto_generated.q_a[21]
q_a[22] <= altsyncram_fcm1:auto_generated.q_a[22]
q_a[23] <= altsyncram_fcm1:auto_generated.q_a[23]
q_a[24] <= altsyncram_fcm1:auto_generated.q_a[24]
q_a[25] <= altsyncram_fcm1:auto_generated.q_a[25]
q_a[26] <= altsyncram_fcm1:auto_generated.q_a[26]
q_a[27] <= altsyncram_fcm1:auto_generated.q_a[27]
q_a[28] <= altsyncram_fcm1:auto_generated.q_a[28]
q_a[29] <= altsyncram_fcm1:auto_generated.q_a[29]
q_a[30] <= altsyncram_fcm1:auto_generated.q_a[30]
q_a[31] <= altsyncram_fcm1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated
address_a[0] => altsyncram_lvh2:altsyncram1.address_a[0]
address_a[1] => altsyncram_lvh2:altsyncram1.address_a[1]
address_a[2] => altsyncram_lvh2:altsyncram1.address_a[2]
address_a[3] => altsyncram_lvh2:altsyncram1.address_a[3]
address_a[4] => altsyncram_lvh2:altsyncram1.address_a[4]
address_a[5] => altsyncram_lvh2:altsyncram1.address_a[5]
address_a[6] => altsyncram_lvh2:altsyncram1.address_a[6]
address_a[7] => altsyncram_lvh2:altsyncram1.address_a[7]
clock0 => altsyncram_lvh2:altsyncram1.clock0
data_a[0] => altsyncram_lvh2:altsyncram1.data_a[0]
data_a[1] => altsyncram_lvh2:altsyncram1.data_a[1]
data_a[2] => altsyncram_lvh2:altsyncram1.data_a[2]
data_a[3] => altsyncram_lvh2:altsyncram1.data_a[3]
data_a[4] => altsyncram_lvh2:altsyncram1.data_a[4]
data_a[5] => altsyncram_lvh2:altsyncram1.data_a[5]
data_a[6] => altsyncram_lvh2:altsyncram1.data_a[6]
data_a[7] => altsyncram_lvh2:altsyncram1.data_a[7]
data_a[8] => altsyncram_lvh2:altsyncram1.data_a[8]
data_a[9] => altsyncram_lvh2:altsyncram1.data_a[9]
data_a[10] => altsyncram_lvh2:altsyncram1.data_a[10]
data_a[11] => altsyncram_lvh2:altsyncram1.data_a[11]
data_a[12] => altsyncram_lvh2:altsyncram1.data_a[12]
data_a[13] => altsyncram_lvh2:altsyncram1.data_a[13]
data_a[14] => altsyncram_lvh2:altsyncram1.data_a[14]
data_a[15] => altsyncram_lvh2:altsyncram1.data_a[15]
data_a[16] => altsyncram_lvh2:altsyncram1.data_a[16]
data_a[17] => altsyncram_lvh2:altsyncram1.data_a[17]
data_a[18] => altsyncram_lvh2:altsyncram1.data_a[18]
data_a[19] => altsyncram_lvh2:altsyncram1.data_a[19]
data_a[20] => altsyncram_lvh2:altsyncram1.data_a[20]
data_a[21] => altsyncram_lvh2:altsyncram1.data_a[21]
data_a[22] => altsyncram_lvh2:altsyncram1.data_a[22]
data_a[23] => altsyncram_lvh2:altsyncram1.data_a[23]
data_a[24] => altsyncram_lvh2:altsyncram1.data_a[24]
data_a[25] => altsyncram_lvh2:altsyncram1.data_a[25]
data_a[26] => altsyncram_lvh2:altsyncram1.data_a[26]
data_a[27] => altsyncram_lvh2:altsyncram1.data_a[27]
data_a[28] => altsyncram_lvh2:altsyncram1.data_a[28]
data_a[29] => altsyncram_lvh2:altsyncram1.data_a[29]
data_a[30] => altsyncram_lvh2:altsyncram1.data_a[30]
data_a[31] => altsyncram_lvh2:altsyncram1.data_a[31]
q_a[0] <= altsyncram_lvh2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_lvh2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_lvh2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_lvh2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_lvh2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_lvh2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_lvh2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_lvh2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_lvh2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_lvh2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_lvh2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_lvh2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_lvh2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_lvh2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_lvh2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_lvh2:altsyncram1.q_a[15]
q_a[16] <= altsyncram_lvh2:altsyncram1.q_a[16]
q_a[17] <= altsyncram_lvh2:altsyncram1.q_a[17]
q_a[18] <= altsyncram_lvh2:altsyncram1.q_a[18]
q_a[19] <= altsyncram_lvh2:altsyncram1.q_a[19]
q_a[20] <= altsyncram_lvh2:altsyncram1.q_a[20]
q_a[21] <= altsyncram_lvh2:altsyncram1.q_a[21]
q_a[22] <= altsyncram_lvh2:altsyncram1.q_a[22]
q_a[23] <= altsyncram_lvh2:altsyncram1.q_a[23]
q_a[24] <= altsyncram_lvh2:altsyncram1.q_a[24]
q_a[25] <= altsyncram_lvh2:altsyncram1.q_a[25]
q_a[26] <= altsyncram_lvh2:altsyncram1.q_a[26]
q_a[27] <= altsyncram_lvh2:altsyncram1.q_a[27]
q_a[28] <= altsyncram_lvh2:altsyncram1.q_a[28]
q_a[29] <= altsyncram_lvh2:altsyncram1.q_a[29]
q_a[30] <= altsyncram_lvh2:altsyncram1.q_a[30]
q_a[31] <= altsyncram_lvh2:altsyncram1.q_a[31]
wren_a => altsyncram_lvh2:altsyncram1.wren_a


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1
address_a[0] => altsyncram_djc2:altsyncram3.address_a[1]
address_a[1] => altsyncram_djc2:altsyncram3.address_a[2]
address_a[2] => altsyncram_djc2:altsyncram3.address_a[3]
address_a[3] => altsyncram_djc2:altsyncram3.address_a[4]
address_a[4] => altsyncram_djc2:altsyncram3.address_a[5]
address_a[5] => altsyncram_djc2:altsyncram3.address_a[6]
address_a[6] => altsyncram_djc2:altsyncram3.address_a[7]
address_a[7] => altsyncram_djc2:altsyncram3.address_a[8]
address_b[0] => altsyncram_djc2:altsyncram3.address_b[1]
address_b[1] => altsyncram_djc2:altsyncram3.address_b[2]
address_b[2] => altsyncram_djc2:altsyncram3.address_b[3]
address_b[3] => altsyncram_djc2:altsyncram3.address_b[4]
address_b[4] => altsyncram_djc2:altsyncram3.address_b[5]
address_b[5] => altsyncram_djc2:altsyncram3.address_b[6]
address_b[6] => altsyncram_djc2:altsyncram3.address_b[7]
address_b[7] => altsyncram_djc2:altsyncram3.address_b[8]
clock0 => altsyncram_djc2:altsyncram3.clock0
clock1 => altsyncram_djc2:altsyncram3.clock1
data_a[0] => altsyncram_djc2:altsyncram3.data_a[0]
data_a[1] => altsyncram_djc2:altsyncram3.data_a[1]
data_a[2] => altsyncram_djc2:altsyncram3.data_a[2]
data_a[3] => altsyncram_djc2:altsyncram3.data_a[3]
data_a[4] => altsyncram_djc2:altsyncram3.data_a[4]
data_a[5] => altsyncram_djc2:altsyncram3.data_a[5]
data_a[6] => altsyncram_djc2:altsyncram3.data_a[6]
data_a[7] => altsyncram_djc2:altsyncram3.data_a[7]
data_a[8] => altsyncram_djc2:altsyncram3.data_a[8]
data_a[9] => altsyncram_djc2:altsyncram3.data_a[9]
data_a[10] => altsyncram_djc2:altsyncram3.data_a[10]
data_a[11] => altsyncram_djc2:altsyncram3.data_a[11]
data_a[12] => altsyncram_djc2:altsyncram3.data_a[12]
data_a[13] => altsyncram_djc2:altsyncram3.data_a[13]
data_a[14] => altsyncram_djc2:altsyncram3.data_a[14]
data_a[15] => altsyncram_djc2:altsyncram3.data_a[15]
data_a[16] => altsyncram_djc2:altsyncram3.data_a[16]
data_a[17] => altsyncram_djc2:altsyncram3.data_a[17]
data_a[18] => altsyncram_djc2:altsyncram3.data_a[18]
data_a[19] => altsyncram_djc2:altsyncram3.data_a[19]
data_a[20] => altsyncram_djc2:altsyncram3.data_a[20]
data_a[21] => altsyncram_djc2:altsyncram3.data_a[21]
data_a[22] => altsyncram_djc2:altsyncram3.data_a[22]
data_a[23] => altsyncram_djc2:altsyncram3.data_a[23]
data_a[24] => altsyncram_djc2:altsyncram3.data_a[24]
data_a[25] => altsyncram_djc2:altsyncram3.data_a[25]
data_a[26] => altsyncram_djc2:altsyncram3.data_a[26]
data_a[27] => altsyncram_djc2:altsyncram3.data_a[27]
data_a[28] => altsyncram_djc2:altsyncram3.data_a[28]
data_a[29] => altsyncram_djc2:altsyncram3.data_a[29]
data_a[30] => altsyncram_djc2:altsyncram3.data_a[30]
data_a[31] => altsyncram_djc2:altsyncram3.data_a[31]
data_b[0] => altsyncram_djc2:altsyncram3.data_b[0]
data_b[1] => altsyncram_djc2:altsyncram3.data_b[1]
data_b[2] => altsyncram_djc2:altsyncram3.data_b[2]
data_b[3] => altsyncram_djc2:altsyncram3.data_b[3]
data_b[4] => altsyncram_djc2:altsyncram3.data_b[4]
data_b[5] => altsyncram_djc2:altsyncram3.data_b[5]
data_b[6] => altsyncram_djc2:altsyncram3.data_b[6]
data_b[7] => altsyncram_djc2:altsyncram3.data_b[7]
data_b[8] => altsyncram_djc2:altsyncram3.data_b[8]
data_b[9] => altsyncram_djc2:altsyncram3.data_b[9]
data_b[10] => altsyncram_djc2:altsyncram3.data_b[10]
data_b[11] => altsyncram_djc2:altsyncram3.data_b[11]
data_b[12] => altsyncram_djc2:altsyncram3.data_b[12]
data_b[13] => altsyncram_djc2:altsyncram3.data_b[13]
data_b[14] => altsyncram_djc2:altsyncram3.data_b[14]
data_b[15] => altsyncram_djc2:altsyncram3.data_b[15]
data_b[16] => altsyncram_djc2:altsyncram3.data_b[16]
data_b[17] => altsyncram_djc2:altsyncram3.data_b[17]
data_b[18] => altsyncram_djc2:altsyncram3.data_b[18]
data_b[19] => altsyncram_djc2:altsyncram3.data_b[19]
data_b[20] => altsyncram_djc2:altsyncram3.data_b[20]
data_b[21] => altsyncram_djc2:altsyncram3.data_b[21]
data_b[22] => altsyncram_djc2:altsyncram3.data_b[22]
data_b[23] => altsyncram_djc2:altsyncram3.data_b[23]
data_b[24] => altsyncram_djc2:altsyncram3.data_b[24]
data_b[25] => altsyncram_djc2:altsyncram3.data_b[25]
data_b[26] => altsyncram_djc2:altsyncram3.data_b[26]
data_b[27] => altsyncram_djc2:altsyncram3.data_b[27]
data_b[28] => altsyncram_djc2:altsyncram3.data_b[28]
data_b[29] => altsyncram_djc2:altsyncram3.data_b[29]
data_b[30] => altsyncram_djc2:altsyncram3.data_b[30]
data_b[31] => altsyncram_djc2:altsyncram3.data_b[31]
q_a[0] <= altsyncram_djc2:altsyncram3.q_a[0]
q_a[1] <= altsyncram_djc2:altsyncram3.q_a[1]
q_a[2] <= altsyncram_djc2:altsyncram3.q_a[2]
q_a[3] <= altsyncram_djc2:altsyncram3.q_a[3]
q_a[4] <= altsyncram_djc2:altsyncram3.q_a[4]
q_a[5] <= altsyncram_djc2:altsyncram3.q_a[5]
q_a[6] <= altsyncram_djc2:altsyncram3.q_a[6]
q_a[7] <= altsyncram_djc2:altsyncram3.q_a[7]
q_a[8] <= altsyncram_djc2:altsyncram3.q_a[8]
q_a[9] <= altsyncram_djc2:altsyncram3.q_a[9]
q_a[10] <= altsyncram_djc2:altsyncram3.q_a[10]
q_a[11] <= altsyncram_djc2:altsyncram3.q_a[11]
q_a[12] <= altsyncram_djc2:altsyncram3.q_a[12]
q_a[13] <= altsyncram_djc2:altsyncram3.q_a[13]
q_a[14] <= altsyncram_djc2:altsyncram3.q_a[14]
q_a[15] <= altsyncram_djc2:altsyncram3.q_a[15]
q_a[16] <= altsyncram_djc2:altsyncram3.q_a[16]
q_a[17] <= altsyncram_djc2:altsyncram3.q_a[17]
q_a[18] <= altsyncram_djc2:altsyncram3.q_a[18]
q_a[19] <= altsyncram_djc2:altsyncram3.q_a[19]
q_a[20] <= altsyncram_djc2:altsyncram3.q_a[20]
q_a[21] <= altsyncram_djc2:altsyncram3.q_a[21]
q_a[22] <= altsyncram_djc2:altsyncram3.q_a[22]
q_a[23] <= altsyncram_djc2:altsyncram3.q_a[23]
q_a[24] <= altsyncram_djc2:altsyncram3.q_a[24]
q_a[25] <= altsyncram_djc2:altsyncram3.q_a[25]
q_a[26] <= altsyncram_djc2:altsyncram3.q_a[26]
q_a[27] <= altsyncram_djc2:altsyncram3.q_a[27]
q_a[28] <= altsyncram_djc2:altsyncram3.q_a[28]
q_a[29] <= altsyncram_djc2:altsyncram3.q_a[29]
q_a[30] <= altsyncram_djc2:altsyncram3.q_a[30]
q_a[31] <= altsyncram_djc2:altsyncram3.q_a[31]
q_b[0] <= altsyncram_djc2:altsyncram3.q_b[0]
q_b[1] <= altsyncram_djc2:altsyncram3.q_b[1]
q_b[2] <= altsyncram_djc2:altsyncram3.q_b[2]
q_b[3] <= altsyncram_djc2:altsyncram3.q_b[3]
q_b[4] <= altsyncram_djc2:altsyncram3.q_b[4]
q_b[5] <= altsyncram_djc2:altsyncram3.q_b[5]
q_b[6] <= altsyncram_djc2:altsyncram3.q_b[6]
q_b[7] <= altsyncram_djc2:altsyncram3.q_b[7]
q_b[8] <= altsyncram_djc2:altsyncram3.q_b[8]
q_b[9] <= altsyncram_djc2:altsyncram3.q_b[9]
q_b[10] <= altsyncram_djc2:altsyncram3.q_b[10]
q_b[11] <= altsyncram_djc2:altsyncram3.q_b[11]
q_b[12] <= altsyncram_djc2:altsyncram3.q_b[12]
q_b[13] <= altsyncram_djc2:altsyncram3.q_b[13]
q_b[14] <= altsyncram_djc2:altsyncram3.q_b[14]
q_b[15] <= altsyncram_djc2:altsyncram3.q_b[15]
q_b[16] <= altsyncram_djc2:altsyncram3.q_b[16]
q_b[17] <= altsyncram_djc2:altsyncram3.q_b[17]
q_b[18] <= altsyncram_djc2:altsyncram3.q_b[18]
q_b[19] <= altsyncram_djc2:altsyncram3.q_b[19]
q_b[20] <= altsyncram_djc2:altsyncram3.q_b[20]
q_b[21] <= altsyncram_djc2:altsyncram3.q_b[21]
q_b[22] <= altsyncram_djc2:altsyncram3.q_b[22]
q_b[23] <= altsyncram_djc2:altsyncram3.q_b[23]
q_b[24] <= altsyncram_djc2:altsyncram3.q_b[24]
q_b[25] <= altsyncram_djc2:altsyncram3.q_b[25]
q_b[26] <= altsyncram_djc2:altsyncram3.q_b[26]
q_b[27] <= altsyncram_djc2:altsyncram3.q_b[27]
q_b[28] <= altsyncram_djc2:altsyncram3.q_b[28]
q_b[29] <= altsyncram_djc2:altsyncram3.q_b[29]
q_b[30] <= altsyncram_djc2:altsyncram3.q_b[30]
q_b[31] <= altsyncram_djc2:altsyncram3.q_b[31]
wren_a => altsyncram_djc2:altsyncram3.wren_a
wren_b => altsyncram_djc2:altsyncram3.wren_b


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3
address_a[0] => ram_block4a0.PORTAADDR
address_a[0] => ram_block4a1.PORTAADDR
address_a[0] => ram_block4a2.PORTAADDR
address_a[0] => ram_block4a3.PORTAADDR
address_a[0] => ram_block4a4.PORTAADDR
address_a[0] => ram_block4a5.PORTAADDR
address_a[0] => ram_block4a6.PORTAADDR
address_a[0] => ram_block4a7.PORTAADDR
address_a[0] => ram_block4a8.PORTAADDR
address_a[0] => ram_block4a9.PORTAADDR
address_a[0] => ram_block4a10.PORTAADDR
address_a[0] => ram_block4a11.PORTAADDR
address_a[0] => ram_block4a12.PORTAADDR
address_a[0] => ram_block4a13.PORTAADDR
address_a[0] => ram_block4a14.PORTAADDR
address_a[0] => ram_block4a15.PORTAADDR
address_a[0] => ram_block4a16.PORTAADDR
address_a[0] => ram_block4a17.PORTAADDR
address_a[0] => ram_block4a18.PORTAADDR
address_a[0] => ram_block4a19.PORTAADDR
address_a[0] => ram_block4a20.PORTAADDR
address_a[0] => ram_block4a21.PORTAADDR
address_a[0] => ram_block4a22.PORTAADDR
address_a[0] => ram_block4a23.PORTAADDR
address_a[0] => ram_block4a24.PORTAADDR
address_a[0] => ram_block4a25.PORTAADDR
address_a[0] => ram_block4a26.PORTAADDR
address_a[0] => ram_block4a27.PORTAADDR
address_a[0] => ram_block4a28.PORTAADDR
address_a[0] => ram_block4a29.PORTAADDR
address_a[0] => ram_block4a30.PORTAADDR
address_a[0] => ram_block4a31.PORTAADDR
address_a[0] => ram_block4a32.PORTAADDR
address_a[0] => ram_block4a33.PORTAADDR
address_a[0] => ram_block4a34.PORTAADDR
address_a[0] => ram_block4a35.PORTAADDR
address_a[0] => ram_block4a36.PORTAADDR
address_a[0] => ram_block4a37.PORTAADDR
address_a[0] => ram_block4a38.PORTAADDR
address_a[0] => ram_block4a39.PORTAADDR
address_a[0] => ram_block4a40.PORTAADDR
address_a[0] => ram_block4a41.PORTAADDR
address_a[0] => ram_block4a42.PORTAADDR
address_a[0] => ram_block4a43.PORTAADDR
address_a[0] => ram_block4a44.PORTAADDR
address_a[0] => ram_block4a45.PORTAADDR
address_a[0] => ram_block4a46.PORTAADDR
address_a[0] => ram_block4a47.PORTAADDR
address_a[0] => ram_block4a48.PORTAADDR
address_a[0] => ram_block4a49.PORTAADDR
address_a[0] => ram_block4a50.PORTAADDR
address_a[0] => ram_block4a51.PORTAADDR
address_a[0] => ram_block4a52.PORTAADDR
address_a[0] => ram_block4a53.PORTAADDR
address_a[0] => ram_block4a54.PORTAADDR
address_a[0] => ram_block4a55.PORTAADDR
address_a[0] => ram_block4a56.PORTAADDR
address_a[0] => ram_block4a57.PORTAADDR
address_a[0] => ram_block4a58.PORTAADDR
address_a[0] => ram_block4a59.PORTAADDR
address_a[0] => ram_block4a60.PORTAADDR
address_a[0] => ram_block4a61.PORTAADDR
address_a[0] => ram_block4a62.PORTAADDR
address_a[0] => ram_block4a63.PORTAADDR
address_a[1] => ram_block4a0.PORTAADDR1
address_a[1] => ram_block4a1.PORTAADDR1
address_a[1] => ram_block4a2.PORTAADDR1
address_a[1] => ram_block4a3.PORTAADDR1
address_a[1] => ram_block4a4.PORTAADDR1
address_a[1] => ram_block4a5.PORTAADDR1
address_a[1] => ram_block4a6.PORTAADDR1
address_a[1] => ram_block4a7.PORTAADDR1
address_a[1] => ram_block4a8.PORTAADDR1
address_a[1] => ram_block4a9.PORTAADDR1
address_a[1] => ram_block4a10.PORTAADDR1
address_a[1] => ram_block4a11.PORTAADDR1
address_a[1] => ram_block4a12.PORTAADDR1
address_a[1] => ram_block4a13.PORTAADDR1
address_a[1] => ram_block4a14.PORTAADDR1
address_a[1] => ram_block4a15.PORTAADDR1
address_a[1] => ram_block4a16.PORTAADDR1
address_a[1] => ram_block4a17.PORTAADDR1
address_a[1] => ram_block4a18.PORTAADDR1
address_a[1] => ram_block4a19.PORTAADDR1
address_a[1] => ram_block4a20.PORTAADDR1
address_a[1] => ram_block4a21.PORTAADDR1
address_a[1] => ram_block4a22.PORTAADDR1
address_a[1] => ram_block4a23.PORTAADDR1
address_a[1] => ram_block4a24.PORTAADDR1
address_a[1] => ram_block4a25.PORTAADDR1
address_a[1] => ram_block4a26.PORTAADDR1
address_a[1] => ram_block4a27.PORTAADDR1
address_a[1] => ram_block4a28.PORTAADDR1
address_a[1] => ram_block4a29.PORTAADDR1
address_a[1] => ram_block4a30.PORTAADDR1
address_a[1] => ram_block4a31.PORTAADDR1
address_a[1] => ram_block4a32.PORTAADDR1
address_a[1] => ram_block4a33.PORTAADDR1
address_a[1] => ram_block4a34.PORTAADDR1
address_a[1] => ram_block4a35.PORTAADDR1
address_a[1] => ram_block4a36.PORTAADDR1
address_a[1] => ram_block4a37.PORTAADDR1
address_a[1] => ram_block4a38.PORTAADDR1
address_a[1] => ram_block4a39.PORTAADDR1
address_a[1] => ram_block4a40.PORTAADDR1
address_a[1] => ram_block4a41.PORTAADDR1
address_a[1] => ram_block4a42.PORTAADDR1
address_a[1] => ram_block4a43.PORTAADDR1
address_a[1] => ram_block4a44.PORTAADDR1
address_a[1] => ram_block4a45.PORTAADDR1
address_a[1] => ram_block4a46.PORTAADDR1
address_a[1] => ram_block4a47.PORTAADDR1
address_a[1] => ram_block4a48.PORTAADDR1
address_a[1] => ram_block4a49.PORTAADDR1
address_a[1] => ram_block4a50.PORTAADDR1
address_a[1] => ram_block4a51.PORTAADDR1
address_a[1] => ram_block4a52.PORTAADDR1
address_a[1] => ram_block4a53.PORTAADDR1
address_a[1] => ram_block4a54.PORTAADDR1
address_a[1] => ram_block4a55.PORTAADDR1
address_a[1] => ram_block4a56.PORTAADDR1
address_a[1] => ram_block4a57.PORTAADDR1
address_a[1] => ram_block4a58.PORTAADDR1
address_a[1] => ram_block4a59.PORTAADDR1
address_a[1] => ram_block4a60.PORTAADDR1
address_a[1] => ram_block4a61.PORTAADDR1
address_a[1] => ram_block4a62.PORTAADDR1
address_a[1] => ram_block4a63.PORTAADDR1
address_a[2] => ram_block4a0.PORTAADDR2
address_a[2] => ram_block4a1.PORTAADDR2
address_a[2] => ram_block4a2.PORTAADDR2
address_a[2] => ram_block4a3.PORTAADDR2
address_a[2] => ram_block4a4.PORTAADDR2
address_a[2] => ram_block4a5.PORTAADDR2
address_a[2] => ram_block4a6.PORTAADDR2
address_a[2] => ram_block4a7.PORTAADDR2
address_a[2] => ram_block4a8.PORTAADDR2
address_a[2] => ram_block4a9.PORTAADDR2
address_a[2] => ram_block4a10.PORTAADDR2
address_a[2] => ram_block4a11.PORTAADDR2
address_a[2] => ram_block4a12.PORTAADDR2
address_a[2] => ram_block4a13.PORTAADDR2
address_a[2] => ram_block4a14.PORTAADDR2
address_a[2] => ram_block4a15.PORTAADDR2
address_a[2] => ram_block4a16.PORTAADDR2
address_a[2] => ram_block4a17.PORTAADDR2
address_a[2] => ram_block4a18.PORTAADDR2
address_a[2] => ram_block4a19.PORTAADDR2
address_a[2] => ram_block4a20.PORTAADDR2
address_a[2] => ram_block4a21.PORTAADDR2
address_a[2] => ram_block4a22.PORTAADDR2
address_a[2] => ram_block4a23.PORTAADDR2
address_a[2] => ram_block4a24.PORTAADDR2
address_a[2] => ram_block4a25.PORTAADDR2
address_a[2] => ram_block4a26.PORTAADDR2
address_a[2] => ram_block4a27.PORTAADDR2
address_a[2] => ram_block4a28.PORTAADDR2
address_a[2] => ram_block4a29.PORTAADDR2
address_a[2] => ram_block4a30.PORTAADDR2
address_a[2] => ram_block4a31.PORTAADDR2
address_a[2] => ram_block4a32.PORTAADDR2
address_a[2] => ram_block4a33.PORTAADDR2
address_a[2] => ram_block4a34.PORTAADDR2
address_a[2] => ram_block4a35.PORTAADDR2
address_a[2] => ram_block4a36.PORTAADDR2
address_a[2] => ram_block4a37.PORTAADDR2
address_a[2] => ram_block4a38.PORTAADDR2
address_a[2] => ram_block4a39.PORTAADDR2
address_a[2] => ram_block4a40.PORTAADDR2
address_a[2] => ram_block4a41.PORTAADDR2
address_a[2] => ram_block4a42.PORTAADDR2
address_a[2] => ram_block4a43.PORTAADDR2
address_a[2] => ram_block4a44.PORTAADDR2
address_a[2] => ram_block4a45.PORTAADDR2
address_a[2] => ram_block4a46.PORTAADDR2
address_a[2] => ram_block4a47.PORTAADDR2
address_a[2] => ram_block4a48.PORTAADDR2
address_a[2] => ram_block4a49.PORTAADDR2
address_a[2] => ram_block4a50.PORTAADDR2
address_a[2] => ram_block4a51.PORTAADDR2
address_a[2] => ram_block4a52.PORTAADDR2
address_a[2] => ram_block4a53.PORTAADDR2
address_a[2] => ram_block4a54.PORTAADDR2
address_a[2] => ram_block4a55.PORTAADDR2
address_a[2] => ram_block4a56.PORTAADDR2
address_a[2] => ram_block4a57.PORTAADDR2
address_a[2] => ram_block4a58.PORTAADDR2
address_a[2] => ram_block4a59.PORTAADDR2
address_a[2] => ram_block4a60.PORTAADDR2
address_a[2] => ram_block4a61.PORTAADDR2
address_a[2] => ram_block4a62.PORTAADDR2
address_a[2] => ram_block4a63.PORTAADDR2
address_a[3] => ram_block4a0.PORTAADDR3
address_a[3] => ram_block4a1.PORTAADDR3
address_a[3] => ram_block4a2.PORTAADDR3
address_a[3] => ram_block4a3.PORTAADDR3
address_a[3] => ram_block4a4.PORTAADDR3
address_a[3] => ram_block4a5.PORTAADDR3
address_a[3] => ram_block4a6.PORTAADDR3
address_a[3] => ram_block4a7.PORTAADDR3
address_a[3] => ram_block4a8.PORTAADDR3
address_a[3] => ram_block4a9.PORTAADDR3
address_a[3] => ram_block4a10.PORTAADDR3
address_a[3] => ram_block4a11.PORTAADDR3
address_a[3] => ram_block4a12.PORTAADDR3
address_a[3] => ram_block4a13.PORTAADDR3
address_a[3] => ram_block4a14.PORTAADDR3
address_a[3] => ram_block4a15.PORTAADDR3
address_a[3] => ram_block4a16.PORTAADDR3
address_a[3] => ram_block4a17.PORTAADDR3
address_a[3] => ram_block4a18.PORTAADDR3
address_a[3] => ram_block4a19.PORTAADDR3
address_a[3] => ram_block4a20.PORTAADDR3
address_a[3] => ram_block4a21.PORTAADDR3
address_a[3] => ram_block4a22.PORTAADDR3
address_a[3] => ram_block4a23.PORTAADDR3
address_a[3] => ram_block4a24.PORTAADDR3
address_a[3] => ram_block4a25.PORTAADDR3
address_a[3] => ram_block4a26.PORTAADDR3
address_a[3] => ram_block4a27.PORTAADDR3
address_a[3] => ram_block4a28.PORTAADDR3
address_a[3] => ram_block4a29.PORTAADDR3
address_a[3] => ram_block4a30.PORTAADDR3
address_a[3] => ram_block4a31.PORTAADDR3
address_a[3] => ram_block4a32.PORTAADDR3
address_a[3] => ram_block4a33.PORTAADDR3
address_a[3] => ram_block4a34.PORTAADDR3
address_a[3] => ram_block4a35.PORTAADDR3
address_a[3] => ram_block4a36.PORTAADDR3
address_a[3] => ram_block4a37.PORTAADDR3
address_a[3] => ram_block4a38.PORTAADDR3
address_a[3] => ram_block4a39.PORTAADDR3
address_a[3] => ram_block4a40.PORTAADDR3
address_a[3] => ram_block4a41.PORTAADDR3
address_a[3] => ram_block4a42.PORTAADDR3
address_a[3] => ram_block4a43.PORTAADDR3
address_a[3] => ram_block4a44.PORTAADDR3
address_a[3] => ram_block4a45.PORTAADDR3
address_a[3] => ram_block4a46.PORTAADDR3
address_a[3] => ram_block4a47.PORTAADDR3
address_a[3] => ram_block4a48.PORTAADDR3
address_a[3] => ram_block4a49.PORTAADDR3
address_a[3] => ram_block4a50.PORTAADDR3
address_a[3] => ram_block4a51.PORTAADDR3
address_a[3] => ram_block4a52.PORTAADDR3
address_a[3] => ram_block4a53.PORTAADDR3
address_a[3] => ram_block4a54.PORTAADDR3
address_a[3] => ram_block4a55.PORTAADDR3
address_a[3] => ram_block4a56.PORTAADDR3
address_a[3] => ram_block4a57.PORTAADDR3
address_a[3] => ram_block4a58.PORTAADDR3
address_a[3] => ram_block4a59.PORTAADDR3
address_a[3] => ram_block4a60.PORTAADDR3
address_a[3] => ram_block4a61.PORTAADDR3
address_a[3] => ram_block4a62.PORTAADDR3
address_a[3] => ram_block4a63.PORTAADDR3
address_a[4] => ram_block4a0.PORTAADDR4
address_a[4] => ram_block4a1.PORTAADDR4
address_a[4] => ram_block4a2.PORTAADDR4
address_a[4] => ram_block4a3.PORTAADDR4
address_a[4] => ram_block4a4.PORTAADDR4
address_a[4] => ram_block4a5.PORTAADDR4
address_a[4] => ram_block4a6.PORTAADDR4
address_a[4] => ram_block4a7.PORTAADDR4
address_a[4] => ram_block4a8.PORTAADDR4
address_a[4] => ram_block4a9.PORTAADDR4
address_a[4] => ram_block4a10.PORTAADDR4
address_a[4] => ram_block4a11.PORTAADDR4
address_a[4] => ram_block4a12.PORTAADDR4
address_a[4] => ram_block4a13.PORTAADDR4
address_a[4] => ram_block4a14.PORTAADDR4
address_a[4] => ram_block4a15.PORTAADDR4
address_a[4] => ram_block4a16.PORTAADDR4
address_a[4] => ram_block4a17.PORTAADDR4
address_a[4] => ram_block4a18.PORTAADDR4
address_a[4] => ram_block4a19.PORTAADDR4
address_a[4] => ram_block4a20.PORTAADDR4
address_a[4] => ram_block4a21.PORTAADDR4
address_a[4] => ram_block4a22.PORTAADDR4
address_a[4] => ram_block4a23.PORTAADDR4
address_a[4] => ram_block4a24.PORTAADDR4
address_a[4] => ram_block4a25.PORTAADDR4
address_a[4] => ram_block4a26.PORTAADDR4
address_a[4] => ram_block4a27.PORTAADDR4
address_a[4] => ram_block4a28.PORTAADDR4
address_a[4] => ram_block4a29.PORTAADDR4
address_a[4] => ram_block4a30.PORTAADDR4
address_a[4] => ram_block4a31.PORTAADDR4
address_a[4] => ram_block4a32.PORTAADDR4
address_a[4] => ram_block4a33.PORTAADDR4
address_a[4] => ram_block4a34.PORTAADDR4
address_a[4] => ram_block4a35.PORTAADDR4
address_a[4] => ram_block4a36.PORTAADDR4
address_a[4] => ram_block4a37.PORTAADDR4
address_a[4] => ram_block4a38.PORTAADDR4
address_a[4] => ram_block4a39.PORTAADDR4
address_a[4] => ram_block4a40.PORTAADDR4
address_a[4] => ram_block4a41.PORTAADDR4
address_a[4] => ram_block4a42.PORTAADDR4
address_a[4] => ram_block4a43.PORTAADDR4
address_a[4] => ram_block4a44.PORTAADDR4
address_a[4] => ram_block4a45.PORTAADDR4
address_a[4] => ram_block4a46.PORTAADDR4
address_a[4] => ram_block4a47.PORTAADDR4
address_a[4] => ram_block4a48.PORTAADDR4
address_a[4] => ram_block4a49.PORTAADDR4
address_a[4] => ram_block4a50.PORTAADDR4
address_a[4] => ram_block4a51.PORTAADDR4
address_a[4] => ram_block4a52.PORTAADDR4
address_a[4] => ram_block4a53.PORTAADDR4
address_a[4] => ram_block4a54.PORTAADDR4
address_a[4] => ram_block4a55.PORTAADDR4
address_a[4] => ram_block4a56.PORTAADDR4
address_a[4] => ram_block4a57.PORTAADDR4
address_a[4] => ram_block4a58.PORTAADDR4
address_a[4] => ram_block4a59.PORTAADDR4
address_a[4] => ram_block4a60.PORTAADDR4
address_a[4] => ram_block4a61.PORTAADDR4
address_a[4] => ram_block4a62.PORTAADDR4
address_a[4] => ram_block4a63.PORTAADDR4
address_a[5] => ram_block4a0.PORTAADDR5
address_a[5] => ram_block4a1.PORTAADDR5
address_a[5] => ram_block4a2.PORTAADDR5
address_a[5] => ram_block4a3.PORTAADDR5
address_a[5] => ram_block4a4.PORTAADDR5
address_a[5] => ram_block4a5.PORTAADDR5
address_a[5] => ram_block4a6.PORTAADDR5
address_a[5] => ram_block4a7.PORTAADDR5
address_a[5] => ram_block4a8.PORTAADDR5
address_a[5] => ram_block4a9.PORTAADDR5
address_a[5] => ram_block4a10.PORTAADDR5
address_a[5] => ram_block4a11.PORTAADDR5
address_a[5] => ram_block4a12.PORTAADDR5
address_a[5] => ram_block4a13.PORTAADDR5
address_a[5] => ram_block4a14.PORTAADDR5
address_a[5] => ram_block4a15.PORTAADDR5
address_a[5] => ram_block4a16.PORTAADDR5
address_a[5] => ram_block4a17.PORTAADDR5
address_a[5] => ram_block4a18.PORTAADDR5
address_a[5] => ram_block4a19.PORTAADDR5
address_a[5] => ram_block4a20.PORTAADDR5
address_a[5] => ram_block4a21.PORTAADDR5
address_a[5] => ram_block4a22.PORTAADDR5
address_a[5] => ram_block4a23.PORTAADDR5
address_a[5] => ram_block4a24.PORTAADDR5
address_a[5] => ram_block4a25.PORTAADDR5
address_a[5] => ram_block4a26.PORTAADDR5
address_a[5] => ram_block4a27.PORTAADDR5
address_a[5] => ram_block4a28.PORTAADDR5
address_a[5] => ram_block4a29.PORTAADDR5
address_a[5] => ram_block4a30.PORTAADDR5
address_a[5] => ram_block4a31.PORTAADDR5
address_a[5] => ram_block4a32.PORTAADDR5
address_a[5] => ram_block4a33.PORTAADDR5
address_a[5] => ram_block4a34.PORTAADDR5
address_a[5] => ram_block4a35.PORTAADDR5
address_a[5] => ram_block4a36.PORTAADDR5
address_a[5] => ram_block4a37.PORTAADDR5
address_a[5] => ram_block4a38.PORTAADDR5
address_a[5] => ram_block4a39.PORTAADDR5
address_a[5] => ram_block4a40.PORTAADDR5
address_a[5] => ram_block4a41.PORTAADDR5
address_a[5] => ram_block4a42.PORTAADDR5
address_a[5] => ram_block4a43.PORTAADDR5
address_a[5] => ram_block4a44.PORTAADDR5
address_a[5] => ram_block4a45.PORTAADDR5
address_a[5] => ram_block4a46.PORTAADDR5
address_a[5] => ram_block4a47.PORTAADDR5
address_a[5] => ram_block4a48.PORTAADDR5
address_a[5] => ram_block4a49.PORTAADDR5
address_a[5] => ram_block4a50.PORTAADDR5
address_a[5] => ram_block4a51.PORTAADDR5
address_a[5] => ram_block4a52.PORTAADDR5
address_a[5] => ram_block4a53.PORTAADDR5
address_a[5] => ram_block4a54.PORTAADDR5
address_a[5] => ram_block4a55.PORTAADDR5
address_a[5] => ram_block4a56.PORTAADDR5
address_a[5] => ram_block4a57.PORTAADDR5
address_a[5] => ram_block4a58.PORTAADDR5
address_a[5] => ram_block4a59.PORTAADDR5
address_a[5] => ram_block4a60.PORTAADDR5
address_a[5] => ram_block4a61.PORTAADDR5
address_a[5] => ram_block4a62.PORTAADDR5
address_a[5] => ram_block4a63.PORTAADDR5
address_a[6] => ram_block4a0.PORTAADDR6
address_a[6] => ram_block4a1.PORTAADDR6
address_a[6] => ram_block4a2.PORTAADDR6
address_a[6] => ram_block4a3.PORTAADDR6
address_a[6] => ram_block4a4.PORTAADDR6
address_a[6] => ram_block4a5.PORTAADDR6
address_a[6] => ram_block4a6.PORTAADDR6
address_a[6] => ram_block4a7.PORTAADDR6
address_a[6] => ram_block4a8.PORTAADDR6
address_a[6] => ram_block4a9.PORTAADDR6
address_a[6] => ram_block4a10.PORTAADDR6
address_a[6] => ram_block4a11.PORTAADDR6
address_a[6] => ram_block4a12.PORTAADDR6
address_a[6] => ram_block4a13.PORTAADDR6
address_a[6] => ram_block4a14.PORTAADDR6
address_a[6] => ram_block4a15.PORTAADDR6
address_a[6] => ram_block4a16.PORTAADDR6
address_a[6] => ram_block4a17.PORTAADDR6
address_a[6] => ram_block4a18.PORTAADDR6
address_a[6] => ram_block4a19.PORTAADDR6
address_a[6] => ram_block4a20.PORTAADDR6
address_a[6] => ram_block4a21.PORTAADDR6
address_a[6] => ram_block4a22.PORTAADDR6
address_a[6] => ram_block4a23.PORTAADDR6
address_a[6] => ram_block4a24.PORTAADDR6
address_a[6] => ram_block4a25.PORTAADDR6
address_a[6] => ram_block4a26.PORTAADDR6
address_a[6] => ram_block4a27.PORTAADDR6
address_a[6] => ram_block4a28.PORTAADDR6
address_a[6] => ram_block4a29.PORTAADDR6
address_a[6] => ram_block4a30.PORTAADDR6
address_a[6] => ram_block4a31.PORTAADDR6
address_a[6] => ram_block4a32.PORTAADDR6
address_a[6] => ram_block4a33.PORTAADDR6
address_a[6] => ram_block4a34.PORTAADDR6
address_a[6] => ram_block4a35.PORTAADDR6
address_a[6] => ram_block4a36.PORTAADDR6
address_a[6] => ram_block4a37.PORTAADDR6
address_a[6] => ram_block4a38.PORTAADDR6
address_a[6] => ram_block4a39.PORTAADDR6
address_a[6] => ram_block4a40.PORTAADDR6
address_a[6] => ram_block4a41.PORTAADDR6
address_a[6] => ram_block4a42.PORTAADDR6
address_a[6] => ram_block4a43.PORTAADDR6
address_a[6] => ram_block4a44.PORTAADDR6
address_a[6] => ram_block4a45.PORTAADDR6
address_a[6] => ram_block4a46.PORTAADDR6
address_a[6] => ram_block4a47.PORTAADDR6
address_a[6] => ram_block4a48.PORTAADDR6
address_a[6] => ram_block4a49.PORTAADDR6
address_a[6] => ram_block4a50.PORTAADDR6
address_a[6] => ram_block4a51.PORTAADDR6
address_a[6] => ram_block4a52.PORTAADDR6
address_a[6] => ram_block4a53.PORTAADDR6
address_a[6] => ram_block4a54.PORTAADDR6
address_a[6] => ram_block4a55.PORTAADDR6
address_a[6] => ram_block4a56.PORTAADDR6
address_a[6] => ram_block4a57.PORTAADDR6
address_a[6] => ram_block4a58.PORTAADDR6
address_a[6] => ram_block4a59.PORTAADDR6
address_a[6] => ram_block4a60.PORTAADDR6
address_a[6] => ram_block4a61.PORTAADDR6
address_a[6] => ram_block4a62.PORTAADDR6
address_a[6] => ram_block4a63.PORTAADDR6
address_a[7] => ram_block4a0.PORTAADDR7
address_a[7] => ram_block4a1.PORTAADDR7
address_a[7] => ram_block4a2.PORTAADDR7
address_a[7] => ram_block4a3.PORTAADDR7
address_a[7] => ram_block4a4.PORTAADDR7
address_a[7] => ram_block4a5.PORTAADDR7
address_a[7] => ram_block4a6.PORTAADDR7
address_a[7] => ram_block4a7.PORTAADDR7
address_a[7] => ram_block4a8.PORTAADDR7
address_a[7] => ram_block4a9.PORTAADDR7
address_a[7] => ram_block4a10.PORTAADDR7
address_a[7] => ram_block4a11.PORTAADDR7
address_a[7] => ram_block4a12.PORTAADDR7
address_a[7] => ram_block4a13.PORTAADDR7
address_a[7] => ram_block4a14.PORTAADDR7
address_a[7] => ram_block4a15.PORTAADDR7
address_a[7] => ram_block4a16.PORTAADDR7
address_a[7] => ram_block4a17.PORTAADDR7
address_a[7] => ram_block4a18.PORTAADDR7
address_a[7] => ram_block4a19.PORTAADDR7
address_a[7] => ram_block4a20.PORTAADDR7
address_a[7] => ram_block4a21.PORTAADDR7
address_a[7] => ram_block4a22.PORTAADDR7
address_a[7] => ram_block4a23.PORTAADDR7
address_a[7] => ram_block4a24.PORTAADDR7
address_a[7] => ram_block4a25.PORTAADDR7
address_a[7] => ram_block4a26.PORTAADDR7
address_a[7] => ram_block4a27.PORTAADDR7
address_a[7] => ram_block4a28.PORTAADDR7
address_a[7] => ram_block4a29.PORTAADDR7
address_a[7] => ram_block4a30.PORTAADDR7
address_a[7] => ram_block4a31.PORTAADDR7
address_a[7] => ram_block4a32.PORTAADDR7
address_a[7] => ram_block4a33.PORTAADDR7
address_a[7] => ram_block4a34.PORTAADDR7
address_a[7] => ram_block4a35.PORTAADDR7
address_a[7] => ram_block4a36.PORTAADDR7
address_a[7] => ram_block4a37.PORTAADDR7
address_a[7] => ram_block4a38.PORTAADDR7
address_a[7] => ram_block4a39.PORTAADDR7
address_a[7] => ram_block4a40.PORTAADDR7
address_a[7] => ram_block4a41.PORTAADDR7
address_a[7] => ram_block4a42.PORTAADDR7
address_a[7] => ram_block4a43.PORTAADDR7
address_a[7] => ram_block4a44.PORTAADDR7
address_a[7] => ram_block4a45.PORTAADDR7
address_a[7] => ram_block4a46.PORTAADDR7
address_a[7] => ram_block4a47.PORTAADDR7
address_a[7] => ram_block4a48.PORTAADDR7
address_a[7] => ram_block4a49.PORTAADDR7
address_a[7] => ram_block4a50.PORTAADDR7
address_a[7] => ram_block4a51.PORTAADDR7
address_a[7] => ram_block4a52.PORTAADDR7
address_a[7] => ram_block4a53.PORTAADDR7
address_a[7] => ram_block4a54.PORTAADDR7
address_a[7] => ram_block4a55.PORTAADDR7
address_a[7] => ram_block4a56.PORTAADDR7
address_a[7] => ram_block4a57.PORTAADDR7
address_a[7] => ram_block4a58.PORTAADDR7
address_a[7] => ram_block4a59.PORTAADDR7
address_a[7] => ram_block4a60.PORTAADDR7
address_a[7] => ram_block4a61.PORTAADDR7
address_a[7] => ram_block4a62.PORTAADDR7
address_a[7] => ram_block4a63.PORTAADDR7
address_a[8] => address_reg_a[0].DATAIN
address_a[8] => decode_1oa:decode5.data[0]
address_a[8] => decode_1oa:decode_a.data[0]
address_b[0] => ram_block4a0.PORTBADDR
address_b[0] => ram_block4a1.PORTBADDR
address_b[0] => ram_block4a2.PORTBADDR
address_b[0] => ram_block4a3.PORTBADDR
address_b[0] => ram_block4a4.PORTBADDR
address_b[0] => ram_block4a5.PORTBADDR
address_b[0] => ram_block4a6.PORTBADDR
address_b[0] => ram_block4a7.PORTBADDR
address_b[0] => ram_block4a8.PORTBADDR
address_b[0] => ram_block4a9.PORTBADDR
address_b[0] => ram_block4a10.PORTBADDR
address_b[0] => ram_block4a11.PORTBADDR
address_b[0] => ram_block4a12.PORTBADDR
address_b[0] => ram_block4a13.PORTBADDR
address_b[0] => ram_block4a14.PORTBADDR
address_b[0] => ram_block4a15.PORTBADDR
address_b[0] => ram_block4a16.PORTBADDR
address_b[0] => ram_block4a17.PORTBADDR
address_b[0] => ram_block4a18.PORTBADDR
address_b[0] => ram_block4a19.PORTBADDR
address_b[0] => ram_block4a20.PORTBADDR
address_b[0] => ram_block4a21.PORTBADDR
address_b[0] => ram_block4a22.PORTBADDR
address_b[0] => ram_block4a23.PORTBADDR
address_b[0] => ram_block4a24.PORTBADDR
address_b[0] => ram_block4a25.PORTBADDR
address_b[0] => ram_block4a26.PORTBADDR
address_b[0] => ram_block4a27.PORTBADDR
address_b[0] => ram_block4a28.PORTBADDR
address_b[0] => ram_block4a29.PORTBADDR
address_b[0] => ram_block4a30.PORTBADDR
address_b[0] => ram_block4a31.PORTBADDR
address_b[0] => ram_block4a32.PORTBADDR
address_b[0] => ram_block4a33.PORTBADDR
address_b[0] => ram_block4a34.PORTBADDR
address_b[0] => ram_block4a35.PORTBADDR
address_b[0] => ram_block4a36.PORTBADDR
address_b[0] => ram_block4a37.PORTBADDR
address_b[0] => ram_block4a38.PORTBADDR
address_b[0] => ram_block4a39.PORTBADDR
address_b[0] => ram_block4a40.PORTBADDR
address_b[0] => ram_block4a41.PORTBADDR
address_b[0] => ram_block4a42.PORTBADDR
address_b[0] => ram_block4a43.PORTBADDR
address_b[0] => ram_block4a44.PORTBADDR
address_b[0] => ram_block4a45.PORTBADDR
address_b[0] => ram_block4a46.PORTBADDR
address_b[0] => ram_block4a47.PORTBADDR
address_b[0] => ram_block4a48.PORTBADDR
address_b[0] => ram_block4a49.PORTBADDR
address_b[0] => ram_block4a50.PORTBADDR
address_b[0] => ram_block4a51.PORTBADDR
address_b[0] => ram_block4a52.PORTBADDR
address_b[0] => ram_block4a53.PORTBADDR
address_b[0] => ram_block4a54.PORTBADDR
address_b[0] => ram_block4a55.PORTBADDR
address_b[0] => ram_block4a56.PORTBADDR
address_b[0] => ram_block4a57.PORTBADDR
address_b[0] => ram_block4a58.PORTBADDR
address_b[0] => ram_block4a59.PORTBADDR
address_b[0] => ram_block4a60.PORTBADDR
address_b[0] => ram_block4a61.PORTBADDR
address_b[0] => ram_block4a62.PORTBADDR
address_b[0] => ram_block4a63.PORTBADDR
address_b[1] => ram_block4a0.PORTBADDR1
address_b[1] => ram_block4a1.PORTBADDR1
address_b[1] => ram_block4a2.PORTBADDR1
address_b[1] => ram_block4a3.PORTBADDR1
address_b[1] => ram_block4a4.PORTBADDR1
address_b[1] => ram_block4a5.PORTBADDR1
address_b[1] => ram_block4a6.PORTBADDR1
address_b[1] => ram_block4a7.PORTBADDR1
address_b[1] => ram_block4a8.PORTBADDR1
address_b[1] => ram_block4a9.PORTBADDR1
address_b[1] => ram_block4a10.PORTBADDR1
address_b[1] => ram_block4a11.PORTBADDR1
address_b[1] => ram_block4a12.PORTBADDR1
address_b[1] => ram_block4a13.PORTBADDR1
address_b[1] => ram_block4a14.PORTBADDR1
address_b[1] => ram_block4a15.PORTBADDR1
address_b[1] => ram_block4a16.PORTBADDR1
address_b[1] => ram_block4a17.PORTBADDR1
address_b[1] => ram_block4a18.PORTBADDR1
address_b[1] => ram_block4a19.PORTBADDR1
address_b[1] => ram_block4a20.PORTBADDR1
address_b[1] => ram_block4a21.PORTBADDR1
address_b[1] => ram_block4a22.PORTBADDR1
address_b[1] => ram_block4a23.PORTBADDR1
address_b[1] => ram_block4a24.PORTBADDR1
address_b[1] => ram_block4a25.PORTBADDR1
address_b[1] => ram_block4a26.PORTBADDR1
address_b[1] => ram_block4a27.PORTBADDR1
address_b[1] => ram_block4a28.PORTBADDR1
address_b[1] => ram_block4a29.PORTBADDR1
address_b[1] => ram_block4a30.PORTBADDR1
address_b[1] => ram_block4a31.PORTBADDR1
address_b[1] => ram_block4a32.PORTBADDR1
address_b[1] => ram_block4a33.PORTBADDR1
address_b[1] => ram_block4a34.PORTBADDR1
address_b[1] => ram_block4a35.PORTBADDR1
address_b[1] => ram_block4a36.PORTBADDR1
address_b[1] => ram_block4a37.PORTBADDR1
address_b[1] => ram_block4a38.PORTBADDR1
address_b[1] => ram_block4a39.PORTBADDR1
address_b[1] => ram_block4a40.PORTBADDR1
address_b[1] => ram_block4a41.PORTBADDR1
address_b[1] => ram_block4a42.PORTBADDR1
address_b[1] => ram_block4a43.PORTBADDR1
address_b[1] => ram_block4a44.PORTBADDR1
address_b[1] => ram_block4a45.PORTBADDR1
address_b[1] => ram_block4a46.PORTBADDR1
address_b[1] => ram_block4a47.PORTBADDR1
address_b[1] => ram_block4a48.PORTBADDR1
address_b[1] => ram_block4a49.PORTBADDR1
address_b[1] => ram_block4a50.PORTBADDR1
address_b[1] => ram_block4a51.PORTBADDR1
address_b[1] => ram_block4a52.PORTBADDR1
address_b[1] => ram_block4a53.PORTBADDR1
address_b[1] => ram_block4a54.PORTBADDR1
address_b[1] => ram_block4a55.PORTBADDR1
address_b[1] => ram_block4a56.PORTBADDR1
address_b[1] => ram_block4a57.PORTBADDR1
address_b[1] => ram_block4a58.PORTBADDR1
address_b[1] => ram_block4a59.PORTBADDR1
address_b[1] => ram_block4a60.PORTBADDR1
address_b[1] => ram_block4a61.PORTBADDR1
address_b[1] => ram_block4a62.PORTBADDR1
address_b[1] => ram_block4a63.PORTBADDR1
address_b[2] => ram_block4a0.PORTBADDR2
address_b[2] => ram_block4a1.PORTBADDR2
address_b[2] => ram_block4a2.PORTBADDR2
address_b[2] => ram_block4a3.PORTBADDR2
address_b[2] => ram_block4a4.PORTBADDR2
address_b[2] => ram_block4a5.PORTBADDR2
address_b[2] => ram_block4a6.PORTBADDR2
address_b[2] => ram_block4a7.PORTBADDR2
address_b[2] => ram_block4a8.PORTBADDR2
address_b[2] => ram_block4a9.PORTBADDR2
address_b[2] => ram_block4a10.PORTBADDR2
address_b[2] => ram_block4a11.PORTBADDR2
address_b[2] => ram_block4a12.PORTBADDR2
address_b[2] => ram_block4a13.PORTBADDR2
address_b[2] => ram_block4a14.PORTBADDR2
address_b[2] => ram_block4a15.PORTBADDR2
address_b[2] => ram_block4a16.PORTBADDR2
address_b[2] => ram_block4a17.PORTBADDR2
address_b[2] => ram_block4a18.PORTBADDR2
address_b[2] => ram_block4a19.PORTBADDR2
address_b[2] => ram_block4a20.PORTBADDR2
address_b[2] => ram_block4a21.PORTBADDR2
address_b[2] => ram_block4a22.PORTBADDR2
address_b[2] => ram_block4a23.PORTBADDR2
address_b[2] => ram_block4a24.PORTBADDR2
address_b[2] => ram_block4a25.PORTBADDR2
address_b[2] => ram_block4a26.PORTBADDR2
address_b[2] => ram_block4a27.PORTBADDR2
address_b[2] => ram_block4a28.PORTBADDR2
address_b[2] => ram_block4a29.PORTBADDR2
address_b[2] => ram_block4a30.PORTBADDR2
address_b[2] => ram_block4a31.PORTBADDR2
address_b[2] => ram_block4a32.PORTBADDR2
address_b[2] => ram_block4a33.PORTBADDR2
address_b[2] => ram_block4a34.PORTBADDR2
address_b[2] => ram_block4a35.PORTBADDR2
address_b[2] => ram_block4a36.PORTBADDR2
address_b[2] => ram_block4a37.PORTBADDR2
address_b[2] => ram_block4a38.PORTBADDR2
address_b[2] => ram_block4a39.PORTBADDR2
address_b[2] => ram_block4a40.PORTBADDR2
address_b[2] => ram_block4a41.PORTBADDR2
address_b[2] => ram_block4a42.PORTBADDR2
address_b[2] => ram_block4a43.PORTBADDR2
address_b[2] => ram_block4a44.PORTBADDR2
address_b[2] => ram_block4a45.PORTBADDR2
address_b[2] => ram_block4a46.PORTBADDR2
address_b[2] => ram_block4a47.PORTBADDR2
address_b[2] => ram_block4a48.PORTBADDR2
address_b[2] => ram_block4a49.PORTBADDR2
address_b[2] => ram_block4a50.PORTBADDR2
address_b[2] => ram_block4a51.PORTBADDR2
address_b[2] => ram_block4a52.PORTBADDR2
address_b[2] => ram_block4a53.PORTBADDR2
address_b[2] => ram_block4a54.PORTBADDR2
address_b[2] => ram_block4a55.PORTBADDR2
address_b[2] => ram_block4a56.PORTBADDR2
address_b[2] => ram_block4a57.PORTBADDR2
address_b[2] => ram_block4a58.PORTBADDR2
address_b[2] => ram_block4a59.PORTBADDR2
address_b[2] => ram_block4a60.PORTBADDR2
address_b[2] => ram_block4a61.PORTBADDR2
address_b[2] => ram_block4a62.PORTBADDR2
address_b[2] => ram_block4a63.PORTBADDR2
address_b[3] => ram_block4a0.PORTBADDR3
address_b[3] => ram_block4a1.PORTBADDR3
address_b[3] => ram_block4a2.PORTBADDR3
address_b[3] => ram_block4a3.PORTBADDR3
address_b[3] => ram_block4a4.PORTBADDR3
address_b[3] => ram_block4a5.PORTBADDR3
address_b[3] => ram_block4a6.PORTBADDR3
address_b[3] => ram_block4a7.PORTBADDR3
address_b[3] => ram_block4a8.PORTBADDR3
address_b[3] => ram_block4a9.PORTBADDR3
address_b[3] => ram_block4a10.PORTBADDR3
address_b[3] => ram_block4a11.PORTBADDR3
address_b[3] => ram_block4a12.PORTBADDR3
address_b[3] => ram_block4a13.PORTBADDR3
address_b[3] => ram_block4a14.PORTBADDR3
address_b[3] => ram_block4a15.PORTBADDR3
address_b[3] => ram_block4a16.PORTBADDR3
address_b[3] => ram_block4a17.PORTBADDR3
address_b[3] => ram_block4a18.PORTBADDR3
address_b[3] => ram_block4a19.PORTBADDR3
address_b[3] => ram_block4a20.PORTBADDR3
address_b[3] => ram_block4a21.PORTBADDR3
address_b[3] => ram_block4a22.PORTBADDR3
address_b[3] => ram_block4a23.PORTBADDR3
address_b[3] => ram_block4a24.PORTBADDR3
address_b[3] => ram_block4a25.PORTBADDR3
address_b[3] => ram_block4a26.PORTBADDR3
address_b[3] => ram_block4a27.PORTBADDR3
address_b[3] => ram_block4a28.PORTBADDR3
address_b[3] => ram_block4a29.PORTBADDR3
address_b[3] => ram_block4a30.PORTBADDR3
address_b[3] => ram_block4a31.PORTBADDR3
address_b[3] => ram_block4a32.PORTBADDR3
address_b[3] => ram_block4a33.PORTBADDR3
address_b[3] => ram_block4a34.PORTBADDR3
address_b[3] => ram_block4a35.PORTBADDR3
address_b[3] => ram_block4a36.PORTBADDR3
address_b[3] => ram_block4a37.PORTBADDR3
address_b[3] => ram_block4a38.PORTBADDR3
address_b[3] => ram_block4a39.PORTBADDR3
address_b[3] => ram_block4a40.PORTBADDR3
address_b[3] => ram_block4a41.PORTBADDR3
address_b[3] => ram_block4a42.PORTBADDR3
address_b[3] => ram_block4a43.PORTBADDR3
address_b[3] => ram_block4a44.PORTBADDR3
address_b[3] => ram_block4a45.PORTBADDR3
address_b[3] => ram_block4a46.PORTBADDR3
address_b[3] => ram_block4a47.PORTBADDR3
address_b[3] => ram_block4a48.PORTBADDR3
address_b[3] => ram_block4a49.PORTBADDR3
address_b[3] => ram_block4a50.PORTBADDR3
address_b[3] => ram_block4a51.PORTBADDR3
address_b[3] => ram_block4a52.PORTBADDR3
address_b[3] => ram_block4a53.PORTBADDR3
address_b[3] => ram_block4a54.PORTBADDR3
address_b[3] => ram_block4a55.PORTBADDR3
address_b[3] => ram_block4a56.PORTBADDR3
address_b[3] => ram_block4a57.PORTBADDR3
address_b[3] => ram_block4a58.PORTBADDR3
address_b[3] => ram_block4a59.PORTBADDR3
address_b[3] => ram_block4a60.PORTBADDR3
address_b[3] => ram_block4a61.PORTBADDR3
address_b[3] => ram_block4a62.PORTBADDR3
address_b[3] => ram_block4a63.PORTBADDR3
address_b[4] => ram_block4a0.PORTBADDR4
address_b[4] => ram_block4a1.PORTBADDR4
address_b[4] => ram_block4a2.PORTBADDR4
address_b[4] => ram_block4a3.PORTBADDR4
address_b[4] => ram_block4a4.PORTBADDR4
address_b[4] => ram_block4a5.PORTBADDR4
address_b[4] => ram_block4a6.PORTBADDR4
address_b[4] => ram_block4a7.PORTBADDR4
address_b[4] => ram_block4a8.PORTBADDR4
address_b[4] => ram_block4a9.PORTBADDR4
address_b[4] => ram_block4a10.PORTBADDR4
address_b[4] => ram_block4a11.PORTBADDR4
address_b[4] => ram_block4a12.PORTBADDR4
address_b[4] => ram_block4a13.PORTBADDR4
address_b[4] => ram_block4a14.PORTBADDR4
address_b[4] => ram_block4a15.PORTBADDR4
address_b[4] => ram_block4a16.PORTBADDR4
address_b[4] => ram_block4a17.PORTBADDR4
address_b[4] => ram_block4a18.PORTBADDR4
address_b[4] => ram_block4a19.PORTBADDR4
address_b[4] => ram_block4a20.PORTBADDR4
address_b[4] => ram_block4a21.PORTBADDR4
address_b[4] => ram_block4a22.PORTBADDR4
address_b[4] => ram_block4a23.PORTBADDR4
address_b[4] => ram_block4a24.PORTBADDR4
address_b[4] => ram_block4a25.PORTBADDR4
address_b[4] => ram_block4a26.PORTBADDR4
address_b[4] => ram_block4a27.PORTBADDR4
address_b[4] => ram_block4a28.PORTBADDR4
address_b[4] => ram_block4a29.PORTBADDR4
address_b[4] => ram_block4a30.PORTBADDR4
address_b[4] => ram_block4a31.PORTBADDR4
address_b[4] => ram_block4a32.PORTBADDR4
address_b[4] => ram_block4a33.PORTBADDR4
address_b[4] => ram_block4a34.PORTBADDR4
address_b[4] => ram_block4a35.PORTBADDR4
address_b[4] => ram_block4a36.PORTBADDR4
address_b[4] => ram_block4a37.PORTBADDR4
address_b[4] => ram_block4a38.PORTBADDR4
address_b[4] => ram_block4a39.PORTBADDR4
address_b[4] => ram_block4a40.PORTBADDR4
address_b[4] => ram_block4a41.PORTBADDR4
address_b[4] => ram_block4a42.PORTBADDR4
address_b[4] => ram_block4a43.PORTBADDR4
address_b[4] => ram_block4a44.PORTBADDR4
address_b[4] => ram_block4a45.PORTBADDR4
address_b[4] => ram_block4a46.PORTBADDR4
address_b[4] => ram_block4a47.PORTBADDR4
address_b[4] => ram_block4a48.PORTBADDR4
address_b[4] => ram_block4a49.PORTBADDR4
address_b[4] => ram_block4a50.PORTBADDR4
address_b[4] => ram_block4a51.PORTBADDR4
address_b[4] => ram_block4a52.PORTBADDR4
address_b[4] => ram_block4a53.PORTBADDR4
address_b[4] => ram_block4a54.PORTBADDR4
address_b[4] => ram_block4a55.PORTBADDR4
address_b[4] => ram_block4a56.PORTBADDR4
address_b[4] => ram_block4a57.PORTBADDR4
address_b[4] => ram_block4a58.PORTBADDR4
address_b[4] => ram_block4a59.PORTBADDR4
address_b[4] => ram_block4a60.PORTBADDR4
address_b[4] => ram_block4a61.PORTBADDR4
address_b[4] => ram_block4a62.PORTBADDR4
address_b[4] => ram_block4a63.PORTBADDR4
address_b[5] => ram_block4a0.PORTBADDR5
address_b[5] => ram_block4a1.PORTBADDR5
address_b[5] => ram_block4a2.PORTBADDR5
address_b[5] => ram_block4a3.PORTBADDR5
address_b[5] => ram_block4a4.PORTBADDR5
address_b[5] => ram_block4a5.PORTBADDR5
address_b[5] => ram_block4a6.PORTBADDR5
address_b[5] => ram_block4a7.PORTBADDR5
address_b[5] => ram_block4a8.PORTBADDR5
address_b[5] => ram_block4a9.PORTBADDR5
address_b[5] => ram_block4a10.PORTBADDR5
address_b[5] => ram_block4a11.PORTBADDR5
address_b[5] => ram_block4a12.PORTBADDR5
address_b[5] => ram_block4a13.PORTBADDR5
address_b[5] => ram_block4a14.PORTBADDR5
address_b[5] => ram_block4a15.PORTBADDR5
address_b[5] => ram_block4a16.PORTBADDR5
address_b[5] => ram_block4a17.PORTBADDR5
address_b[5] => ram_block4a18.PORTBADDR5
address_b[5] => ram_block4a19.PORTBADDR5
address_b[5] => ram_block4a20.PORTBADDR5
address_b[5] => ram_block4a21.PORTBADDR5
address_b[5] => ram_block4a22.PORTBADDR5
address_b[5] => ram_block4a23.PORTBADDR5
address_b[5] => ram_block4a24.PORTBADDR5
address_b[5] => ram_block4a25.PORTBADDR5
address_b[5] => ram_block4a26.PORTBADDR5
address_b[5] => ram_block4a27.PORTBADDR5
address_b[5] => ram_block4a28.PORTBADDR5
address_b[5] => ram_block4a29.PORTBADDR5
address_b[5] => ram_block4a30.PORTBADDR5
address_b[5] => ram_block4a31.PORTBADDR5
address_b[5] => ram_block4a32.PORTBADDR5
address_b[5] => ram_block4a33.PORTBADDR5
address_b[5] => ram_block4a34.PORTBADDR5
address_b[5] => ram_block4a35.PORTBADDR5
address_b[5] => ram_block4a36.PORTBADDR5
address_b[5] => ram_block4a37.PORTBADDR5
address_b[5] => ram_block4a38.PORTBADDR5
address_b[5] => ram_block4a39.PORTBADDR5
address_b[5] => ram_block4a40.PORTBADDR5
address_b[5] => ram_block4a41.PORTBADDR5
address_b[5] => ram_block4a42.PORTBADDR5
address_b[5] => ram_block4a43.PORTBADDR5
address_b[5] => ram_block4a44.PORTBADDR5
address_b[5] => ram_block4a45.PORTBADDR5
address_b[5] => ram_block4a46.PORTBADDR5
address_b[5] => ram_block4a47.PORTBADDR5
address_b[5] => ram_block4a48.PORTBADDR5
address_b[5] => ram_block4a49.PORTBADDR5
address_b[5] => ram_block4a50.PORTBADDR5
address_b[5] => ram_block4a51.PORTBADDR5
address_b[5] => ram_block4a52.PORTBADDR5
address_b[5] => ram_block4a53.PORTBADDR5
address_b[5] => ram_block4a54.PORTBADDR5
address_b[5] => ram_block4a55.PORTBADDR5
address_b[5] => ram_block4a56.PORTBADDR5
address_b[5] => ram_block4a57.PORTBADDR5
address_b[5] => ram_block4a58.PORTBADDR5
address_b[5] => ram_block4a59.PORTBADDR5
address_b[5] => ram_block4a60.PORTBADDR5
address_b[5] => ram_block4a61.PORTBADDR5
address_b[5] => ram_block4a62.PORTBADDR5
address_b[5] => ram_block4a63.PORTBADDR5
address_b[6] => ram_block4a0.PORTBADDR6
address_b[6] => ram_block4a1.PORTBADDR6
address_b[6] => ram_block4a2.PORTBADDR6
address_b[6] => ram_block4a3.PORTBADDR6
address_b[6] => ram_block4a4.PORTBADDR6
address_b[6] => ram_block4a5.PORTBADDR6
address_b[6] => ram_block4a6.PORTBADDR6
address_b[6] => ram_block4a7.PORTBADDR6
address_b[6] => ram_block4a8.PORTBADDR6
address_b[6] => ram_block4a9.PORTBADDR6
address_b[6] => ram_block4a10.PORTBADDR6
address_b[6] => ram_block4a11.PORTBADDR6
address_b[6] => ram_block4a12.PORTBADDR6
address_b[6] => ram_block4a13.PORTBADDR6
address_b[6] => ram_block4a14.PORTBADDR6
address_b[6] => ram_block4a15.PORTBADDR6
address_b[6] => ram_block4a16.PORTBADDR6
address_b[6] => ram_block4a17.PORTBADDR6
address_b[6] => ram_block4a18.PORTBADDR6
address_b[6] => ram_block4a19.PORTBADDR6
address_b[6] => ram_block4a20.PORTBADDR6
address_b[6] => ram_block4a21.PORTBADDR6
address_b[6] => ram_block4a22.PORTBADDR6
address_b[6] => ram_block4a23.PORTBADDR6
address_b[6] => ram_block4a24.PORTBADDR6
address_b[6] => ram_block4a25.PORTBADDR6
address_b[6] => ram_block4a26.PORTBADDR6
address_b[6] => ram_block4a27.PORTBADDR6
address_b[6] => ram_block4a28.PORTBADDR6
address_b[6] => ram_block4a29.PORTBADDR6
address_b[6] => ram_block4a30.PORTBADDR6
address_b[6] => ram_block4a31.PORTBADDR6
address_b[6] => ram_block4a32.PORTBADDR6
address_b[6] => ram_block4a33.PORTBADDR6
address_b[6] => ram_block4a34.PORTBADDR6
address_b[6] => ram_block4a35.PORTBADDR6
address_b[6] => ram_block4a36.PORTBADDR6
address_b[6] => ram_block4a37.PORTBADDR6
address_b[6] => ram_block4a38.PORTBADDR6
address_b[6] => ram_block4a39.PORTBADDR6
address_b[6] => ram_block4a40.PORTBADDR6
address_b[6] => ram_block4a41.PORTBADDR6
address_b[6] => ram_block4a42.PORTBADDR6
address_b[6] => ram_block4a43.PORTBADDR6
address_b[6] => ram_block4a44.PORTBADDR6
address_b[6] => ram_block4a45.PORTBADDR6
address_b[6] => ram_block4a46.PORTBADDR6
address_b[6] => ram_block4a47.PORTBADDR6
address_b[6] => ram_block4a48.PORTBADDR6
address_b[6] => ram_block4a49.PORTBADDR6
address_b[6] => ram_block4a50.PORTBADDR6
address_b[6] => ram_block4a51.PORTBADDR6
address_b[6] => ram_block4a52.PORTBADDR6
address_b[6] => ram_block4a53.PORTBADDR6
address_b[6] => ram_block4a54.PORTBADDR6
address_b[6] => ram_block4a55.PORTBADDR6
address_b[6] => ram_block4a56.PORTBADDR6
address_b[6] => ram_block4a57.PORTBADDR6
address_b[6] => ram_block4a58.PORTBADDR6
address_b[6] => ram_block4a59.PORTBADDR6
address_b[6] => ram_block4a60.PORTBADDR6
address_b[6] => ram_block4a61.PORTBADDR6
address_b[6] => ram_block4a62.PORTBADDR6
address_b[6] => ram_block4a63.PORTBADDR6
address_b[7] => ram_block4a0.PORTBADDR7
address_b[7] => ram_block4a1.PORTBADDR7
address_b[7] => ram_block4a2.PORTBADDR7
address_b[7] => ram_block4a3.PORTBADDR7
address_b[7] => ram_block4a4.PORTBADDR7
address_b[7] => ram_block4a5.PORTBADDR7
address_b[7] => ram_block4a6.PORTBADDR7
address_b[7] => ram_block4a7.PORTBADDR7
address_b[7] => ram_block4a8.PORTBADDR7
address_b[7] => ram_block4a9.PORTBADDR7
address_b[7] => ram_block4a10.PORTBADDR7
address_b[7] => ram_block4a11.PORTBADDR7
address_b[7] => ram_block4a12.PORTBADDR7
address_b[7] => ram_block4a13.PORTBADDR7
address_b[7] => ram_block4a14.PORTBADDR7
address_b[7] => ram_block4a15.PORTBADDR7
address_b[7] => ram_block4a16.PORTBADDR7
address_b[7] => ram_block4a17.PORTBADDR7
address_b[7] => ram_block4a18.PORTBADDR7
address_b[7] => ram_block4a19.PORTBADDR7
address_b[7] => ram_block4a20.PORTBADDR7
address_b[7] => ram_block4a21.PORTBADDR7
address_b[7] => ram_block4a22.PORTBADDR7
address_b[7] => ram_block4a23.PORTBADDR7
address_b[7] => ram_block4a24.PORTBADDR7
address_b[7] => ram_block4a25.PORTBADDR7
address_b[7] => ram_block4a26.PORTBADDR7
address_b[7] => ram_block4a27.PORTBADDR7
address_b[7] => ram_block4a28.PORTBADDR7
address_b[7] => ram_block4a29.PORTBADDR7
address_b[7] => ram_block4a30.PORTBADDR7
address_b[7] => ram_block4a31.PORTBADDR7
address_b[7] => ram_block4a32.PORTBADDR7
address_b[7] => ram_block4a33.PORTBADDR7
address_b[7] => ram_block4a34.PORTBADDR7
address_b[7] => ram_block4a35.PORTBADDR7
address_b[7] => ram_block4a36.PORTBADDR7
address_b[7] => ram_block4a37.PORTBADDR7
address_b[7] => ram_block4a38.PORTBADDR7
address_b[7] => ram_block4a39.PORTBADDR7
address_b[7] => ram_block4a40.PORTBADDR7
address_b[7] => ram_block4a41.PORTBADDR7
address_b[7] => ram_block4a42.PORTBADDR7
address_b[7] => ram_block4a43.PORTBADDR7
address_b[7] => ram_block4a44.PORTBADDR7
address_b[7] => ram_block4a45.PORTBADDR7
address_b[7] => ram_block4a46.PORTBADDR7
address_b[7] => ram_block4a47.PORTBADDR7
address_b[7] => ram_block4a48.PORTBADDR7
address_b[7] => ram_block4a49.PORTBADDR7
address_b[7] => ram_block4a50.PORTBADDR7
address_b[7] => ram_block4a51.PORTBADDR7
address_b[7] => ram_block4a52.PORTBADDR7
address_b[7] => ram_block4a53.PORTBADDR7
address_b[7] => ram_block4a54.PORTBADDR7
address_b[7] => ram_block4a55.PORTBADDR7
address_b[7] => ram_block4a56.PORTBADDR7
address_b[7] => ram_block4a57.PORTBADDR7
address_b[7] => ram_block4a58.PORTBADDR7
address_b[7] => ram_block4a59.PORTBADDR7
address_b[7] => ram_block4a60.PORTBADDR7
address_b[7] => ram_block4a61.PORTBADDR7
address_b[7] => ram_block4a62.PORTBADDR7
address_b[7] => ram_block4a63.PORTBADDR7
address_b[8] => address_reg_b[0].DATAIN
address_b[8] => decode_1oa:decode6.data[0]
address_b[8] => decode_1oa:decode_b.data[0]
clock0 => ram_block4a0.CLK0
clock0 => ram_block4a1.CLK0
clock0 => ram_block4a2.CLK0
clock0 => ram_block4a3.CLK0
clock0 => ram_block4a4.CLK0
clock0 => ram_block4a5.CLK0
clock0 => ram_block4a6.CLK0
clock0 => ram_block4a7.CLK0
clock0 => ram_block4a8.CLK0
clock0 => ram_block4a9.CLK0
clock0 => ram_block4a10.CLK0
clock0 => ram_block4a11.CLK0
clock0 => ram_block4a12.CLK0
clock0 => ram_block4a13.CLK0
clock0 => ram_block4a14.CLK0
clock0 => ram_block4a15.CLK0
clock0 => ram_block4a16.CLK0
clock0 => ram_block4a17.CLK0
clock0 => ram_block4a18.CLK0
clock0 => ram_block4a19.CLK0
clock0 => ram_block4a20.CLK0
clock0 => ram_block4a21.CLK0
clock0 => ram_block4a22.CLK0
clock0 => ram_block4a23.CLK0
clock0 => ram_block4a24.CLK0
clock0 => ram_block4a25.CLK0
clock0 => ram_block4a26.CLK0
clock0 => ram_block4a27.CLK0
clock0 => ram_block4a28.CLK0
clock0 => ram_block4a29.CLK0
clock0 => ram_block4a30.CLK0
clock0 => ram_block4a31.CLK0
clock0 => ram_block4a32.CLK0
clock0 => ram_block4a33.CLK0
clock0 => ram_block4a34.CLK0
clock0 => ram_block4a35.CLK0
clock0 => ram_block4a36.CLK0
clock0 => ram_block4a37.CLK0
clock0 => ram_block4a38.CLK0
clock0 => ram_block4a39.CLK0
clock0 => ram_block4a40.CLK0
clock0 => ram_block4a41.CLK0
clock0 => ram_block4a42.CLK0
clock0 => ram_block4a43.CLK0
clock0 => ram_block4a44.CLK0
clock0 => ram_block4a45.CLK0
clock0 => ram_block4a46.CLK0
clock0 => ram_block4a47.CLK0
clock0 => ram_block4a48.CLK0
clock0 => ram_block4a49.CLK0
clock0 => ram_block4a50.CLK0
clock0 => ram_block4a51.CLK0
clock0 => ram_block4a52.CLK0
clock0 => ram_block4a53.CLK0
clock0 => ram_block4a54.CLK0
clock0 => ram_block4a55.CLK0
clock0 => ram_block4a56.CLK0
clock0 => ram_block4a57.CLK0
clock0 => ram_block4a58.CLK0
clock0 => ram_block4a59.CLK0
clock0 => ram_block4a60.CLK0
clock0 => ram_block4a61.CLK0
clock0 => ram_block4a62.CLK0
clock0 => ram_block4a63.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block4a0.CLK1
clock1 => ram_block4a1.CLK1
clock1 => ram_block4a2.CLK1
clock1 => ram_block4a3.CLK1
clock1 => ram_block4a4.CLK1
clock1 => ram_block4a5.CLK1
clock1 => ram_block4a6.CLK1
clock1 => ram_block4a7.CLK1
clock1 => ram_block4a8.CLK1
clock1 => ram_block4a9.CLK1
clock1 => ram_block4a10.CLK1
clock1 => ram_block4a11.CLK1
clock1 => ram_block4a12.CLK1
clock1 => ram_block4a13.CLK1
clock1 => ram_block4a14.CLK1
clock1 => ram_block4a15.CLK1
clock1 => ram_block4a16.CLK1
clock1 => ram_block4a17.CLK1
clock1 => ram_block4a18.CLK1
clock1 => ram_block4a19.CLK1
clock1 => ram_block4a20.CLK1
clock1 => ram_block4a21.CLK1
clock1 => ram_block4a22.CLK1
clock1 => ram_block4a23.CLK1
clock1 => ram_block4a24.CLK1
clock1 => ram_block4a25.CLK1
clock1 => ram_block4a26.CLK1
clock1 => ram_block4a27.CLK1
clock1 => ram_block4a28.CLK1
clock1 => ram_block4a29.CLK1
clock1 => ram_block4a30.CLK1
clock1 => ram_block4a31.CLK1
clock1 => ram_block4a32.CLK1
clock1 => ram_block4a33.CLK1
clock1 => ram_block4a34.CLK1
clock1 => ram_block4a35.CLK1
clock1 => ram_block4a36.CLK1
clock1 => ram_block4a37.CLK1
clock1 => ram_block4a38.CLK1
clock1 => ram_block4a39.CLK1
clock1 => ram_block4a40.CLK1
clock1 => ram_block4a41.CLK1
clock1 => ram_block4a42.CLK1
clock1 => ram_block4a43.CLK1
clock1 => ram_block4a44.CLK1
clock1 => ram_block4a45.CLK1
clock1 => ram_block4a46.CLK1
clock1 => ram_block4a47.CLK1
clock1 => ram_block4a48.CLK1
clock1 => ram_block4a49.CLK1
clock1 => ram_block4a50.CLK1
clock1 => ram_block4a51.CLK1
clock1 => ram_block4a52.CLK1
clock1 => ram_block4a53.CLK1
clock1 => ram_block4a54.CLK1
clock1 => ram_block4a55.CLK1
clock1 => ram_block4a56.CLK1
clock1 => ram_block4a57.CLK1
clock1 => ram_block4a58.CLK1
clock1 => ram_block4a59.CLK1
clock1 => ram_block4a60.CLK1
clock1 => ram_block4a61.CLK1
clock1 => ram_block4a62.CLK1
clock1 => ram_block4a63.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block4a0.PORTADATAIN
data_a[0] => ram_block4a32.PORTADATAIN
data_a[1] => ram_block4a1.PORTADATAIN
data_a[1] => ram_block4a33.PORTADATAIN
data_a[2] => ram_block4a2.PORTADATAIN
data_a[2] => ram_block4a34.PORTADATAIN
data_a[3] => ram_block4a3.PORTADATAIN
data_a[3] => ram_block4a35.PORTADATAIN
data_a[4] => ram_block4a4.PORTADATAIN
data_a[4] => ram_block4a36.PORTADATAIN
data_a[5] => ram_block4a5.PORTADATAIN
data_a[5] => ram_block4a37.PORTADATAIN
data_a[6] => ram_block4a6.PORTADATAIN
data_a[6] => ram_block4a38.PORTADATAIN
data_a[7] => ram_block4a7.PORTADATAIN
data_a[7] => ram_block4a39.PORTADATAIN
data_a[8] => ram_block4a8.PORTADATAIN
data_a[8] => ram_block4a40.PORTADATAIN
data_a[9] => ram_block4a9.PORTADATAIN
data_a[9] => ram_block4a41.PORTADATAIN
data_a[10] => ram_block4a10.PORTADATAIN
data_a[10] => ram_block4a42.PORTADATAIN
data_a[11] => ram_block4a11.PORTADATAIN
data_a[11] => ram_block4a43.PORTADATAIN
data_a[12] => ram_block4a12.PORTADATAIN
data_a[12] => ram_block4a44.PORTADATAIN
data_a[13] => ram_block4a13.PORTADATAIN
data_a[13] => ram_block4a45.PORTADATAIN
data_a[14] => ram_block4a14.PORTADATAIN
data_a[14] => ram_block4a46.PORTADATAIN
data_a[15] => ram_block4a15.PORTADATAIN
data_a[15] => ram_block4a47.PORTADATAIN
data_a[16] => ram_block4a16.PORTADATAIN
data_a[16] => ram_block4a48.PORTADATAIN
data_a[17] => ram_block4a17.PORTADATAIN
data_a[17] => ram_block4a49.PORTADATAIN
data_a[18] => ram_block4a18.PORTADATAIN
data_a[18] => ram_block4a50.PORTADATAIN
data_a[19] => ram_block4a19.PORTADATAIN
data_a[19] => ram_block4a51.PORTADATAIN
data_a[20] => ram_block4a20.PORTADATAIN
data_a[20] => ram_block4a52.PORTADATAIN
data_a[21] => ram_block4a21.PORTADATAIN
data_a[21] => ram_block4a53.PORTADATAIN
data_a[22] => ram_block4a22.PORTADATAIN
data_a[22] => ram_block4a54.PORTADATAIN
data_a[23] => ram_block4a23.PORTADATAIN
data_a[23] => ram_block4a55.PORTADATAIN
data_a[24] => ram_block4a24.PORTADATAIN
data_a[24] => ram_block4a56.PORTADATAIN
data_a[25] => ram_block4a25.PORTADATAIN
data_a[25] => ram_block4a57.PORTADATAIN
data_a[26] => ram_block4a26.PORTADATAIN
data_a[26] => ram_block4a58.PORTADATAIN
data_a[27] => ram_block4a27.PORTADATAIN
data_a[27] => ram_block4a59.PORTADATAIN
data_a[28] => ram_block4a28.PORTADATAIN
data_a[28] => ram_block4a60.PORTADATAIN
data_a[29] => ram_block4a29.PORTADATAIN
data_a[29] => ram_block4a61.PORTADATAIN
data_a[30] => ram_block4a30.PORTADATAIN
data_a[30] => ram_block4a62.PORTADATAIN
data_a[31] => ram_block4a31.PORTADATAIN
data_a[31] => ram_block4a63.PORTADATAIN
data_b[0] => ram_block4a0.PORTBDATAIN
data_b[0] => ram_block4a32.PORTBDATAIN
data_b[1] => ram_block4a1.PORTBDATAIN
data_b[1] => ram_block4a33.PORTBDATAIN
data_b[2] => ram_block4a2.PORTBDATAIN
data_b[2] => ram_block4a34.PORTBDATAIN
data_b[3] => ram_block4a3.PORTBDATAIN
data_b[3] => ram_block4a35.PORTBDATAIN
data_b[4] => ram_block4a4.PORTBDATAIN
data_b[4] => ram_block4a36.PORTBDATAIN
data_b[5] => ram_block4a5.PORTBDATAIN
data_b[5] => ram_block4a37.PORTBDATAIN
data_b[6] => ram_block4a6.PORTBDATAIN
data_b[6] => ram_block4a38.PORTBDATAIN
data_b[7] => ram_block4a7.PORTBDATAIN
data_b[7] => ram_block4a39.PORTBDATAIN
data_b[8] => ram_block4a8.PORTBDATAIN
data_b[8] => ram_block4a40.PORTBDATAIN
data_b[9] => ram_block4a9.PORTBDATAIN
data_b[9] => ram_block4a41.PORTBDATAIN
data_b[10] => ram_block4a10.PORTBDATAIN
data_b[10] => ram_block4a42.PORTBDATAIN
data_b[11] => ram_block4a11.PORTBDATAIN
data_b[11] => ram_block4a43.PORTBDATAIN
data_b[12] => ram_block4a12.PORTBDATAIN
data_b[12] => ram_block4a44.PORTBDATAIN
data_b[13] => ram_block4a13.PORTBDATAIN
data_b[13] => ram_block4a45.PORTBDATAIN
data_b[14] => ram_block4a14.PORTBDATAIN
data_b[14] => ram_block4a46.PORTBDATAIN
data_b[15] => ram_block4a15.PORTBDATAIN
data_b[15] => ram_block4a47.PORTBDATAIN
data_b[16] => ram_block4a16.PORTBDATAIN
data_b[16] => ram_block4a48.PORTBDATAIN
data_b[17] => ram_block4a17.PORTBDATAIN
data_b[17] => ram_block4a49.PORTBDATAIN
data_b[18] => ram_block4a18.PORTBDATAIN
data_b[18] => ram_block4a50.PORTBDATAIN
data_b[19] => ram_block4a19.PORTBDATAIN
data_b[19] => ram_block4a51.PORTBDATAIN
data_b[20] => ram_block4a20.PORTBDATAIN
data_b[20] => ram_block4a52.PORTBDATAIN
data_b[21] => ram_block4a21.PORTBDATAIN
data_b[21] => ram_block4a53.PORTBDATAIN
data_b[22] => ram_block4a22.PORTBDATAIN
data_b[22] => ram_block4a54.PORTBDATAIN
data_b[23] => ram_block4a23.PORTBDATAIN
data_b[23] => ram_block4a55.PORTBDATAIN
data_b[24] => ram_block4a24.PORTBDATAIN
data_b[24] => ram_block4a56.PORTBDATAIN
data_b[25] => ram_block4a25.PORTBDATAIN
data_b[25] => ram_block4a57.PORTBDATAIN
data_b[26] => ram_block4a26.PORTBDATAIN
data_b[26] => ram_block4a58.PORTBDATAIN
data_b[27] => ram_block4a27.PORTBDATAIN
data_b[27] => ram_block4a59.PORTBDATAIN
data_b[28] => ram_block4a28.PORTBDATAIN
data_b[28] => ram_block4a60.PORTBDATAIN
data_b[29] => ram_block4a29.PORTBDATAIN
data_b[29] => ram_block4a61.PORTBDATAIN
data_b[30] => ram_block4a30.PORTBDATAIN
data_b[30] => ram_block4a62.PORTBDATAIN
data_b[31] => ram_block4a31.PORTBDATAIN
data_b[31] => ram_block4a63.PORTBDATAIN
q_a[0] <= mux_ujb:mux7.result[0]
q_a[1] <= mux_ujb:mux7.result[1]
q_a[2] <= mux_ujb:mux7.result[2]
q_a[3] <= mux_ujb:mux7.result[3]
q_a[4] <= mux_ujb:mux7.result[4]
q_a[5] <= mux_ujb:mux7.result[5]
q_a[6] <= mux_ujb:mux7.result[6]
q_a[7] <= mux_ujb:mux7.result[7]
q_a[8] <= mux_ujb:mux7.result[8]
q_a[9] <= mux_ujb:mux7.result[9]
q_a[10] <= mux_ujb:mux7.result[10]
q_a[11] <= mux_ujb:mux7.result[11]
q_a[12] <= mux_ujb:mux7.result[12]
q_a[13] <= mux_ujb:mux7.result[13]
q_a[14] <= mux_ujb:mux7.result[14]
q_a[15] <= mux_ujb:mux7.result[15]
q_a[16] <= mux_ujb:mux7.result[16]
q_a[17] <= mux_ujb:mux7.result[17]
q_a[18] <= mux_ujb:mux7.result[18]
q_a[19] <= mux_ujb:mux7.result[19]
q_a[20] <= mux_ujb:mux7.result[20]
q_a[21] <= mux_ujb:mux7.result[21]
q_a[22] <= mux_ujb:mux7.result[22]
q_a[23] <= mux_ujb:mux7.result[23]
q_a[24] <= mux_ujb:mux7.result[24]
q_a[25] <= mux_ujb:mux7.result[25]
q_a[26] <= mux_ujb:mux7.result[26]
q_a[27] <= mux_ujb:mux7.result[27]
q_a[28] <= mux_ujb:mux7.result[28]
q_a[29] <= mux_ujb:mux7.result[29]
q_a[30] <= mux_ujb:mux7.result[30]
q_a[31] <= mux_ujb:mux7.result[31]
q_b[0] <= mux_ujb:mux8.result[0]
q_b[1] <= mux_ujb:mux8.result[1]
q_b[2] <= mux_ujb:mux8.result[2]
q_b[3] <= mux_ujb:mux8.result[3]
q_b[4] <= mux_ujb:mux8.result[4]
q_b[5] <= mux_ujb:mux8.result[5]
q_b[6] <= mux_ujb:mux8.result[6]
q_b[7] <= mux_ujb:mux8.result[7]
q_b[8] <= mux_ujb:mux8.result[8]
q_b[9] <= mux_ujb:mux8.result[9]
q_b[10] <= mux_ujb:mux8.result[10]
q_b[11] <= mux_ujb:mux8.result[11]
q_b[12] <= mux_ujb:mux8.result[12]
q_b[13] <= mux_ujb:mux8.result[13]
q_b[14] <= mux_ujb:mux8.result[14]
q_b[15] <= mux_ujb:mux8.result[15]
q_b[16] <= mux_ujb:mux8.result[16]
q_b[17] <= mux_ujb:mux8.result[17]
q_b[18] <= mux_ujb:mux8.result[18]
q_b[19] <= mux_ujb:mux8.result[19]
q_b[20] <= mux_ujb:mux8.result[20]
q_b[21] <= mux_ujb:mux8.result[21]
q_b[22] <= mux_ujb:mux8.result[22]
q_b[23] <= mux_ujb:mux8.result[23]
q_b[24] <= mux_ujb:mux8.result[24]
q_b[25] <= mux_ujb:mux8.result[25]
q_b[26] <= mux_ujb:mux8.result[26]
q_b[27] <= mux_ujb:mux8.result[27]
q_b[28] <= mux_ujb:mux8.result[28]
q_b[29] <= mux_ujb:mux8.result[29]
q_b[30] <= mux_ujb:mux8.result[30]
q_b[31] <= mux_ujb:mux8.result[31]
wren_a => decode_1oa:decode5.enable
wren_b => decode_1oa:decode6.enable


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|decode_1oa:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|decode_1oa:decode6
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|decode_1oa:decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|decode_1oa:decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|mux_ujb:mux7
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|altsyncram_lvh2:altsyncram1|altsyncram_djc2:altsyncram3|mux_ujb:mux8
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_write[16] <= ram_rom_data_reg[16].DB_MAX_OUTPUT_PORT_TYPE
data_write[17] <= ram_rom_data_reg[17].DB_MAX_OUTPUT_PORT_TYPE
data_write[18] <= ram_rom_data_reg[18].DB_MAX_OUTPUT_PORT_TYPE
data_write[19] <= ram_rom_data_reg[19].DB_MAX_OUTPUT_PORT_TYPE
data_write[20] <= ram_rom_data_reg[20].DB_MAX_OUTPUT_PORT_TYPE
data_write[21] <= ram_rom_data_reg[21].DB_MAX_OUTPUT_PORT_TYPE
data_write[22] <= ram_rom_data_reg[22].DB_MAX_OUTPUT_PORT_TYPE
data_write[23] <= ram_rom_data_reg[23].DB_MAX_OUTPUT_PORT_TYPE
data_write[24] <= ram_rom_data_reg[24].DB_MAX_OUTPUT_PORT_TYPE
data_write[25] <= ram_rom_data_reg[25].DB_MAX_OUTPUT_PORT_TYPE
data_write[26] <= ram_rom_data_reg[26].DB_MAX_OUTPUT_PORT_TYPE
data_write[27] <= ram_rom_data_reg[27].DB_MAX_OUTPUT_PORT_TYPE
data_write[28] <= ram_rom_data_reg[28].DB_MAX_OUTPUT_PORT_TYPE
data_write[29] <= ram_rom_data_reg[29].DB_MAX_OUTPUT_PORT_TYPE
data_write[30] <= ram_rom_data_reg[30].DB_MAX_OUTPUT_PORT_TYPE
data_write[31] <= ram_rom_data_reg[31].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
data_read[16] => ram_rom_data_reg.DATAB
data_read[17] => ram_rom_data_reg.DATAB
data_read[18] => ram_rom_data_reg.DATAB
data_read[19] => ram_rom_data_reg.DATAB
data_read[20] => ram_rom_data_reg.DATAB
data_read[21] => ram_rom_data_reg.DATAB
data_read[22] => ram_rom_data_reg.DATAB
data_read[23] => ram_rom_data_reg.DATAB
data_read[24] => ram_rom_data_reg.DATAB
data_read[25] => ram_rom_data_reg.DATAB
data_read[26] => ram_rom_data_reg.DATAB
data_read[27] => ram_rom_data_reg.DATAB
data_read[28] => ram_rom_data_reg.DATAB
data_read[29] => ram_rom_data_reg.DATAB
data_read[30] => ram_rom_data_reg.DATAB
data_read[31] => ram_rom_data_reg.DATAB
raw_tck => is_in_use_reg.CLK
raw_tck => bypass_reg_out.CLK
raw_tck => ir_loaded_address_reg[0].CLK
raw_tck => ir_loaded_address_reg[1].CLK
raw_tck => ir_loaded_address_reg[2].CLK
raw_tck => ir_loaded_address_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[0].CLK
raw_tck => ram_rom_data_shift_cntr_reg[1].CLK
raw_tck => ram_rom_data_shift_cntr_reg[2].CLK
raw_tck => ram_rom_data_shift_cntr_reg[3].CLK
raw_tck => ram_rom_data_shift_cntr_reg[4].CLK
raw_tck => ram_rom_data_shift_cntr_reg[5].CLK
raw_tck => ram_rom_data_reg[0].CLK
raw_tck => ram_rom_data_reg[1].CLK
raw_tck => ram_rom_data_reg[2].CLK
raw_tck => ram_rom_data_reg[3].CLK
raw_tck => ram_rom_data_reg[4].CLK
raw_tck => ram_rom_data_reg[5].CLK
raw_tck => ram_rom_data_reg[6].CLK
raw_tck => ram_rom_data_reg[7].CLK
raw_tck => ram_rom_data_reg[8].CLK
raw_tck => ram_rom_data_reg[9].CLK
raw_tck => ram_rom_data_reg[10].CLK
raw_tck => ram_rom_data_reg[11].CLK
raw_tck => ram_rom_data_reg[12].CLK
raw_tck => ram_rom_data_reg[13].CLK
raw_tck => ram_rom_data_reg[14].CLK
raw_tck => ram_rom_data_reg[15].CLK
raw_tck => ram_rom_data_reg[16].CLK
raw_tck => ram_rom_data_reg[17].CLK
raw_tck => ram_rom_data_reg[18].CLK
raw_tck => ram_rom_data_reg[19].CLK
raw_tck => ram_rom_data_reg[20].CLK
raw_tck => ram_rom_data_reg[21].CLK
raw_tck => ram_rom_data_reg[22].CLK
raw_tck => ram_rom_data_reg[23].CLK
raw_tck => ram_rom_data_reg[24].CLK
raw_tck => ram_rom_data_reg[25].CLK
raw_tck => ram_rom_data_reg[26].CLK
raw_tck => ram_rom_data_reg[27].CLK
raw_tck => ram_rom_data_reg[28].CLK
raw_tck => ram_rom_data_reg[29].CLK
raw_tck => ram_rom_data_reg[30].CLK
raw_tck => ram_rom_data_reg[31].CLK
raw_tck => ram_rom_addr_reg[0].CLK
raw_tck => ram_rom_addr_reg[1].CLK
raw_tck => ram_rom_addr_reg[2].CLK
raw_tck => ram_rom_addr_reg[3].CLK
raw_tck => ram_rom_addr_reg[4].CLK
raw_tck => ram_rom_addr_reg[5].CLK
raw_tck => ram_rom_addr_reg[6].CLK
raw_tck => ram_rom_addr_reg[7].CLK
raw_tck => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TCK
raw_tck => tck_usr.DATAIN
tdi => ram_rom_addr_reg.DATAB
tdi => ram_rom_data_reg.DATAB
tdi => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.TDI
tdi => bypass_reg_out.DATAIN
usr1 => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.USR1
usr1 => dr_scan.IN0
usr1 => name_gen.IN0
jtag_state_cdr => name_gen.IN0
jtag_state_sdr => sdr.IN1
jtag_state_sdr => name_gen.IN1
jtag_state_sdr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.SHIFT
jtag_state_e1dr => ram_rom_update_write_ena.IN1
jtag_state_udr => udr.IN1
jtag_state_udr => sld_rom_sr:ram_rom_logic_gen:name_gen:info_rom_sr.UPDATE
jtag_state_uir => ~NO_FANOUT~
clr => is_in_use_reg.ACLR
clr => bypass_reg_out.ACLR
ena => dr_scan.IN1
ena => name_gen.IN1
ena => bypass_reg_out.ENA
ir_in[0] => process_0.IN0
ir_in[0] => tdo.OUTPUTSELECT
ir_in[0] => is_in_use_reg.OUTPUTSELECT
ir_in[0] => ram_rom_addr_reg[0].ACLR
ir_in[0] => ram_rom_addr_reg[1].ACLR
ir_in[0] => ram_rom_addr_reg[2].ACLR
ir_in[0] => ram_rom_addr_reg[3].ACLR
ir_in[0] => ram_rom_addr_reg[4].ACLR
ir_in[0] => ram_rom_addr_reg[5].ACLR
ir_in[0] => ram_rom_addr_reg[6].ACLR
ir_in[0] => ram_rom_addr_reg[7].ACLR
ir_in[1] => process_0.IN1
ir_in[1] => process_0.IN0
ir_in[1] => ram_rom_incr_addr.IN1
ir_in[2] => process_0.IN1
ir_in[2] => ram_rom_incr_addr.IN1
ir_in[2] => enable_write.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => process_0.IN1
ir_in[3] => ram_rom_data_shift_cntr_reg[0].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[1].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[2].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[3].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[4].ACLR
ir_in[3] => ram_rom_data_shift_cntr_reg[5].ACLR
ir_in[4] => process_0.IN1
ir_in[4] => is_in_use_reg.OUTPUTSELECT
ir_out[0] <= is_in_use_reg.DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= ir_loaded_address_reg[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= ir_loaded_address_reg[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= ir_loaded_address_reg[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= ir_loaded_address_reg[3].DB_MAX_OUTPUT_PORT_TYPE
tdo <= tdo.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|dmem:inst14|altsyncram:altsyncram_component|altsyncram_fcm1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|get_addr:inst19
alu_result[0] => addr[0].DATAIN
alu_result[1] => addr[1].DATAIN
alu_result[2] => addr[2].DATAIN
alu_result[3] => addr[3].DATAIN
alu_result[4] => addr[4].DATAIN
alu_result[5] => addr[5].DATAIN
alu_result[6] => addr[6].DATAIN
alu_result[7] => ~NO_FANOUT~
alu_result[8] => ~NO_FANOUT~
alu_result[9] => ~NO_FANOUT~
alu_result[10] => ~NO_FANOUT~
alu_result[11] => ~NO_FANOUT~
alu_result[12] => ~NO_FANOUT~
alu_result[13] => ~NO_FANOUT~
alu_result[14] => ~NO_FANOUT~
alu_result[15] => ~NO_FANOUT~
alu_result[16] => ~NO_FANOUT~
alu_result[17] => ~NO_FANOUT~
alu_result[18] => ~NO_FANOUT~
alu_result[19] => ~NO_FANOUT~
alu_result[20] => ~NO_FANOUT~
alu_result[21] => ~NO_FANOUT~
alu_result[22] => ~NO_FANOUT~
alu_result[23] => ~NO_FANOUT~
alu_result[24] => ~NO_FANOUT~
alu_result[25] => ~NO_FANOUT~
alu_result[26] => ~NO_FANOUT~
alu_result[27] => ~NO_FANOUT~
alu_result[28] => ~NO_FANOUT~
alu_result[29] => ~NO_FANOUT~
alu_result[30] => ~NO_FANOUT~
alu_result[31] => ~NO_FANOUT~
addr[0] <= alu_result[0].DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= alu_result[1].DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= alu_result[2].DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= alu_result[3].DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= alu_result[4].DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= alu_result[5].DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= alu_result[6].DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= <GND>


|lil_procy|branch_comp:inst18
data_a[0] => Equal0.IN31
data_a[0] => LessThan0.IN32
data_a[1] => Equal0.IN30
data_a[1] => LessThan0.IN31
data_a[2] => Equal0.IN29
data_a[2] => LessThan0.IN30
data_a[3] => Equal0.IN28
data_a[3] => LessThan0.IN29
data_a[4] => Equal0.IN27
data_a[4] => LessThan0.IN28
data_a[5] => Equal0.IN26
data_a[5] => LessThan0.IN27
data_a[6] => Equal0.IN25
data_a[6] => LessThan0.IN26
data_a[7] => Equal0.IN24
data_a[7] => LessThan0.IN25
data_a[8] => Equal0.IN23
data_a[8] => LessThan0.IN24
data_a[9] => Equal0.IN22
data_a[9] => LessThan0.IN23
data_a[10] => Equal0.IN21
data_a[10] => LessThan0.IN22
data_a[11] => Equal0.IN20
data_a[11] => LessThan0.IN21
data_a[12] => Equal0.IN19
data_a[12] => LessThan0.IN20
data_a[13] => Equal0.IN18
data_a[13] => LessThan0.IN19
data_a[14] => Equal0.IN17
data_a[14] => LessThan0.IN18
data_a[15] => Equal0.IN16
data_a[15] => LessThan0.IN17
data_a[16] => Equal0.IN15
data_a[16] => LessThan0.IN16
data_a[17] => Equal0.IN14
data_a[17] => LessThan0.IN15
data_a[18] => Equal0.IN13
data_a[18] => LessThan0.IN14
data_a[19] => Equal0.IN12
data_a[19] => LessThan0.IN13
data_a[20] => Equal0.IN11
data_a[20] => LessThan0.IN12
data_a[21] => Equal0.IN10
data_a[21] => LessThan0.IN11
data_a[22] => Equal0.IN9
data_a[22] => LessThan0.IN10
data_a[23] => Equal0.IN8
data_a[23] => LessThan0.IN9
data_a[24] => Equal0.IN7
data_a[24] => LessThan0.IN8
data_a[25] => Equal0.IN6
data_a[25] => LessThan0.IN7
data_a[26] => Equal0.IN5
data_a[26] => LessThan0.IN6
data_a[27] => Equal0.IN4
data_a[27] => LessThan0.IN5
data_a[28] => Equal0.IN3
data_a[28] => LessThan0.IN4
data_a[29] => Equal0.IN2
data_a[29] => LessThan0.IN3
data_a[30] => Equal0.IN1
data_a[30] => LessThan0.IN2
data_a[31] => Equal0.IN0
data_a[31] => LessThan0.IN1
data_b[0] => Equal0.IN63
data_b[0] => LessThan0.IN64
data_b[1] => Equal0.IN62
data_b[1] => LessThan0.IN63
data_b[2] => Equal0.IN61
data_b[2] => LessThan0.IN62
data_b[3] => Equal0.IN60
data_b[3] => LessThan0.IN61
data_b[4] => Equal0.IN59
data_b[4] => LessThan0.IN60
data_b[5] => Equal0.IN58
data_b[5] => LessThan0.IN59
data_b[6] => Equal0.IN57
data_b[6] => LessThan0.IN58
data_b[7] => Equal0.IN56
data_b[7] => LessThan0.IN57
data_b[8] => Equal0.IN55
data_b[8] => LessThan0.IN56
data_b[9] => Equal0.IN54
data_b[9] => LessThan0.IN55
data_b[10] => Equal0.IN53
data_b[10] => LessThan0.IN54
data_b[11] => Equal0.IN52
data_b[11] => LessThan0.IN53
data_b[12] => Equal0.IN51
data_b[12] => LessThan0.IN52
data_b[13] => Equal0.IN50
data_b[13] => LessThan0.IN51
data_b[14] => Equal0.IN49
data_b[14] => LessThan0.IN50
data_b[15] => Equal0.IN48
data_b[15] => LessThan0.IN49
data_b[16] => Equal0.IN47
data_b[16] => LessThan0.IN48
data_b[17] => Equal0.IN46
data_b[17] => LessThan0.IN47
data_b[18] => Equal0.IN45
data_b[18] => LessThan0.IN46
data_b[19] => Equal0.IN44
data_b[19] => LessThan0.IN45
data_b[20] => Equal0.IN43
data_b[20] => LessThan0.IN44
data_b[21] => Equal0.IN42
data_b[21] => LessThan0.IN43
data_b[22] => Equal0.IN41
data_b[22] => LessThan0.IN42
data_b[23] => Equal0.IN40
data_b[23] => LessThan0.IN41
data_b[24] => Equal0.IN39
data_b[24] => LessThan0.IN40
data_b[25] => Equal0.IN38
data_b[25] => LessThan0.IN39
data_b[26] => Equal0.IN37
data_b[26] => LessThan0.IN38
data_b[27] => Equal0.IN36
data_b[27] => LessThan0.IN37
data_b[28] => Equal0.IN35
data_b[28] => LessThan0.IN36
data_b[29] => Equal0.IN34
data_b[29] => LessThan0.IN35
data_b[30] => Equal0.IN33
data_b[30] => LessThan0.IN34
data_b[31] => Equal0.IN32
data_b[31] => LessThan0.IN33
branch_unsigned => ~NO_FANOUT~
branch_eq <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
branch_lt <= LessThan0.DB_MAX_OUTPUT_PORT_TYPE


|lil_procy|data_a_mux:inst22
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|lil_procy|data_a_mux:inst22|lpm_mux:LPM_MUX_component
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|lil_procy|data_a_mux:inst22|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lil_procy|a_sel:inst11
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|lil_procy|a_sel:inst11|lpm_mux:LPM_MUX_component
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|lil_procy|a_sel:inst11|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lil_procy|b_mux:inst10
data0x[0] => sub_wire2[0].IN1
data0x[1] => sub_wire2[1].IN1
data0x[2] => sub_wire2[2].IN1
data0x[3] => sub_wire2[3].IN1
data0x[4] => sub_wire2[4].IN1
data0x[5] => sub_wire2[5].IN1
data0x[6] => sub_wire2[6].IN1
data0x[7] => sub_wire2[7].IN1
data0x[8] => sub_wire2[8].IN1
data0x[9] => sub_wire2[9].IN1
data0x[10] => sub_wire2[10].IN1
data0x[11] => sub_wire2[11].IN1
data0x[12] => sub_wire2[12].IN1
data0x[13] => sub_wire2[13].IN1
data0x[14] => sub_wire2[14].IN1
data0x[15] => sub_wire2[15].IN1
data0x[16] => sub_wire2[16].IN1
data0x[17] => sub_wire2[17].IN1
data0x[18] => sub_wire2[18].IN1
data0x[19] => sub_wire2[19].IN1
data0x[20] => sub_wire2[20].IN1
data0x[21] => sub_wire2[21].IN1
data0x[22] => sub_wire2[22].IN1
data0x[23] => sub_wire2[23].IN1
data0x[24] => sub_wire2[24].IN1
data0x[25] => sub_wire2[25].IN1
data0x[26] => sub_wire2[26].IN1
data0x[27] => sub_wire2[27].IN1
data0x[28] => sub_wire2[28].IN1
data0x[29] => sub_wire2[29].IN1
data0x[30] => sub_wire2[30].IN1
data0x[31] => sub_wire2[31].IN1
data1x[0] => sub_wire2[32].IN1
data1x[1] => sub_wire2[33].IN1
data1x[2] => sub_wire2[34].IN1
data1x[3] => sub_wire2[35].IN1
data1x[4] => sub_wire2[36].IN1
data1x[5] => sub_wire2[37].IN1
data1x[6] => sub_wire2[38].IN1
data1x[7] => sub_wire2[39].IN1
data1x[8] => sub_wire2[40].IN1
data1x[9] => sub_wire2[41].IN1
data1x[10] => sub_wire2[42].IN1
data1x[11] => sub_wire2[43].IN1
data1x[12] => sub_wire2[44].IN1
data1x[13] => sub_wire2[45].IN1
data1x[14] => sub_wire2[46].IN1
data1x[15] => sub_wire2[47].IN1
data1x[16] => sub_wire2[48].IN1
data1x[17] => sub_wire2[49].IN1
data1x[18] => sub_wire2[50].IN1
data1x[19] => sub_wire2[51].IN1
data1x[20] => sub_wire2[52].IN1
data1x[21] => sub_wire2[53].IN1
data1x[22] => sub_wire2[54].IN1
data1x[23] => sub_wire2[55].IN1
data1x[24] => sub_wire2[56].IN1
data1x[25] => sub_wire2[57].IN1
data1x[26] => sub_wire2[58].IN1
data1x[27] => sub_wire2[59].IN1
data1x[28] => sub_wire2[60].IN1
data1x[29] => sub_wire2[61].IN1
data1x[30] => sub_wire2[62].IN1
data1x[31] => sub_wire2[63].IN1
sel => sub_wire5.IN1
result[0] <= lpm_mux:LPM_MUX_component.result
result[1] <= lpm_mux:LPM_MUX_component.result
result[2] <= lpm_mux:LPM_MUX_component.result
result[3] <= lpm_mux:LPM_MUX_component.result
result[4] <= lpm_mux:LPM_MUX_component.result
result[5] <= lpm_mux:LPM_MUX_component.result
result[6] <= lpm_mux:LPM_MUX_component.result
result[7] <= lpm_mux:LPM_MUX_component.result
result[8] <= lpm_mux:LPM_MUX_component.result
result[9] <= lpm_mux:LPM_MUX_component.result
result[10] <= lpm_mux:LPM_MUX_component.result
result[11] <= lpm_mux:LPM_MUX_component.result
result[12] <= lpm_mux:LPM_MUX_component.result
result[13] <= lpm_mux:LPM_MUX_component.result
result[14] <= lpm_mux:LPM_MUX_component.result
result[15] <= lpm_mux:LPM_MUX_component.result
result[16] <= lpm_mux:LPM_MUX_component.result
result[17] <= lpm_mux:LPM_MUX_component.result
result[18] <= lpm_mux:LPM_MUX_component.result
result[19] <= lpm_mux:LPM_MUX_component.result
result[20] <= lpm_mux:LPM_MUX_component.result
result[21] <= lpm_mux:LPM_MUX_component.result
result[22] <= lpm_mux:LPM_MUX_component.result
result[23] <= lpm_mux:LPM_MUX_component.result
result[24] <= lpm_mux:LPM_MUX_component.result
result[25] <= lpm_mux:LPM_MUX_component.result
result[26] <= lpm_mux:LPM_MUX_component.result
result[27] <= lpm_mux:LPM_MUX_component.result
result[28] <= lpm_mux:LPM_MUX_component.result
result[29] <= lpm_mux:LPM_MUX_component.result
result[30] <= lpm_mux:LPM_MUX_component.result
result[31] <= lpm_mux:LPM_MUX_component.result


|lil_procy|b_mux:inst10|lpm_mux:LPM_MUX_component
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[0][14] => mux_9oc:auto_generated.data[14]
data[0][15] => mux_9oc:auto_generated.data[15]
data[0][16] => mux_9oc:auto_generated.data[16]
data[0][17] => mux_9oc:auto_generated.data[17]
data[0][18] => mux_9oc:auto_generated.data[18]
data[0][19] => mux_9oc:auto_generated.data[19]
data[0][20] => mux_9oc:auto_generated.data[20]
data[0][21] => mux_9oc:auto_generated.data[21]
data[0][22] => mux_9oc:auto_generated.data[22]
data[0][23] => mux_9oc:auto_generated.data[23]
data[0][24] => mux_9oc:auto_generated.data[24]
data[0][25] => mux_9oc:auto_generated.data[25]
data[0][26] => mux_9oc:auto_generated.data[26]
data[0][27] => mux_9oc:auto_generated.data[27]
data[0][28] => mux_9oc:auto_generated.data[28]
data[0][29] => mux_9oc:auto_generated.data[29]
data[0][30] => mux_9oc:auto_generated.data[30]
data[0][31] => mux_9oc:auto_generated.data[31]
data[1][0] => mux_9oc:auto_generated.data[32]
data[1][1] => mux_9oc:auto_generated.data[33]
data[1][2] => mux_9oc:auto_generated.data[34]
data[1][3] => mux_9oc:auto_generated.data[35]
data[1][4] => mux_9oc:auto_generated.data[36]
data[1][5] => mux_9oc:auto_generated.data[37]
data[1][6] => mux_9oc:auto_generated.data[38]
data[1][7] => mux_9oc:auto_generated.data[39]
data[1][8] => mux_9oc:auto_generated.data[40]
data[1][9] => mux_9oc:auto_generated.data[41]
data[1][10] => mux_9oc:auto_generated.data[42]
data[1][11] => mux_9oc:auto_generated.data[43]
data[1][12] => mux_9oc:auto_generated.data[44]
data[1][13] => mux_9oc:auto_generated.data[45]
data[1][14] => mux_9oc:auto_generated.data[46]
data[1][15] => mux_9oc:auto_generated.data[47]
data[1][16] => mux_9oc:auto_generated.data[48]
data[1][17] => mux_9oc:auto_generated.data[49]
data[1][18] => mux_9oc:auto_generated.data[50]
data[1][19] => mux_9oc:auto_generated.data[51]
data[1][20] => mux_9oc:auto_generated.data[52]
data[1][21] => mux_9oc:auto_generated.data[53]
data[1][22] => mux_9oc:auto_generated.data[54]
data[1][23] => mux_9oc:auto_generated.data[55]
data[1][24] => mux_9oc:auto_generated.data[56]
data[1][25] => mux_9oc:auto_generated.data[57]
data[1][26] => mux_9oc:auto_generated.data[58]
data[1][27] => mux_9oc:auto_generated.data[59]
data[1][28] => mux_9oc:auto_generated.data[60]
data[1][29] => mux_9oc:auto_generated.data[61]
data[1][30] => mux_9oc:auto_generated.data[62]
data[1][31] => mux_9oc:auto_generated.data[63]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]
result[14] <= mux_9oc:auto_generated.result[14]
result[15] <= mux_9oc:auto_generated.result[15]
result[16] <= mux_9oc:auto_generated.result[16]
result[17] <= mux_9oc:auto_generated.result[17]
result[18] <= mux_9oc:auto_generated.result[18]
result[19] <= mux_9oc:auto_generated.result[19]
result[20] <= mux_9oc:auto_generated.result[20]
result[21] <= mux_9oc:auto_generated.result[21]
result[22] <= mux_9oc:auto_generated.result[22]
result[23] <= mux_9oc:auto_generated.result[23]
result[24] <= mux_9oc:auto_generated.result[24]
result[25] <= mux_9oc:auto_generated.result[25]
result[26] <= mux_9oc:auto_generated.result[26]
result[27] <= mux_9oc:auto_generated.result[27]
result[28] <= mux_9oc:auto_generated.result[28]
result[29] <= mux_9oc:auto_generated.result[29]
result[30] <= mux_9oc:auto_generated.result[30]
result[31] <= mux_9oc:auto_generated.result[31]


|lil_procy|b_mux:inst10|lpm_mux:LPM_MUX_component|mux_9oc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[16].IN1
data[17] => result_node[17].IN1
data[18] => result_node[18].IN1
data[19] => result_node[19].IN1
data[20] => result_node[20].IN1
data[21] => result_node[21].IN1
data[22] => result_node[22].IN1
data[23] => result_node[23].IN1
data[24] => result_node[24].IN1
data[25] => result_node[25].IN1
data[26] => result_node[26].IN1
data[27] => result_node[27].IN1
data[28] => result_node[28].IN1
data[29] => result_node[29].IN1
data[30] => result_node[30].IN1
data[31] => result_node[31].IN1
data[32] => result_node[0].IN1
data[33] => result_node[1].IN1
data[34] => result_node[2].IN1
data[35] => result_node[3].IN1
data[36] => result_node[4].IN1
data[37] => result_node[5].IN1
data[38] => result_node[6].IN1
data[39] => result_node[7].IN1
data[40] => result_node[8].IN1
data[41] => result_node[9].IN1
data[42] => result_node[10].IN1
data[43] => result_node[11].IN1
data[44] => result_node[12].IN1
data[45] => result_node[13].IN1
data[46] => result_node[14].IN1
data[47] => result_node[15].IN1
data[48] => result_node[16].IN1
data[49] => result_node[17].IN1
data[50] => result_node[18].IN1
data[51] => result_node[19].IN1
data[52] => result_node[20].IN1
data[53] => result_node[21].IN1
data[54] => result_node[22].IN1
data[55] => result_node[23].IN1
data[56] => result_node[24].IN1
data[57] => result_node[25].IN1
data[58] => result_node[26].IN1
data[59] => result_node[27].IN1
data[60] => result_node[28].IN1
data[61] => result_node[29].IN1
data[62] => result_node[30].IN1
data[63] => result_node[31].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result_node[16].DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result_node[17].DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result_node[18].DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result_node[19].DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result_node[20].DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result_node[21].DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result_node[22].DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result_node[23].DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result_node[24].DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result_node[25].DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result_node[26].DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result_node[27].DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result_node[28].DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result_node[29].DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result_node[30].DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result_node[31].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[31].IN0
sel[0] => _.IN0
sel[0] => result_node[30].IN0
sel[0] => _.IN0
sel[0] => result_node[29].IN0
sel[0] => _.IN0
sel[0] => result_node[28].IN0
sel[0] => _.IN0
sel[0] => result_node[27].IN0
sel[0] => _.IN0
sel[0] => result_node[26].IN0
sel[0] => _.IN0
sel[0] => result_node[25].IN0
sel[0] => _.IN0
sel[0] => result_node[24].IN0
sel[0] => _.IN0
sel[0] => result_node[23].IN0
sel[0] => _.IN0
sel[0] => result_node[22].IN0
sel[0] => _.IN0
sel[0] => result_node[21].IN0
sel[0] => _.IN0
sel[0] => result_node[20].IN0
sel[0] => _.IN0
sel[0] => result_node[19].IN0
sel[0] => _.IN0
sel[0] => result_node[18].IN0
sel[0] => _.IN0
sel[0] => result_node[17].IN0
sel[0] => _.IN0
sel[0] => result_node[16].IN0
sel[0] => _.IN0
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|lil_procy|imm_gen:inst9
inst[0] => ~NO_FANOUT~
inst[1] => ~NO_FANOUT~
inst[2] => ~NO_FANOUT~
inst[3] => ~NO_FANOUT~
inst[4] => ~NO_FANOUT~
inst[5] => ~NO_FANOUT~
inst[6] => ~NO_FANOUT~
inst[7] => Mux10.IN10
inst[7] => Mux15.IN10
inst[8] => Mux14.IN9
inst[8] => Mux14.IN10
inst[9] => Mux13.IN9
inst[9] => Mux13.IN10
inst[10] => Mux12.IN9
inst[10] => Mux12.IN10
inst[11] => Mux11.IN9
inst[11] => Mux11.IN10
inst[12] => Mux9.IN10
inst[13] => Mux8.IN10
inst[14] => Mux7.IN10
inst[15] => Mux6.IN10
inst[16] => Mux5.IN10
inst[17] => Mux4.IN10
inst[18] => Mux3.IN10
inst[19] => Mux2.IN10
inst[20] => Mux10.IN9
inst[20] => Mux15.IN7
inst[20] => Mux15.IN8
inst[20] => Mux15.IN9
inst[21] => Mux14.IN5
inst[21] => Mux14.IN6
inst[21] => Mux14.IN7
inst[21] => Mux14.IN8
inst[22] => Mux13.IN5
inst[22] => Mux13.IN6
inst[22] => Mux13.IN7
inst[22] => Mux13.IN8
inst[23] => Mux12.IN5
inst[23] => Mux12.IN6
inst[23] => Mux12.IN7
inst[23] => Mux12.IN8
inst[24] => Mux11.IN5
inst[24] => Mux11.IN6
inst[24] => Mux11.IN7
inst[24] => Mux11.IN8
inst[25] => imm.DATAA
inst[26] => imm.DATAA
inst[27] => imm.DATAA
inst[28] => imm.DATAA
inst[29] => imm.DATAA
inst[30] => imm.DATAA
inst[31] => Mux0.IN7
inst[31] => Mux0.IN8
inst[31] => Mux0.IN9
inst[31] => Mux0.IN10
inst[31] => Mux1.IN7
inst[31] => Mux1.IN8
inst[31] => Mux1.IN9
inst[31] => Mux1.IN10
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => imm.DATAA
inst[31] => Mux2.IN5
inst[31] => Mux2.IN6
inst[31] => Mux2.IN7
inst[31] => Mux2.IN8
inst[31] => Mux2.IN9
inst[31] => Mux3.IN5
inst[31] => Mux3.IN6
inst[31] => Mux3.IN7
inst[31] => Mux3.IN8
inst[31] => Mux3.IN9
inst[31] => Mux4.IN5
inst[31] => Mux4.IN6
inst[31] => Mux4.IN7
inst[31] => Mux4.IN8
inst[31] => Mux4.IN9
inst[31] => Mux5.IN5
inst[31] => Mux5.IN6
inst[31] => Mux5.IN7
inst[31] => Mux5.IN8
inst[31] => Mux5.IN9
inst[31] => Mux6.IN5
inst[31] => Mux6.IN6
inst[31] => Mux6.IN7
inst[31] => Mux6.IN8
inst[31] => Mux6.IN9
inst[31] => Mux7.IN5
inst[31] => Mux7.IN6
inst[31] => Mux7.IN7
inst[31] => Mux7.IN8
inst[31] => Mux7.IN9
inst[31] => Mux8.IN5
inst[31] => Mux8.IN6
inst[31] => Mux8.IN7
inst[31] => Mux8.IN8
inst[31] => Mux8.IN9
inst[31] => Mux9.IN5
inst[31] => Mux9.IN6
inst[31] => Mux9.IN7
inst[31] => Mux9.IN8
inst[31] => Mux9.IN9
inst[31] => Mux10.IN5
inst[31] => Mux10.IN6
inst[31] => Mux10.IN7
inst[31] => Mux10.IN8
imm_sel[0] => Mux0.IN6
imm_sel[0] => Mux1.IN6
imm_sel[0] => Decoder0.IN1
imm_sel[0] => Mux2.IN4
imm_sel[0] => Mux3.IN4
imm_sel[0] => Mux4.IN4
imm_sel[0] => Mux5.IN4
imm_sel[0] => Mux6.IN4
imm_sel[0] => Mux7.IN4
imm_sel[0] => Mux8.IN4
imm_sel[0] => Mux9.IN4
imm_sel[0] => Mux10.IN4
imm_sel[0] => Mux11.IN4
imm_sel[0] => Mux12.IN4
imm_sel[0] => Mux13.IN4
imm_sel[0] => Mux14.IN4
imm_sel[0] => Mux15.IN6
imm_sel[1] => Mux0.IN5
imm_sel[1] => Mux1.IN5
imm_sel[1] => Mux2.IN3
imm_sel[1] => Mux3.IN3
imm_sel[1] => Mux4.IN3
imm_sel[1] => Mux5.IN3
imm_sel[1] => Mux6.IN3
imm_sel[1] => Mux7.IN3
imm_sel[1] => Mux8.IN3
imm_sel[1] => Mux9.IN3
imm_sel[1] => Mux10.IN3
imm_sel[1] => Mux11.IN3
imm_sel[1] => Mux12.IN3
imm_sel[1] => Mux13.IN3
imm_sel[1] => Mux14.IN3
imm_sel[1] => Mux15.IN5
imm_sel[2] => Mux0.IN4
imm_sel[2] => Mux1.IN4
imm_sel[2] => Decoder0.IN0
imm_sel[2] => Mux2.IN2
imm_sel[2] => Mux3.IN2
imm_sel[2] => Mux4.IN2
imm_sel[2] => Mux5.IN2
imm_sel[2] => Mux6.IN2
imm_sel[2] => Mux7.IN2
imm_sel[2] => Mux8.IN2
imm_sel[2] => Mux9.IN2
imm_sel[2] => Mux10.IN2
imm_sel[2] => Mux11.IN2
imm_sel[2] => Mux12.IN2
imm_sel[2] => Mux13.IN2
imm_sel[2] => Mux14.IN2
imm_sel[2] => Mux15.IN4
imm[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
imm[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
imm[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
imm[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
imm[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
imm[5] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[6] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[7] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[8] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[9] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[10] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[11] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
imm[12] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
imm[13] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
imm[14] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
imm[15] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
imm[16] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
imm[17] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
imm[18] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
imm[19] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
imm[20] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[21] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[22] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[23] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[24] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[25] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[26] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[27] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[28] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[29] <= imm.DB_MAX_OUTPUT_PORT_TYPE
imm[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
imm[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


