library IEEE;

use ieee.std_logic_1164.all;

entity nand 3 is

port(

nand3 in1: in std logic;

nand3_in2: in std logic;

nand3 in3: in std logic;

nand3 out: out std logic

);

end nand 3;

architecture nand 3 of nand 3 is

begin

nand3_out <= NOT (nand3_in1 AND nand3_in2 AND nand3 in3); end nand 3;