Analysis & Synthesis report for RISC2
Mon Nov 28 14:13:26 2016
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Registers Packed Into Inferred Megafunctions
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0|altsyncram_6181:auto_generated
 13. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_fd
 14. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_fd
 15. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_dr
 16. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_dr
 17. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irdr
 18. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1re
 19. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_re
 20. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irre
 21. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_re
 22. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcre
 23. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4re
 24. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_em
 25. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_em
 26. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_em
 27. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_em2
 28. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_mw
 29. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_mw
 30. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irem
 31. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcem
 32. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irmw
 33. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw
 34. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw2
 35. Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_mW
 36. Parameter Settings for Inferred Entity Instance: Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "regRead:r"
 39. Port Connectivity Checks: "Datapath_RISC:dp|Comparator:comp2"
 40. Port Connectivity Checks: "Datapath_RISC:dp|alu:op2_alu"
 41. Port Connectivity Checks: "Datapath_RISC:dp|alu:incrementer1"
 42. Port Connectivity Checks: "Datapath_RISC:dp"
 43. Post-Synthesis Netlist Statistics for Top Partition
 44. Elapsed Time Per Partition
 45. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Nov 28 14:13:26 2016       ;
; Quartus Prime Version              ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                      ; RISC2                                       ;
; Top-level Entity Name              ; RISC2                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 8,273                                       ;
;     Total combinational functions  ; 3,992                                       ;
;     Dedicated logic registers      ; 4,605                                       ;
; Total registers                    ; 4605                                        ;
; Total pins                         ; 3                                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 4,112                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; RISC2              ; RISC2              ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                              ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path           ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                       ; Library ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+
; flipFlop.vhd                               ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/flipFlop.vhd                                         ;         ;
; finalComponents.vhd                        ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/finalComponents.vhd                                  ;         ;
; regRead.vhd                                ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/regRead.vhd                                          ;         ;
; dataRegister.vhd                           ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/dataRegister.vhd                                     ;         ;
; instrMemory.vhd                            ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/instrMemory.vhd                                      ;         ;
; execute.vhd                                ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/execute.vhd                                          ;         ;
; alu.vhd                                    ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/alu.vhd                                              ;         ;
; memPackage.vhd                             ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/memPackage.vhd                                       ;         ;
; datapathComponents.vhd                     ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/datapathComponents.vhd                               ;         ;
; regWrite.vhd                               ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/regWrite.vhd                                         ;         ;
; memAccess.vhd                              ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/memAccess.vhd                                        ;         ;
; fetch.vhd                                  ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/fetch.vhd                                            ;         ;
; PE.vhd                                     ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/PE.vhd                                               ;         ;
; decode.vhd                                 ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/decode.vhd                                           ;         ;
; dataMemory.vhd                             ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/dataMemory.vhd                                       ;         ;
; Comparator.vhd                             ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/Comparator.vhd                                       ;         ;
; DataPath_RISC2.vhd                         ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd                                   ;         ;
; regFile.vhd                                ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/regFile.vhd                                          ;         ;
; RISC2.vhd                                  ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/RISC2.vhd                                            ;         ;
; controlHazard.vhd                          ; yes             ; User VHDL File                                        ; /home/virtualgod/Altera/RISC2/controlHazard.vhd                                    ;         ;
; altsyncram.tdf                             ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                      ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                                ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                             ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal151.inc                             ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/aglobal151.inc        ;         ;
; a_rdenreg.inc                              ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                                 ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                                 ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                               ; yes             ; Megafunction                                          ; /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_6181.tdf                     ; yes             ; Auto-Generated Megafunction                           ; /home/virtualgod/Altera/RISC2/db/altsyncram_6181.tdf                               ;         ;
; db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif           ;         ;
+--------------------------------------------+-----------------+-------------------------------------------------------+------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 8,273     ;
;                                             ;           ;
; Total combinational functions               ; 3992      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 3338      ;
;     -- 3 input functions                    ; 440       ;
;     -- <=2 input functions                  ; 214       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 3947      ;
;     -- arithmetic mode                      ; 45        ;
;                                             ;           ;
; Total registers                             ; 4605      ;
;     -- Dedicated logic registers            ; 4605      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 3         ;
; Total memory bits                           ; 4112      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 4622      ;
; Total fan-out                               ; 29045     ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                               ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
; |RISC2                                       ; 3992 (3)          ; 4605 (0)     ; 4112        ; 0            ; 0       ; 0         ; 3    ; 0            ; |RISC2                                                                                            ; work         ;
;    |Datapath_RISC:dp|                        ; 3862 (618)        ; 4605 (0)     ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp                                                                           ; work         ;
;       |PE:pr1_enc|                           ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|PE:pr1_enc                                                                ; work         ;
;       |PE:pr2_enc|                           ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|PE:pr2_enc                                                                ; work         ;
;       |alu:op2_alu|                          ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|alu:op2_alu                                                               ; work         ;
;       |alu:op_alu|                           ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|alu:op_alu                                                                ; work         ;
;       |dataMemory:data_mem|                  ; 3058 (3058)       ; 4112 (4112)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataMemory:data_mem                                                       ; work         ;
;       |dataRegister:irem|                    ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:irem                                                         ; work         ;
;       |dataRegister:irmw|                    ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:irmw                                                         ; work         ;
;       |dataRegister:irre|                    ; 0 (0)             ; 15 (15)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:irre                                                         ; work         ;
;       |dataRegister:pc_dr|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_dr                                                        ; work         ;
;       |dataRegister:pc_em2|                  ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_em2                                                       ; work         ;
;       |dataRegister:pc_fd|                   ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_fd                                                        ; work         ;
;       |dataRegister:pc_mw2|                  ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_mw2                                                       ; work         ;
;       |dataRegister:pc_mw|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pc_mw                                                        ; work         ;
;       |dataRegister:pcem|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pcem                                                         ; work         ;
;       |dataRegister:pcre|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:pcre                                                         ; work         ;
;       |dataRegister:t1re|                    ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t1re                                                         ; work         ;
;       |dataRegister:t2_em|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t2_em                                                        ; work         ;
;       |dataRegister:t2_mw|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t2_mw                                                        ; work         ;
;       |dataRegister:t2_re|                   ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t2_re                                                        ; work         ;
;       |dataRegister:t3_dr|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_dr                                                        ; work         ;
;       |dataRegister:t3_em|                   ; 3 (3)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_em                                                        ; work         ;
;       |dataRegister:t3_fd|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_fd                                                        ; work         ;
;       |dataRegister:t3_mw|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_mw                                                        ; work         ;
;       |dataRegister:t3_re|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t3_re                                                        ; work         ;
;       |dataRegister:t4_em|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t4_em                                                        ; work         ;
;       |dataRegister:t4_mW|                   ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t4_mW                                                        ; work         ;
;       |dataRegister:t4re|                    ; 8 (8)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|dataRegister:t4re                                                         ; work         ;
;       |flipFlop:CReg|                        ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:CReg                                                             ; work         ;
;       |flipFlop:Z1Reg|                       ; 11 (11)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:Z1Reg                                                            ; work         ;
;       |flipFlop:ZReg|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ZReg                                                             ; work         ;
;       |flipFlop:ncdr|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncdr                                                             ; work         ;
;       |flipFlop:ncem|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncem                                                             ; work         ;
;       |flipFlop:ncmw|                        ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncmw                                                             ; work         ;
;       |flipFlop:ncre|                        ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|flipFlop:ncre                                                             ; work         ;
;       |instrMemory:instr_mem|                ; 0 (0)             ; 9 (9)        ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|instrMemory:instr_mem                                                     ; work         ;
;          |altsyncram:ram_rtl_0|              ; 0 (0)             ; 0 (0)        ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0                                ; work         ;
;             |altsyncram_6181:auto_generated| ; 0 (0)             ; 0 (0)        ; 4112        ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0|altsyncram_6181:auto_generated ; work         ;
;       |regFile:rf|                           ; 49 (49)           ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|Datapath_RISC:dp|regFile:rf                                                                ; work         ;
;    |controlHazard:ch|                        ; 89 (89)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|controlHazard:ch                                                                           ; work         ;
;    |decode:d|                                ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|decode:d                                                                                   ; work         ;
;    |execute:e|                               ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|execute:e                                                                                  ; work         ;
;    |fetch:f|                                 ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|fetch:f                                                                                    ; work         ;
;    |memAccess:m|                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|memAccess:m                                                                                ; work         ;
;    |regRead:r|                               ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|regRead:r                                                                                  ; work         ;
;    |regWrite:w|                              ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |RISC2|regWrite:w                                                                                 ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Name                                                                                                  ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                        ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------+
; Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0|altsyncram_6181:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 257          ; 16           ; --           ; --           ; 4112 ; db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif ;
+-------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4605  ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 56    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4456  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                             ;
+------------------------------------------------+--------------------------------------------------+------+
; Register Name                                  ; Megafunction                                     ; Type ;
+------------------------------------------------+--------------------------------------------------+------+
; Datapath_RISC:dp|dataRegister:irdr|Dout[0..15] ; Datapath_RISC:dp|instrMemory:instr_mem|ram_rtl_0 ; RAM  ;
+------------------------------------------------+--------------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[0][9]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[1][8]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[2][8]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[3][8]        ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[4][10]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[5][12]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[6][8]        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t4re|Dout[5]   ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |RISC2|Datapath_RISC:dp|regFile:rf|reg[7][4]        ;
; 11:1               ; 16 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; Yes        ; |RISC2|Datapath_RISC:dp|dataRegister:t3_em|Dout[13] ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |RISC2|regRead:r|M5                                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|RF_D3[10]                   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|op_alu1[15]                 ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|op_alu2[0]                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|PE:pr2_enc|v                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |RISC2|memAccess:m|M13                              ;
; 9:1                ; 16 bits   ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; No         ; |RISC2|Datapath_RISC:dp|pc_alu1[10]                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|T1_RE_in[6]                 ;
; 9:1                ; 16 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |RISC2|Datapath_RISC:dp|T2_RE_in[0]                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Source assignments for Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0|altsyncram_6181:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_fd ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_fd ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_dr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_dr ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irdr ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t1re ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_re ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irre ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_re ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcre ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4re ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_em ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_em2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t2_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t3_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pcem ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:irmw ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                         ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:pc_mw2 ;
+----------------+-------+----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                     ;
+----------------+-------+----------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                           ;
+----------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Datapath_RISC:dp|dataRegister:t4_mW ;
+----------------+-------+---------------------------------------------------------+
; Parameter Name ; Value ; Type                                                    ;
+----------------+-------+---------------------------------------------------------+
; data_width     ; 16    ; Signed Integer                                          ;
+----------------+-------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0 ;
+------------------------------------+--------------------------------------------+----------------------------+
; Parameter Name                     ; Value                                      ; Type                       ;
+------------------------------------+--------------------------------------------+----------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                          ; Untyped                    ;
; AUTO_CARRY_CHAINS                  ; ON                                         ; AUTO_CARRY                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                                        ; IGNORE_CARRY               ;
; AUTO_CASCADE_CHAINS                ; ON                                         ; AUTO_CASCADE               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                        ; IGNORE_CASCADE             ;
; WIDTH_BYTEENA                      ; 1                                          ; Untyped                    ;
; OPERATION_MODE                     ; ROM                                        ; Untyped                    ;
; WIDTH_A                            ; 16                                         ; Untyped                    ;
; WIDTHAD_A                          ; 9                                          ; Untyped                    ;
; NUMWORDS_A                         ; 257                                        ; Untyped                    ;
; OUTDATA_REG_A                      ; UNREGISTERED                               ; Untyped                    ;
; ADDRESS_ACLR_A                     ; NONE                                       ; Untyped                    ;
; OUTDATA_ACLR_A                     ; NONE                                       ; Untyped                    ;
; WRCONTROL_ACLR_A                   ; NONE                                       ; Untyped                    ;
; INDATA_ACLR_A                      ; NONE                                       ; Untyped                    ;
; BYTEENA_ACLR_A                     ; NONE                                       ; Untyped                    ;
; WIDTH_B                            ; 1                                          ; Untyped                    ;
; WIDTHAD_B                          ; 1                                          ; Untyped                    ;
; NUMWORDS_B                         ; 1                                          ; Untyped                    ;
; INDATA_REG_B                       ; CLOCK1                                     ; Untyped                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                     ; Untyped                    ;
; RDCONTROL_REG_B                    ; CLOCK1                                     ; Untyped                    ;
; ADDRESS_REG_B                      ; CLOCK1                                     ; Untyped                    ;
; OUTDATA_REG_B                      ; UNREGISTERED                               ; Untyped                    ;
; BYTEENA_REG_B                      ; CLOCK1                                     ; Untyped                    ;
; INDATA_ACLR_B                      ; NONE                                       ; Untyped                    ;
; WRCONTROL_ACLR_B                   ; NONE                                       ; Untyped                    ;
; ADDRESS_ACLR_B                     ; NONE                                       ; Untyped                    ;
; OUTDATA_ACLR_B                     ; NONE                                       ; Untyped                    ;
; RDCONTROL_ACLR_B                   ; NONE                                       ; Untyped                    ;
; BYTEENA_ACLR_B                     ; NONE                                       ; Untyped                    ;
; WIDTH_BYTEENA_A                    ; 1                                          ; Untyped                    ;
; WIDTH_BYTEENA_B                    ; 1                                          ; Untyped                    ;
; RAM_BLOCK_TYPE                     ; AUTO                                       ; Untyped                    ;
; BYTE_SIZE                          ; 8                                          ; Untyped                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                  ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                       ; Untyped                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                       ; Untyped                    ;
; INIT_FILE                          ; db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif ; Untyped                    ;
; INIT_FILE_LAYOUT                   ; PORT_A                                     ; Untyped                    ;
; MAXIMUM_DEPTH                      ; 0                                          ; Untyped                    ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                     ; Untyped                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                     ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                     ; Untyped                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                     ; Untyped                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                            ; Untyped                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                            ; Untyped                    ;
; ENABLE_ECC                         ; FALSE                                      ; Untyped                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                      ; Untyped                    ;
; WIDTH_ECCSTATUS                    ; 3                                          ; Untyped                    ;
; DEVICE_FAMILY                      ; Cyclone IV E                               ; Untyped                    ;
; CBXI_PARAMETER                     ; altsyncram_6181                            ; Untyped                    ;
+------------------------------------+--------------------------------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                        ;
+-------------------------------------------+-------------------------------------------------------------+
; Name                                      ; Value                                                       ;
+-------------------------------------------+-------------------------------------------------------------+
; Number of entity instances                ; 1                                                           ;
; Entity Instance                           ; Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                         ;
;     -- WIDTH_A                            ; 16                                                          ;
;     -- NUMWORDS_A                         ; 257                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                ;
;     -- WIDTH_B                            ; 1                                                           ;
;     -- NUMWORDS_B                         ; 1                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                   ;
+-------------------------------------------+-------------------------------------------------------------+


+-------------------------------------------------+
; Port Connectivity Checks: "regRead:r"           ;
+---------------+-------+----------+--------------+
; Port          ; Type  ; Severity ; Details      ;
+---------------+-------+----------+--------------+
; data_forward1 ; Input ; Info     ; Stuck at GND ;
; data_forward2 ; Input ; Info     ; Stuck at GND ;
+---------------+-------+----------+--------------+


+---------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|Comparator:comp2" ;
+---------+-------+----------+----------------------------------+
; Port    ; Type  ; Severity ; Details                          ;
+---------+-------+----------+----------------------------------+
; comp_d2 ; Input ; Info     ; Stuck at GND                     ;
+---------+-------+----------+----------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|alu:op2_alu"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ip2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ip2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; aluop      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp|alu:incrementer1"                                                        ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; ip2[15..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; ip2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; aluop      ; Input  ; Info     ; Stuck at GND                                                                        ;
; c          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Datapath_RISC:dp"                                                                                                                               ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; m20      ; Input ; Info     ; Stuck at GND                                                                                                                                 ;
; nc_mw_in ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 3                           ;
; cycloneiii_ff         ; 4605                        ;
;     ENA               ; 4400                        ;
;     ENA SCLR SLD      ; 16                          ;
;     ENA SLD           ; 40                          ;
;     plain             ; 149                         ;
; cycloneiii_lcell_comb ; 3992                        ;
;     arith             ; 45                          ;
;         2 data inputs ; 28                          ;
;         3 data inputs ; 17                          ;
;     normal            ; 3947                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 423                         ;
;         4 data inputs ; 3338                        ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 21.40                       ;
; Average LUT depth     ; 16.26                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:16     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Mon Nov 28 14:12:54 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RISC2 -c RISC2
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file flipFlop.vhd
    Info (12022): Found design unit 1: flipFlop-Behave File: /home/virtualgod/Altera/RISC2/flipFlop.vhd Line: 13
    Info (12023): Found entity 1: flipFlop File: /home/virtualgod/Altera/RISC2/flipFlop.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file finalComponents.vhd
    Info (12022): Found design unit 1: finalComponents File: /home/virtualgod/Altera/RISC2/finalComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regRead.vhd
    Info (12022): Found design unit 1: regRead-behaviour File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 13
    Info (12023): Found entity 1: regRead File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dataRegister.vhd
    Info (12022): Found design unit 1: dataRegister-Behave File: /home/virtualgod/Altera/RISC2/dataRegister.vhd Line: 14
    Info (12023): Found entity 1: dataRegister File: /home/virtualgod/Altera/RISC2/dataRegister.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file instrMemory.vhd
    Info (12022): Found design unit 1: instrMemory-Behave File: /home/virtualgod/Altera/RISC2/instrMemory.vhd Line: 15
    Info (12023): Found entity 1: instrMemory File: /home/virtualgod/Altera/RISC2/instrMemory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file execute.vhd
    Info (12022): Found design unit 1: execute-behaviour File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 12
    Info (12023): Found entity 1: execute File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-Behave File: /home/virtualgod/Altera/RISC2/alu.vhd Line: 15
    Info (12023): Found entity 1: alu File: /home/virtualgod/Altera/RISC2/alu.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file memPackage.vhd
    Info (12022): Found design unit 1: mem_package File: /home/virtualgod/Altera/RISC2/memPackage.vhd Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file datapathComponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: /home/virtualgod/Altera/RISC2/datapathComponents.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file regWrite.vhd
    Info (12022): Found design unit 1: regWrite-behaviour File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 13
    Info (12023): Found entity 1: regWrite File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file memAccess.vhd
    Info (12022): Found design unit 1: memAccess-behaviour File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 11
    Info (12023): Found entity 1: memAccess File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file fetch.vhd
    Info (12022): Found design unit 1: fetch-behaviour File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 11
    Info (12023): Found entity 1: fetch File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file PE.vhd
    Info (12022): Found design unit 1: PE-behave File: /home/virtualgod/Altera/RISC2/PE.vhd Line: 15
    Info (12023): Found entity 1: PE File: /home/virtualgod/Altera/RISC2/PE.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file decode.vhd
    Info (12022): Found design unit 1: decode-behaviour File: /home/virtualgod/Altera/RISC2/decode.vhd Line: 10
    Info (12023): Found entity 1: decode File: /home/virtualgod/Altera/RISC2/decode.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file dataMemory.vhd
    Info (12022): Found design unit 1: dataMemory-Behave File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 16
    Info (12023): Found entity 1: dataMemory File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file Comparator.vhd
    Info (12022): Found design unit 1: Comparator-Behave File: /home/virtualgod/Altera/RISC2/Comparator.vhd Line: 12
    Info (12023): Found entity 1: Comparator File: /home/virtualgod/Altera/RISC2/Comparator.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file DataPath_RISC2.vhd
    Info (12022): Found design unit 1: DataPath_RISC-Build File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 22
    Info (12023): Found entity 1: Datapath_RISC File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file regFile.vhd
    Info (12022): Found design unit 1: regFile-Behave File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 16
    Info (12023): Found entity 1: regFile File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file RISC2.vhd
    Info (12022): Found design unit 1: RISC2-Struct File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 12
    Info (12023): Found entity 1: RISC2 File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file controlHazard.vhd
    Info (12022): Found design unit 1: controlHazard-Behave File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 13
    Info (12023): Found entity 1: controlHazard File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 4
Info (12127): Elaborating entity "RISC2" for the top level hierarchy
Info (12128): Elaborating entity "Datapath_RISC" for hierarchy "Datapath_RISC:dp" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 34
Info (10041): Inferred latch for "T2_RE_in[0]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[1]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[2]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[3]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[4]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[5]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[6]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[7]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[8]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[9]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[10]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[11]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[12]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[13]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[14]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (10041): Inferred latch for "T2_RE_in[15]" at DataPath_RISC2.vhd(138) File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (12128): Elaborating entity "flipFlop" for hierarchy "Datapath_RISC:dp|flipFlop:ncdr" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 44
Info (12128): Elaborating entity "PE" for hierarchy "Datapath_RISC:dp|PE:pr1_enc" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 65
Info (12128): Elaborating entity "dataRegister" for hierarchy "Datapath_RISC:dp|dataRegister:pc_fd" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 77
Info (12128): Elaborating entity "alu" for hierarchy "Datapath_RISC:dp|alu:incrementer1" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 87
Info (12128): Elaborating entity "instrMemory" for hierarchy "Datapath_RISC:dp|instrMemory:instr_mem" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 92
Info (12128): Elaborating entity "regFile" for hierarchy "Datapath_RISC:dp|regFile:rf" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 123
Warning (10492): VHDL Process Statement warning at regFile.vhd(29): signal "a3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regFile.vhd Line: 29
Info (12128): Elaborating entity "Comparator" for hierarchy "Datapath_RISC:dp|Comparator:comp1" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 151
Info (12128): Elaborating entity "dataMemory" for hierarchy "Datapath_RISC:dp|dataMemory:data_mem" File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 213
Info (12128): Elaborating entity "fetch" for hierarchy "fetch:f" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 53
Warning (10492): VHDL Process Statement warning at fetch.vhd(24): signal "Ctrl_forwarding_V" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/fetch.vhd Line: 24
Info (12128): Elaborating entity "decode" for hierarchy "decode:d" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 57
Info (12128): Elaborating entity "regRead" for hierarchy "regRead:r" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 61
Warning (10492): VHDL Process Statement warning at regRead.vhd(37): signal "NC_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 37
Warning (10492): VHDL Process Statement warning at regRead.vhd(38): signal "data_forward1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 38
Warning (10492): VHDL Process Statement warning at regRead.vhd(40): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 40
Warning (10492): VHDL Process Statement warning at regRead.vhd(46): signal "data_forward2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 46
Warning (10492): VHDL Process Statement warning at regRead.vhd(48): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 48
Warning (10492): VHDL Process Statement warning at regRead.vhd(59): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 59
Warning (10492): VHDL Process Statement warning at regRead.vhd(61): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 61
Warning (10492): VHDL Process Statement warning at regRead.vhd(64): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 64
Warning (10492): VHDL Process Statement warning at regRead.vhd(66): signal "IR_DR" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regRead.vhd Line: 66
Info (12128): Elaborating entity "execute" for hierarchy "execute:e" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 67
Warning (10492): VHDL Process Statement warning at execute.vhd(37): signal "NC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 37
Warning (10492): VHDL Process Statement warning at execute.vhd(38): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 38
Warning (10492): VHDL Process Statement warning at execute.vhd(45): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 45
Warning (10492): VHDL Process Statement warning at execute.vhd(51): signal "PE2_V" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 51
Warning (10492): VHDL Process Statement warning at execute.vhd(54): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 54
Warning (10492): VHDL Process Statement warning at execute.vhd(61): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 61
Warning (10492): VHDL Process Statement warning at execute.vhd(68): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 68
Warning (10492): VHDL Process Statement warning at execute.vhd(75): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 75
Warning (10492): VHDL Process Statement warning at execute.vhd(81): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 81
Warning (10492): VHDL Process Statement warning at execute.vhd(87): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 87
Warning (10492): VHDL Process Statement warning at execute.vhd(94): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/execute.vhd Line: 94
Info (12128): Elaborating entity "memAccess" for hierarchy "memAccess:m" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 73
Warning (10492): VHDL Process Statement warning at memAccess.vhd(37): signal "NC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 37
Warning (10492): VHDL Process Statement warning at memAccess.vhd(38): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 38
Warning (10492): VHDL Process Statement warning at memAccess.vhd(48): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 48
Warning (10492): VHDL Process Statement warning at memAccess.vhd(56): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 56
Warning (10492): VHDL Process Statement warning at memAccess.vhd(68): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 68
Warning (10492): VHDL Process Statement warning at memAccess.vhd(75): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 75
Warning (10492): VHDL Process Statement warning at memAccess.vhd(87): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/memAccess.vhd Line: 87
Info (12128): Elaborating entity "regWrite" for hierarchy "regWrite:w" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 79
Warning (10492): VHDL Process Statement warning at regWrite.vhd(31): signal "NC_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 31
Warning (10492): VHDL Process Statement warning at regWrite.vhd(33): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 33
Warning (10492): VHDL Process Statement warning at regWrite.vhd(42): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 42
Warning (10492): VHDL Process Statement warning at regWrite.vhd(47): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 47
Warning (10492): VHDL Process Statement warning at regWrite.vhd(52): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 52
Warning (10492): VHDL Process Statement warning at regWrite.vhd(57): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 57
Warning (10492): VHDL Process Statement warning at regWrite.vhd(62): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 62
Warning (10492): VHDL Process Statement warning at regWrite.vhd(67): signal "IR_MW" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/regWrite.vhd Line: 67
Info (12128): Elaborating entity "controlHazard" for hierarchy "controlHazard:ch" File: /home/virtualgod/Altera/RISC2/RISC2.vhd Line: 83
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(26): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 26
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(26): signal "NC_EM_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 26
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(27): signal "IR_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 27
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(28): signal "memDout" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 28
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(28): signal "PC_EM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 28
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(38): signal "NC_RE_out" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 38
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(39): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 39
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(40): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 40
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(41): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 41
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(46): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 46
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(47): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 47
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(47): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 47
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(53): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 53
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(60): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 60
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(61): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 61
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(67): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 67
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(68): signal "T4_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 68
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(68): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 68
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(75): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 75
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(76): signal "Z1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 76
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(76): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 76
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(82): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 82
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(83): signal "T1_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 83
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(83): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 83
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(90): signal "IR_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 90
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(91): signal "RF_pco" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 91
Warning (10492): VHDL Process Statement warning at controlHazard.vhd(91): signal "PC_RE" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/virtualgod/Altera/RISC2/controlHazard.vhd Line: 91
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[1]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[3]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[4]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[5]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[6]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[7]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[8]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[9]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[10]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[11]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[12]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[13]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[14]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[15]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[0]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[2]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[1]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[3]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[4]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[5]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[6]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[7]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[8]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[9]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[10]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[11]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[12]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[13]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[14]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[15]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[0]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Warning (14026): LATCH primitive "Datapath_RISC:dp|T2_RE_in[2]" is permanently enabled File: /home/virtualgod/Altera/RISC2/DataPath_RISC2.vhd Line: 138
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "Datapath_RISC:dp|dataMemory:data_mem|ram" is uninferred due to asynchronous read logic File: /home/virtualgod/Altera/RISC2/dataMemory.vhd Line: 17
Warning (113028): 255 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/virtualgod/Altera/RISC2/db/RISC2.ram0_dataMemory_114200bc.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 257 to 511 are not initialized File: /home/virtualgod/Altera/RISC2/db/RISC2.ram0_dataMemory_114200bc.hdl.mif Line: 1
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "Datapath_RISC:dp|instrMemory:instr_mem|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 16
        Info (286033): Parameter WIDTHAD_A set to 9
        Info (286033): Parameter NUMWORDS_A set to 257
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif
Info (12130): Elaborated megafunction instantiation "Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0"
Info (12133): Instantiated megafunction "Datapath_RISC:dp|instrMemory:instr_mem|altsyncram:ram_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "16"
    Info (12134): Parameter "WIDTHAD_A" = "9"
    Info (12134): Parameter "NUMWORDS_A" = "257"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6181.tdf
    Info (12023): Found entity 1: altsyncram_6181 File: /home/virtualgod/Altera/RISC2/db/altsyncram_6181.tdf Line: 28
Warning (113028): 255 out of 512 addresses are uninitialized. The Quartus Prime software will initialize them to "0". There are 1 warnings found, and 1 warnings are reported. File: /home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif Line: 1
    Warning (113027): Addresses ranging from 257 to 511 are not initialized File: /home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif Line: 1
Critical Warning (127004): Memory depth (257) in the design file differs from memory depth (512) in the Memory Initialization File "/home/virtualgod/Altera/RISC2/db/RISC2.ram0_instrMemory_12ac82ab.hdl.mif" -- truncated remaining initial content value to fit RAM File: /home/virtualgod/Altera/15.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 8423 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 8404 logic cells
    Info (21064): Implemented 16 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 1271 megabytes
    Info: Processing ended: Mon Nov 28 14:13:26 2016
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:53


