
---------- Begin Simulation Statistics ----------
final_tick                               18204067837872                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119227                       # Simulator instruction rate (inst/s)
host_mem_usage                               17498824                       # Number of bytes of host memory used
host_op_rate                                   217681                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8385.33                       # Real time elapsed on the host
host_tick_rate                                6887443                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   999758778                       # Number of instructions simulated
sim_ops                                    1825324531                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057753                       # Number of seconds simulated
sim_ticks                                 57753466389                       # Number of ticks simulated
system.cpu0.Branches                                3                       # Number of branches fetched
system.cpu0.committedInsts                         12                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          245                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1779251                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops        24505                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      3447252                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops        24505                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu0.num_fp_insts                           14                       # number of float instructions
system.cpu0.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu0.num_int_insts                          12                       # number of integer instructions
system.cpu0.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu0.num_load_insts                          2                       # Number of load instructions
system.cpu0.num_mem_refs                            2                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                3                       # Number of branches fetched
system.cpu1.committedInsts                         12                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      1779527                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops        24616                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests      3447720                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops        24616                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu1.num_fp_insts                           14                       # number of float instructions
system.cpu1.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu1.num_int_insts                          12                       # number of integer instructions
system.cpu1.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                3                       # Number of branches fetched
system.cpu2.committedInsts                         12                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      1788515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        22169                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests      3465522                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        22169                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu2.num_fp_insts                           14                       # number of float instructions
system.cpu2.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu2.num_int_insts                          12                       # number of integer instructions
system.cpu2.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                            2                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                3                       # Number of branches fetched
system.cpu3.committedInsts                         12                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          432                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      1789388                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops        21940                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests      3467123                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops        21940                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  20                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            3                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    14                       # Number of float alu accesses
system.cpu3.num_fp_insts                           14                       # number of float instructions
system.cpu3.num_fp_register_reads                  18                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 12                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   12                       # Number of integer alu accesses
system.cpu3.num_int_insts                          12                       # number of integer instructions
system.cpu3.num_int_register_reads                 20                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 7                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                            2                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     75.00% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  1      4.17%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  2      8.33%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     87.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 1      4.17%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     91.67% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  2      8.33%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      4740233                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        9498424                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       897571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1871667                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        193107213                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       110353453                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249887099                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            456238712                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.694049                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.694049                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        309313812                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       225709703                       # number of floating regfile writes
system.switch_cpus0.idleCycles                 534140                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       619529                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        34842869                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            2.830069                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           107700348                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          30551545                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       21756811                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     77032557                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2129                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        14145                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     32716815                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    500042504                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     77148803                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2038978                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    490829604                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        169779                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents      6605367                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        724495                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles      6827289                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        10871                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       226525                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       393004                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        536511314                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            487431577                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.600143                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        321983247                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              2.810476                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             489317354                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       419868850                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      182827988                       # number of integer regfile writes
system.switch_cpus0.ipc                      1.440821                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.440821                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass      1570877      0.32%      0.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    222852739     45.22%     45.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        11448      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     68831505     13.97%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu      9242094      1.88%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc      5714947      1.16%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     23841696      4.84%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp       652195      0.13%     67.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt     18089007      3.67%     71.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv      5720747      1.16%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     27062136      5.49%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt      1016275      0.21%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     17033824      3.46%     81.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7987329      1.62%     83.11% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     60557674     12.29%     95.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     22684089      4.60%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     492868582                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      272160692                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    541848168                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    266652625                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    294677776                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt            4772521                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009683                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1329600     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        94222      1.97%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     29.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu        191588      4.01%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     33.85% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc        26712      0.56%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     34.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd        89723      1.88%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            3      0.00%     36.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt       141204      2.96%     39.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv        14929      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        93280      1.95%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt         1000      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        399012      8.36%     49.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       650511     13.63%     63.53% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      1107173     23.20%     86.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite       633564     13.28%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     223909534                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    621811804                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    220778952                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    249179133                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         499915186                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        492868582                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded       127318                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined     43803744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       250625                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved       114454                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     36355471                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    172899662                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     2.850605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     3.028908                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     74204577     42.92%     42.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      8719349      5.04%     47.96% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      9875352      5.71%     53.67% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     11288572      6.53%     60.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     11577004      6.70%     66.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     12356206      7.15%     74.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     11896818      6.88%     80.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     12791413      7.40%     88.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     20190371     11.68%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    172899662                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  2.841825                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      3515007                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3347097                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     77032557                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     32716815                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      194599628                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               173433802                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                  12025                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        193108134                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       110356991                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249886533                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            456237866                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.694050                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.694050                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        309314093                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       225712157                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 528193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       619622                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        34843465                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.830149                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           107705866                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          30552514                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       21634646                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     77039159                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2121                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        14160                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     32721553                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    500067346                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     77153352                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2040430                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    490843440                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        169554                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents      6615991                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles        724653                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles      6837694                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        10872                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       226625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       392997                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        536532959                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            487444363                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.600146                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        321997841                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.810550                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             489330461                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       419888994                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      182836667                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.440818                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.440818                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass      1570992      0.32%      0.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    222858593     45.22%     45.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        11420      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     45.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     68833680     13.97%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu      9242445      1.88%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc      5715473      1.16%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     23841037      4.84%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp       652242      0.13%     67.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt     18089336      3.67%     71.18% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv      5720650      1.16%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     27062549      5.49%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.83% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt      1016360      0.21%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     17036939      3.46%     81.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7988556      1.62%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     60559308     12.29%     95.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     22684290      4.60%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     492883870                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      272168296                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    541859839                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    266655461                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    294690022                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            4774558                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009687                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1328845     27.83%     27.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     27.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     27.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        94455      1.98%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu        194053      4.06%     33.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     33.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     33.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc        26828      0.56%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     34.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd        89713      1.88%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            2      0.00%     36.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt       140223      2.94%     39.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv        14860      0.31%     39.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     39.56% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        92997      1.95%     41.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt         1013      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        399952      8.38%     49.91% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       648930     13.59%     63.50% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      1107607     23.20%     86.70% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite       635080     13.30%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     223919140                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    621838954                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    220788902                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    249217375                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         499940052                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        492883870                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded       127294                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined     43829453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       250886                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved       114430                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     36402492                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    172905609                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.850595                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     3.028963                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     74214174     42.92%     42.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      8720219      5.04%     47.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9873119      5.71%     53.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     11279481      6.52%     60.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     11561238      6.69%     66.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     12367981      7.15%     74.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     11921230      6.89%     80.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     12778603      7.39%     88.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     20189564     11.68%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    172905609                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.841914                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      3513986                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3337901                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     77039159                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     32721553                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      194607388                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               173433802                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                  11946                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        193172800                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       110413592                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249985096                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            456409197                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      0.693777                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.693777                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        309345800                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       225773672                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 495738                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       619367                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        34854424                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            2.831020                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           107755770                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          30584268                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles       21607495                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     77052613                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2131                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts        14164                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     32749311                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    500198528                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     77171502                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2039414                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    490994595                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        168308                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents      6954843                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles        724277                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles      7175311                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        10636                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       226112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       393255                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        536611270                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            487595872                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.600157                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        322051187                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              2.811424                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             489481714                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       420058185                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      182884435                       # number of integer regfile writes
system.switch_cpus2.ipc                      1.441386                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.441386                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass      1570651      0.32%      0.32% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    222920196     45.21%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        11452      0.00%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     68874408     13.97%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu      9242023      1.87%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc      5714994      1.16%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     23841499      4.84%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp       652188      0.13%     67.51% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt     18088827      3.67%     71.17% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv      5720853      1.16%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.34% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     27062243      5.49%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt      1016302      0.21%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     17032629      3.45%     81.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7986479      1.62%     83.10% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     60581632     12.29%     95.39% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     22717638      4.61%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     493034014                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      272262828                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    542050005                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    266749724                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    294768248                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt            4774612                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009684                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1329074     27.84%     27.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     27.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     27.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        94186      1.97%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu        193701      4.06%     33.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     33.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     33.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc        26642      0.56%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     34.42% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd        89849      1.88%     36.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     36.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            3      0.00%     36.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt       140226      2.94%     39.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv        14759      0.31%     39.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     39.55% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        93357      1.96%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt         1004      0.02%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        399373      8.36%     49.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       650281     13.62%     63.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      1108533     23.22%     86.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite       633624     13.27%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     223975147                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    621981420                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    220846148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    249229993                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         500071207                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        493034014                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded       127321                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined     43789295                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       250726                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved       114457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     36323461                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    172938064                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     2.850928                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     3.029012                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     74229190     42.92%     42.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      8707674      5.04%     47.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      9874086      5.71%     53.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     11289497      6.53%     60.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     11551292      6.68%     66.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     12375043      7.16%     74.03% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     11941085      6.90%     80.94% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     12778792      7.39%     88.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     20191405     11.68%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    172938064                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  2.842779                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads      3511462                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3380445                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     77052613                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     32749311                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      194676663                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               173433802                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  12461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        193185449                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       110426679                       # number of cc regfile writes
system.switch_cpus3.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            456438660                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.693735                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.693735                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        309350585                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       225790820                       # number of floating regfile writes
system.switch_cpus3.idleCycles                 486204                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       619184                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        34857352                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.831305                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           107772805                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          30590630                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       21604760                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     77065324                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2128                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        14011                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     32760599                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    500262732                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     77182175                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2041375                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    491043905                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        168561                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents      7051204                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles        724156                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles      7273145                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        10714                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       225892                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       393292                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        536658655                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            487642982                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.600159                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        322080282                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.811695                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             489528770                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       420117437                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      182905036                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.441472                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.441472                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1570230      0.32%      0.32% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    222940188     45.21%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        11471      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     45.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     68887372     13.97%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     59.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu      9242273      1.87%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     61.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc      5715369      1.16%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     62.54% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     23840906      4.84%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp       652218      0.13%     67.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt     18089248      3.67%     71.17% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv      5720673      1.16%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     72.33% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     27062607      5.49%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.82% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt      1016400      0.21%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     78.03% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     17036252      3.46%     81.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7988252      1.62%     83.10% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     60589016     12.29%     95.39% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     22722813      4.61%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     493085288                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      272288857                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    542101856                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    266772027                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    294802665                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4770552                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009675                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1329202     27.86%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     27.86% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        94393      1.98%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     29.84% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu        193474      4.06%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     33.90% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc        26918      0.56%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     34.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd        89401      1.87%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            1      0.00%     36.34% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt       140162      2.94%     39.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv        14211      0.30%     39.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     39.57% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        93211      1.95%     41.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.53% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt         1008      0.02%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     41.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        400257      8.39%     49.94% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       644986     13.52%     63.46% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      1109125     23.25%     86.71% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite       634203     13.29%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     223996753                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    622038595                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    220870955                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    249294574                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         500135418                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        493085288                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded       127314                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined     43824050                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       251733                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved       114450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     36387177                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    172947598                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.851068                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     3.029102                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     74234503     42.92%     42.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      8708717      5.04%     47.96% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      9868609      5.71%     53.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     11288635      6.53%     60.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     11551125      6.68%     66.87% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     12372876      7.15%     74.03% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     11949534      6.91%     80.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     12781428      7.39%     88.32% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     20192171     11.68%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    172947598                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.843075                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      3511753                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3424046                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     77065324                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     32760599                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      194700231                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               173433802                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                  12062                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.switch_cpus0.data     93369341                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        93369341                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     94163789                       # number of overall hits
system.cpu0.dcache.overall_hits::total       94163789                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      3365429                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3365431                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      3501627                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3501629                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 145344378010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 145344378010                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 145344378010                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 145344378010                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     96734770                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     96734772                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     97665416                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     97665418                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.034790                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.034790                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.035853                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.035853                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 43187.474170                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 43187.448505                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 41507.670009                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41507.646301                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         7080                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      2584400                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs             1580                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           7146                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs     4.481013                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   361.656871                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1636191                       # number of writebacks
system.cpu0.dcache.writebacks::total          1636191                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      1712680                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1712680                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      1712680                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1712680                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1652749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1652749                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1747561                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1747561                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  54355697770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  54355697770                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  58229901355                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  58229901355                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.017085                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.017085                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.017893                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.017893                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 32888.053643                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 32888.053643                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 33320.668838                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 33320.668838                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1636191                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     67844655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       67844655                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      2675937                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      2675939                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 129183859161                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 129183859161                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     70520592                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     70520594                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data            1                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.037945                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037945                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 48276.121284                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 48276.085203                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      1707404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      1707404                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data       968533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       968533                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  38619318690                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  38619318690                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.013734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013734                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 39874.034948                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 39874.034948                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25524686                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25524686                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data       689492                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       689492                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16160518849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16160518849                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     26214178                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     26214178                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.026302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.026302                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 23438.297832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 23438.297832                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data         5276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         5276                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data       684216                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       684216                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  15736379080                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15736379080                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.026101                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026101                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 22999.139278                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 22999.139278                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data       794448                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total       794448                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data       136198                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total       136198                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data       930646                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total       930646                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.146348                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.146348                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total        94812                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data   3874203585                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total   3874203585                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.101878                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 40861.954025                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 40861.954025                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.876467                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           95946994                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1636703                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            58.622117                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000884                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.875583                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000002                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999757                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        782960047                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       782960047                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           16                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     36773282                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        36773298                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           16                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     36773282                       # number of overall hits
system.cpu0.icache.overall_hits::total       36773298                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst        34948                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         34950                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst        34948                       # number of overall misses
system.cpu0.icache.overall_misses::total        34950                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst    623655720                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    623655720                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst    623655720                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    623655720                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           18                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     36808230                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36808248                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           18                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     36808230                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36808248                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.111111                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000949                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.111111                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000949                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 17845.247797                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17844.226609                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 17845.247797                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17844.226609                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        30762                       # number of writebacks
system.cpu0.icache.writebacks::total            30762                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst         3676                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3676                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst         3676                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3676                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst        31272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        31272                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst        31272                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        31272                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst    548559558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    548559558                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst    548559558                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    548559558                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 17541.556600                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17541.556600                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 17541.556600                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17541.556600                       # average overall mshr miss latency
system.cpu0.icache.replacements                 30762                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           16                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     36773282                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       36773298                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst        34948                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        34950                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst    623655720                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    623655720                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     36808230                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36808248                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000949                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 17845.247797                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17844.226609                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst         3676                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3676                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst        31272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        31272                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst    548559558                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    548559558                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 17541.556600                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17541.556600                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          508.645626                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           36804572                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            31274                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          1176.842489                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     0.019682                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   508.625944                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.000038                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.993410                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.993448                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        294497258                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       294497258                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1094612                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      2062675                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean       813596                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp       112264                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq        573366                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp       573365                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1094617                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        93310                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      5134131                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            5227441                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3970304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    209465216                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           213435520                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      1209318                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic               77396352                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       2989583                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.008279                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.090610                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             2964833     99.17%     99.17% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1               24750      0.83%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         2989583                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      2258137230                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy       31400420                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1672498343                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst        12935                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data       467073                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         480008                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst        12935                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data       467073                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        480008                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst        18337                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      1169634                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      1187975                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst        18337                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      1169634                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      1187975                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst    475209980                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data  54703093136                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total  55178303116                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst    475209980                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data  54703093136                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total  55178303116                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst        31272                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1636707                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1667983                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst        31272                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1636707                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1667983                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.586371                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.714626                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.712222                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.586371                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.714626                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.712222                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 25915.361291                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 46769.410889                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 46447.360522                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 25915.361291                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 46769.410889                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 46447.360522                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      1209318                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1209318                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst        18337                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      1169634                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      1187971                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst        18337                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      1169634                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      1187971                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst    469103759                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data  54313607012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total  54782710771                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst    469103759                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data  54313607012                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total  54782710771                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.586371                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.714626                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.712220                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.586371                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.714626                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.712220                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 25582.361291                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 46436.412597                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 46114.518596                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 25582.361291                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 46436.412597                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 46114.518596                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              1209318                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      1107415                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1107415                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      1107415                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1107415                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       559261                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       559261                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       559261                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       559261                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       112244                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total           20                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       112264                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000178                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total  1831.500000                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total           20                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total       360306                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18015.300000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        69897                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69897                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       503469                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       503469                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14563082670                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14563082670                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data       573366                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       573366                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.878094                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.878094                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 28925.480357                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 28925.480357                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       503469                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       503469                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14395427826                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14395427826                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.878094                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.878094                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 28592.481019                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 28592.481019                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst        12935                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data       397176                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total       410111                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst        18337                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       666165                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       684506                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    475209980                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data  40140010466                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total  40615220446                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst        31272                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1063341                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1094617                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.586371                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.626483                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.625338                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 25915.361291                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 60255.357856                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 59335.083178                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst        18337                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       666165                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       684502                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    469103759                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  39918179186                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total  40387282945                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.586371                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.626483                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.625335                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 25582.361291                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 59922.360355                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59002.432345                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2425.586014                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3446899                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         1212056                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.843845                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    34.727075                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.005591                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.005592                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst   360.053952                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2030.793804                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.008478                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000001                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.087904                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.495799                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.592184                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2738                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1594                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          281                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          192                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.668457                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        56363336                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       56363336                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  57753456389                       # Cumulative time (in ticks) in various power states
system.cpu0.thread28834.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread28834.numOps                      0                       # Number of Ops committed
system.cpu0.thread28834.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.switch_cpus1.data     93373454                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        93373454                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     94167912                       # number of overall hits
system.cpu1.dcache.overall_hits::total       94167912                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data      3365088                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3365090                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data      3501294                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3501296                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 145728952718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 145728952718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 145728952718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 145728952718                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     96738542                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     96738544                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     97669206                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     97669208                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.034785                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.034785                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.035848                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.035849                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 43306.134258                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 43306.108520                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 41621.455587                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 41621.431812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         7293                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      2595211                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs             1606                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7156                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     4.541096                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   362.662241                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1636361                       # number of writebacks
system.cpu1.dcache.writebacks::total          1636361                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      1712102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1712102                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      1712102                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1712102                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      1652986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1652986                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      1747802                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1747802                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data  54381833942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54381833942                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data  58236213704                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  58236213704                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.017087                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.017087                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.017895                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.017895                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 32899.149746                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32899.149746                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 33319.685928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33319.685928                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1636361                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     67849285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       67849285                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            2                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data      2675289                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      2675291                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 129620555694                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 129620555694                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     70524574                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     70524576                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.037934                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037934                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 48451.047978                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 48451.011757                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      1706797                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      1706797                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       968492                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       968492                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data  38704567356                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  38704567356                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.013733                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.013733                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 39963.745035                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 39963.745035                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     25524169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      25524169                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data       689799                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       689799                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16108397024                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16108397024                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26213968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26213968                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.026314                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.026314                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 23352.305561                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 23352.305561                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data         5305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5305                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data       684494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       684494                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  15677266586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15677266586                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.026112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.026112                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 22903.439016                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22903.439016                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data       794458                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total       794458                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data       136206                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total       136206                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data       930664                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total       930664                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.146354                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.146354                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total        94816                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data   3854379762                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total   3854379762                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.101880                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.101880                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 40651.153413                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 40651.153413                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.876683                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           95951236                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1636873                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            58.618620                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000883                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.875800                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000002                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999757                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999759                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          332                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        782990537                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       782990537                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           16                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     36776726                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        36776742                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           16                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     36776726                       # number of overall hits
system.cpu1.icache.overall_hits::total       36776742                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst        34360                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         34362                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst        34360                       # number of overall misses
system.cpu1.icache.overall_misses::total        34362                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    601132266                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    601132266                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    601132266                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    601132266                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           18                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     36811086                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36811104                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           18                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     36811086                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36811104                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.111111                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.111111                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 17495.118335                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17494.100052                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 17495.118335                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17494.100052                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        30779                       # number of writebacks
system.cpu1.icache.writebacks::total            30779                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3071                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3071                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3071                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3071                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst        31289                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31289                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst        31289                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31289                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    539390403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    539390403                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    539390403                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    539390403                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 17238.978651                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 17238.978651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 17238.978651                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 17238.978651                       # average overall mshr miss latency
system.cpu1.icache.replacements                 30779                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           16                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     36776726                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       36776742                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst        34360                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        34362                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    601132266                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    601132266                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     36811086                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36811104                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 17495.118335                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17494.100052                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3071                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3071                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst        31289                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31289                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    539390403                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    539390403                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 17238.978651                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 17238.978651                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          508.646292                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36808033                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31291                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1176.313732                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     0.019683                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   508.626608                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.000038                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.993411                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.993450                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          348                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        294520123                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       294520123                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        1094595                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      2063331                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       813402                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq       112356                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp       112356                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq        573570                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp       573569                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      1094598                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        93361                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port      5134823                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total            5228184                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port      3972480                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port    209486976                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total           213459456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      1209593                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic               77413952                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples       2990142                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.008377                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.091141                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0             2965094     99.16%     99.16% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1               25048      0.84%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total         2990142                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy      2258419608                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy       31419063                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     1672698145                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst        13714                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       466232                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         479946                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst        13714                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       466232                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        479946                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst        17575                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      1170643                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      1188222                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst        17575                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      1170643                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      1188222                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst    462733137                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data  54713094452                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total  55175827589                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst    462733137                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data  54713094452                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total  55175827589                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst        31289                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      1636875                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      1668168                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst        31289                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      1636875                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      1668168                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.561699                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.715169                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.712292                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.561699                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.715169                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.712292                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 26329.054737                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 46737.642861                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 46435.621954                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 26329.054737                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 46737.642861                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 46435.621954                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      1209593                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1209593                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst        17575                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      1170643                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      1188218                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst        17575                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      1170643                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      1188218                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst    456880662                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data  54323271665                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total  54780152327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst    456880662                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data  54323271665                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total  54780152327                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.561699                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.715169                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.712289                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.561699                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.715169                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.712289                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 25996.054737                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 46404.643999                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 46102.779395                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 25996.054737                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 46404.643999                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 46102.779395                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              1209593                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      1108403                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1108403                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      1108403                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1108403                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       558287                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       558287                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       558287                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       558287                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data       112353                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       112353                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        55278                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        55278                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data       112356                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       112356                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000027                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18426                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18426                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        54279                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        18093                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18093                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        69629                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        69629                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       503941                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       503941                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14503935878                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14503935878                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data       573570                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       573570                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.878604                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.878604                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 28781.019758                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 28781.019758                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       503941                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       503941                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14336123858                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14336123858                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.878604                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.878604                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 28448.020419                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 28448.020419                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst        13714                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       396603                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       410317                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst        17575                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data       666702                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total       684281                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    462733137                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data  40209158574                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total  40671891711                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst        31289                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      1063305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      1094598                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.561699                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.627009                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.625144                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 26329.054737                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 60310.541402                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 59437.411986                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst        17575                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       666702                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total       684277                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    456880662                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  39987147807                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total  40444028469                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.561699                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.627009                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.625140                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 25996.054737                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 59977.542901                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59104.760892                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2403.043406                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3447210                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         1212224                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.843707                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks    34.203135                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.005591                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.005591                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.681772                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2021.147316                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.008350                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000001                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084883                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.493444                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.586681                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2631                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1596                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          272                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          402                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.642334                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        56367936                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       56367936                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  57753456389                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-6153.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread-6153.numOps                      0                       # Number of Ops committed
system.cpu1.thread-6153.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.switch_cpus2.data     93415365                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        93415365                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     94209975                       # number of overall hits
system.cpu2.dcache.overall_hits::total       94209975                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      3377611                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3377613                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      3513752                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3513754                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 143912406388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 143912406388                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 143912406388                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 143912406388                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     96792976                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     96792978                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     97723727                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     97723729                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.034895                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.034895                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.035956                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.035956                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 42607.750386                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 42607.725156                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 40956.904866                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 40956.881554                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         6801                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2834556                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             1486                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           7470                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     4.576716                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   379.458635                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      1645166                       # number of writebacks
system.cpu2.dcache.writebacks::total          1645166                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      1715569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      1715569                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      1715569                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      1715569                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      1662042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      1662042                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      1756852                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      1756852                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  53349452662                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53349452662                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  57093069964                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  57093069964                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.017171                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.017171                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.017978                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.017978                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 32098.739179                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32098.739179                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 32497.370276                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32497.370276                       # average overall mshr miss latency
system.cpu2.dcache.replacements               1645166                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     67860156                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       67860156                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      2685090                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2685092                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 127599739200                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 127599739200                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     70545246                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     70545248                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.038062                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038062                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 47521.587433                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 47521.552036                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      1710301                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      1710301                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data       974789                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       974789                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  37462036797                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  37462036797                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.013818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.013818                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 38430.918688                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 38430.918688                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     25555209                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      25555209                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       692521                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       692521                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16312667188                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16312667188                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     26247730                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     26247730                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.026384                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.026384                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 23555.483787                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 23555.483787                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data         5268                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         5268                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       687253                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       687253                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  15887415865                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15887415865                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.026183                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.026183                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 23117.273937                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23117.273937                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data       794610                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total       794610                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data       136141                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total       136141                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data       930751                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total       930751                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.146270                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.146270                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data        94810                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total        94810                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data   3743617302                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total   3743617302                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.101864                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.101864                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 39485.468853                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 39485.468853                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.877014                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           96001908                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          1645678                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            58.335779                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000882                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.876132                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000002                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999758                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          462                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        783435510                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       783435510                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           16                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     36785215                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        36785231                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           16                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     36785215                       # number of overall hits
system.cpu2.icache.overall_hits::total       36785231                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst        34988                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         34990                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst        34988                       # number of overall misses
system.cpu2.icache.overall_misses::total        34990                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst    608812245                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    608812245                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst    608812245                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    608812245                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           18                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     36820203                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     36820221                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           18                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     36820203                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     36820221                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.111111                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000950                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.111111                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000950                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 17400.601492                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 17399.606888                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 17400.601492                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 17399.606888                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        30798                       # number of writebacks
system.cpu2.icache.writebacks::total            30798                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst         3680                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         3680                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst         3680                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         3680                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst        31308                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        31308                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst        31308                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        31308                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst    538305822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    538305822                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst    538305822                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    538305822                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 17193.874473                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17193.874473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 17193.874473                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17193.874473                       # average overall mshr miss latency
system.cpu2.icache.replacements                 30798                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           16                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     36785215                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       36785231                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst        34988                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        34990                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst    608812245                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    608812245                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     36820203                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     36820221                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000950                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 17400.601492                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 17399.606888                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst         3680                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         3680                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst        31308                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        31308                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst    538305822                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    538305822                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 17193.874473                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17193.874473                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.644969                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           36816541                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            31310                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1175.871638                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     0.019682                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   508.625287                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.000038                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.993409                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993447                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        294593078                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       294593078                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        1100906                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      2074138                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean       807311                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq       112506                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp       112506                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        576082                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       576082                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      1100907                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        93418                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port      5161535                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total            5254953                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port      3974912                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    210614016                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total           214588928                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      1205485                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               77151040                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       2994998                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.007500                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.086278                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             2972535     99.25%     99.25% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               22463      0.75%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         2994998                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy      2270226450                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy       31468256                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     1681530678                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst        12975                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data       477520                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         490495                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst        12975                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data       477520                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        490495                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst        18333                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      1168157                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      1186494                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst        18333                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      1168157                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      1186494                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst    464355512                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  53516934813                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  53981290325                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst    464355512                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  53516934813                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  53981290325                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst        31308                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      1645677                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      1676989                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst        31308                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      1645677                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      1676989                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.585569                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.709834                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.707514                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.585569                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.709834                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.707514                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 25328.942999                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 45813.135403                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 45496.471390                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 25328.942999                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 45813.135403                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 45496.471390                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      1205485                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1205485                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst        18333                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      1168157                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      1186490                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst        18333                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      1168157                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      1186490                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst    458250623                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  53127938865                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  53586189488                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst    458250623                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  53127938865                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  53586189488                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.585569                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.709834                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.707512                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.585569                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.709834                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.707512                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 24995.942999                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 45480.135688                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 45163.625052                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 24995.942999                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 45480.135688                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 45163.625052                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              1205485                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      1120571                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1120571                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      1120571                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1120571                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks       555090                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total       555090                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks       555090                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total       555090                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data       112504                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       112504                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        36630                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data       112506                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       112506                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        35964                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data        73851                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        73851                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       502231                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       502231                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14696730886                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14696730886                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       576082                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       576082                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.871805                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.871805                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 29262.890753                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 29262.890753                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       502231                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       502231                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14529487963                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14529487963                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.871805                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.871805                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 28929.890753                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 28929.890753                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst        12975                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data       403669                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total       416644                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst        18333                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       665926                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       684263                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    464355512                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  38820203927                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  39284559439                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst        31308                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      1069595                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      1100907                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.585569                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.622596                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.621545                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 25328.942999                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 58295.071715                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 57411.491545                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst        18333                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       665926                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       684259                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    458250623                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  38598450902                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  39056701525                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.585569                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.622596                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.621541                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 24995.942999                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 57962.072215                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 57078.827644                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2473.917256                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3465155                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         1208242                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.867931                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks    31.106615                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.005590                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.005589                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   362.097737                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2080.701725                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.007594                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000001                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.088403                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.507984                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.603984                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2757                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           50                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1210                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          794                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          196                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          507                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.673096                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        56650882                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       56650882                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  57753456389                       # Cumulative time (in ticks) in various power states
system.cpu2.thread28834.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread28834.numOps                      0                       # Number of Ops committed
system.cpu2.thread28834.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.switch_cpus3.data     93423303                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        93423303                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     94218098                       # number of overall hits
system.cpu3.dcache.overall_hits::total       94218098                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data      3382897                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3382899                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data      3518762                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3518764                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 144176494037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 144176494037                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 144176494037                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 144176494037                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     96806200                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     96806202                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     97736860                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     97736862                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.034945                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.034945                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.036002                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.036002                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 42619.238492                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 42619.213295                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 40973.641877                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 40973.618588                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         6769                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2943485                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs             1469                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           7581                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs     4.607897                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   388.271336                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      1645887                       # number of writebacks
system.cpu3.dcache.writebacks::total          1645887                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      1720031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      1720031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      1720031                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      1720031                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      1662866                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      1662866                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      1757686                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      1757686                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data  53175334289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  53175334289                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data  56851231046                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  56851231046                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.017177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.017984                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 31978.123486                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 31978.123486                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 32344.361306                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 32344.361306                       # average overall mshr miss latency
system.cpu3.dcache.replacements               1645887                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     67863905                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       67863905                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data      2689744                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2689746                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 127748290833                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 127748290833                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     70553649                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     70553651                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.038123                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038123                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 47494.590873                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 47494.555558                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      1714722                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      1714722                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       975022                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       975022                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data  37177412706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  37177412706                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.013820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.013820                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 38129.819333                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 38129.819333                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     25559398                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      25559398                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data       693153                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       693153                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16428203204                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16428203204                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26252551                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.026403                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.026403                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 23700.688310                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 23700.688310                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data         5309                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5309                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data       687844                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       687844                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  15997921583                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15997921583                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.026201                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 23258.066630                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 23258.066630                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data       794795                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total       794795                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data       135865                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total       135865                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data       930660                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total       930660                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.145988                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.145988                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total        94820                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data   3675896757                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total   3675896757                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.101885                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.101885                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 38767.103533                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 38767.103533                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.877224                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           96010983                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1646399                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            58.315744                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18146314375146                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000882                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.876342                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000002                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999758                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999760                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          443                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        783541295                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       783541295                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           16                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     36790219                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        36790235                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           16                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     36790219                       # number of overall hits
system.cpu3.icache.overall_hits::total       36790235                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst        34364                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34366                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst        34364                       # number of overall misses
system.cpu3.icache.overall_misses::total        34366                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst    580166253                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    580166253                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst    580166253                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    580166253                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           18                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     36824583                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     36824601                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           18                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     36824583                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     36824601                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.111111                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000933                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.111111                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000933                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 16882.966273                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 16881.983734                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 16882.966273                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 16881.983734                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        30795                       # number of writebacks
system.cpu3.icache.writebacks::total            30795                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst         3059                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         3059                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst         3059                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         3059                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst        31305                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        31305                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst        31305                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        31305                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst    520313832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    520313832                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst    520313832                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    520313832                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000850                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000850                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 16620.790034                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 16620.790034                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 16620.790034                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 16620.790034                       # average overall mshr miss latency
system.cpu3.icache.replacements                 30795                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           16                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     36790219                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       36790235                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst        34364                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34366                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst    580166253                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    580166253                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           18                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     36824583                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     36824601                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.111111                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000933                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 16882.966273                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 16881.983734                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst         3059                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         3059                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst        31305                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        31305                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst    520313832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    520313832                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000850                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 16620.790034                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 16620.790034                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          508.649281                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           36821542                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            31307                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1176.144057                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     0.019683                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   508.629598                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.000038                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.993417                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.993456                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          349                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          163                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        294628115                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       294628115                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         18                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        1101149                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      2075673                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       805834                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq       112659                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp       112659                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq        576557                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp       576557                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      1101149                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        93409                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port      5164003                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total            5257412                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port      3974528                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port    210706304                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total           214680832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      1204825                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic               77108800                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples       2995219                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.007469                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.086101                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0             2972847     99.25%     99.25% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1               22372      0.75%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total         2995219                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy      2271241422                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           3.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy       31469575                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.1                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     1682316182                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst        13739                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       477856                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         491595                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst        13739                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       477856                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        491595                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst        17566                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      1168541                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      1186111                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst        17566                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      1168541                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      1186111                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst    443467089                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data  53275067907                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total  53718534996                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst    443467089                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data  53275067907                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total  53718534996                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst        31305                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      1646397                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      1677706                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst        31305                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      1646397                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      1677706                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.561124                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.709757                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.706984                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.561124                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.709757                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.706984                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 25245.763919                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 45591.098564                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 45289.635621                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 25245.763919                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 45591.098564                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 45289.635621                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      1204825                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1204825                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst        17566                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      1168541                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      1186107                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst        17566                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      1168541                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      1186107                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst    437617611                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data  52885943754                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total  53323561365                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst    437617611                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data  52885943754                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total  53323561365                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.561124                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.709757                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.706981                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.561124                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.709757                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.706981                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 24912.763919                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 45258.098564                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 44956.788355                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 24912.763919                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 45258.098564                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 44956.788355                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              1204825                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      1122847                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1122847                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      1122847                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1122847                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       553393                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       553393                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       553393                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       553393                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data       112657                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       112657                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data       112659                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       112659                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000018                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        73520                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        73520                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       503037                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       503037                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14806826679                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14806826679                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data       576557                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       576557                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.872484                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.872484                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 29434.865982                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 29434.865982                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       503037                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       503037                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14639315358                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14639315358                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.872484                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.872484                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 29101.865982                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 29101.865982                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst        13739                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       404336                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       418075                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst        17566                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data       665504                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total       683074                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    443467089                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data  38468241228                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total  38911708317                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst        31305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      1069840                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      1101149                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.561124                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.622059                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.620328                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 25245.763919                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 57803.170571                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 56965.582524                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst        17566                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       665504                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total       683070                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    437617611                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  38246628396                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total  38684246007                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.561124                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.622059                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.620325                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 24912.763919                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 57470.170571                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56632.916110                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2450.136108                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3466605                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         1207470                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.870966                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18146314371816                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    28.054784                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.005590                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.005587                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   349.150913                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2072.919234                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.006849                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.085242                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.506084                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.598178                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2645                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          411                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         1597                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          180                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          417                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.645752                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        56673310                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       56673310                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18146314381483                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  57753456389                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             2736115                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       4320663                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        919634                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            392714                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                27                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               27                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            2012678                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           2012676                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        2736123                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port      3560958                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      3561463                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port      3556317                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port      3555123                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                14233861                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    151868352                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    151887040                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    151668480                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    151616512                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                607040384                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            896796                       # Total snoops (count)
system.l3bus.snoopTraffic                    32261248                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            5655780                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  5655780    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              5655780                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           4743874419                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                8.2                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy           792824768                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy           792979622                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           791776994                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.4                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy           791485060                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.4                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst        16890                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data       930375                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst        16129                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data       931337                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst        16881                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       923129                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst        16112                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data       923084                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             3773937                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst        16890                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data       930375                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst        16129                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data       931337                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst        16881                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       923129                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst        16112                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data       923084                       # number of overall hits
system.l3cache.overall_hits::total            3773937                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst         1447                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data       239259                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst         1446                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data       239306                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst         1452                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       245027                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data       245457                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            974864                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            2                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst         1447                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data       239259                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst         1446                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data       239306                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst         1452                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       245027                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst         1454                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data       245457                       # number of overall misses
system.l3cache.overall_misses::total           974864                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst    158791709                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data  36536987302                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst    160319183                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data  36530460761                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst    148095084                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  35462184228                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst    141353502                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data  35220095174                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 144358286943                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst    158791709                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data  36536987302                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst    160319183                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data  36530460761                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst    148095084                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  35462184228                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst    141353502                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data  35220095174                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 144358286943                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst        18337                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      1169634                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst        17575                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      1170643                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst        18333                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      1168156                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst        17566                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      1168541                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         4748801                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst        18337                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      1169634                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst        17575                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      1170643                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst        18333                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      1168156                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst        17566                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      1168541                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        4748801                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.078911                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.204559                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.082276                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.204423                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.079201                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.209755                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.082774                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.210054                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.205286                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.078911                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.204559                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.082276                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.204423                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.079201                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.209755                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.082774                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.210054                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.205286                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 109738.568763                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 152708.935931                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 110870.804288                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 152651.670919                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 101993.859504                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 144727.659515                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 97216.988996                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 143487.841756                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 148080.436802                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 109738.568763                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 152708.935931                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 110870.804288                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 152651.670919                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 101993.859504                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 144727.659515                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 97216.988996                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 143487.841756                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 148080.436802                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         504082                       # number of writebacks
system.l3cache.writebacks::total               504082                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst         1447                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data       239259                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst         1446                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data       239306                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst         1452                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       245027                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst         1454                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data       245457                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       974848                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst         1447                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data       239259                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst         1446                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data       239306                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst         1452                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       245027                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst         1454                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data       245457                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       974848                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst    149154689                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data  34943562322                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst    150688823                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data  34936709441                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst    138424764                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  33830304408                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst    131669862                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data  33585351554                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 137865865863                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst    149154689                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data  34943562322                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst    150688823                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data  34936709441                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst    138424764                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  33830304408                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst    131669862                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data  33585351554                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 137865865863                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.078911                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.204559                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.082276                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.204423                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.079201                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.209755                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.082774                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.210054                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.205283                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.078911                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.204559                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.082276                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.204423                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.079201                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.209755                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.082774                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.210054                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.205283                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 103078.568763                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 146049.102947                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 104210.804288                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 145991.782241                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 95333.859504                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 138067.659515                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 90556.988996                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 136827.841756                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 141422.935538                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 103078.568763                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 146049.102947                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 104210.804288                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 145991.782241                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 95333.859504                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 138067.659515                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 90556.988996                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 136827.841756                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 141422.935538                       # average overall mshr miss latency
system.l3cache.replacements                    896796                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      3816581                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      3816581                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      3816581                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      3816581                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       919634                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       919634                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       919634                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       919634                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data           20                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            2                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              27                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           27                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       470250                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       470752                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       467672                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       468241                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1876915                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data        33219                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data        33189                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        34559                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data        34796                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         135763                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data   5786405531                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data   5718565798                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   5961398379                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data   6060784202                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  23527153910                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       503469                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       503941                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       502231                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       503037                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      2012678                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.065980                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.065859                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.068811                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.069172                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.067454                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 174189.636383                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 172303.046130                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 172499.157354                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 174180.486320                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 173295.772118                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data        33219                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data        33189                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        34559                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data        34796                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       135763                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data   5565173651                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data   5497533718                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   5731235439                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data   5829042842                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  22622985650                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.065980                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.065859                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.068811                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.069172                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.067454                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 167529.836870                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 165643.246799                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 165839.157354                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 167520.486320                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 166635.870230                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst        16890                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data       460125                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst        16129                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data       460585                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst        16881                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data       455457                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst        16112                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data       454843                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      1897022                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst         1447                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data       206040                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst         1446                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data       206117                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst         1452                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       210468                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data       210661                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       839101                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst    158791709                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data  30750581771                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst    160319183                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data  30811894963                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst    148095084                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  29500785849                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst    141353502                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data  29159310972                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 120831133033                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst        18337                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       666165                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst        17575                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data       666702                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst        18333                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       665925                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst        17566                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data       665504                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      2736123                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.078911                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.309293                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.082276                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.309159                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.079201                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.316054                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.082774                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.316544                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.306675                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 109738.568763                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 149245.689046                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 110870.804288                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 149487.402606                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 101993.859504                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 140167.559197                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 97216.988996                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 138418.174090                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 144000.701981                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst         1447                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       206040                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1446                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data       206117                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1452                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       210468                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst         1454                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data       210661                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       839085                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst    149154689                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data  29378388671                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst    150688823                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data  29439175723                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst    138424764                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  28099068969                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst    131669862                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data  27756308712                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 115242880213                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.078911                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.309293                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.082276                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.309159                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.079201                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.316054                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.082774                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.316544                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.306669                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 103078.568763                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 142585.850665                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 104210.804288                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 142827.499542                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 95333.859504                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 133507.559197                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 90556.988996                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 131758.174090                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 137343.511340                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            58415.385138                       # Cycle average of tags in use
system.l3cache.tags.total_refs                8510179                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              4736087                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.796880                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18146452143240                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 58415.385138                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.891348                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.891348                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        65327                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          450                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         4426                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        39709                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        20742                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.996811                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            156496775                       # Number of tag accesses
system.l3cache.tags.data_accesses           156496775                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    504078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples      1447.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples    239257.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples      1446.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples    239304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples      1452.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    245027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples      1454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples    245454.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003565392056                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        30192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        30193                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1812341                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             483045                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      974846                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     504078                       # Number of write requests accepted
system.mem_ctrls.readBursts                    974846                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   504078                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      5                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       3.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.11                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        15                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                974846                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               504078                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  158326                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  144059                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  125160                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  120551                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  102333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   85429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   65597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   50303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   35048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   26054                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  20114                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  15072                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   9093                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   5423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2797                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   2336                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   1559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    837                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    345                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     83                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     71                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     48                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     50                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                     37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   9256                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  11298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  13411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  15410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  17671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  19811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  22234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  24576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  27033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  29528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  32561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  35573                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  38784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  41819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  42174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                  15657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                  12337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   9905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   7839                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   5970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                   4580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                   3617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                   2726                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                   2096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                   1768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                   1471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                   1255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                   1116                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                   1023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    779                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    739                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                    691                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                    699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                    696                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                    760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                    824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                    897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                   1021                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                   1131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                   1227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                   1305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                  1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                  1368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                  1358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                  1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                  1335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                  1274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                  1170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                  1082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                  1018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                   960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                   759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                   654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                   538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                   193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                   135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                   102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                    56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    22                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        30193                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.286722                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    340.386630                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        30173     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047           14      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            5      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::57344-58367            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         30193                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        30192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.693329                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.576333                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.621393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         25657     84.98%     84.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          2655      8.79%     93.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           903      2.99%     96.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23           376      1.25%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25           194      0.64%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27           134      0.44%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            96      0.32%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            45      0.15%     99.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33            43      0.14%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35            22      0.07%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37            18      0.06%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             5      0.02%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             8      0.03%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             6      0.02%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-45             4      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             2      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             7      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             2      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::70-71             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-73             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-85             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::106-107            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::182-183            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         30192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     320                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                62390144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             32260992                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1080.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    558.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57753384804                       # Total gap between requests
system.mem_ctrls.avgGap                      39050.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        92608                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data     15312064                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        92544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data     15315328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        92928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data     15681728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        93056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data     15709056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     32256832                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 1603505.482705338625                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 265128051.308040767908                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1602397.324113282375                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 265184567.396235615015                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1609046.275665619643                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 271528775.335757434368                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1611262.592849732144                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 272001959.054565429688                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 558526336.458027482033                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst         1447                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data       239259                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst         1446                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data       239304                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst         1452                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       245027                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst         1454                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data       245457                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       504078                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     94888416                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data  25954952947                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     96466237                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data  25947666891                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     83974382                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data  24625007433                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     77147925                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data  24365231186                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3191979767863                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     65575.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    108480.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     66712.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    108429.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     57833.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    100499.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     53059.10                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     99264.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6332313.19                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           546100                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               8896                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      162                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  13539                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           22                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            3                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            2                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            1                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        92608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data     15312192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        92544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data     15315328                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        92928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data     15681728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        93056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data     15709248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      62390656                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        92608                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        92544                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        92928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        93056                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       371648                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     32260992                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     32260992                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst         1447                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data       239253                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst         1446                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data       239302                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst         1452                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       245027                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst         1454                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data       245457                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         974854                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       504078                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        504078                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2216                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst      1603505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    265130268                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1602397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    265184567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1609046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    271528775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1611263                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    272005284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1080292836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         2216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         2216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         2216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         2216                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst      1603505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1602397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1609046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1611263                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      6435077                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    558598367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       558598367                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    558598367                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2216                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst      1603505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    265130268                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1602397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    265184567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1609046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    271528775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1611263                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    272005284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1638891203                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               974833                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              504013                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        31085                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        30918                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        31250                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        31013                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        30962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        30903                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        30652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        30685                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        29735                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        30065                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        30272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        30338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        29994                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        30059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        30070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        29866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        29910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        30190                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        29743                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        30058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        30006                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        30039                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        30953                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        30896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        30863                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        30651                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        30322                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        30332                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        30824                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        30691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        30755                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        30733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        16201                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        16349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        15953                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        15891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        16475                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        16432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        16315                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        16296                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        15729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        15705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        15582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        15659                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        15706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        15741                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        15397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        15292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        15372                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        15253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        15133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        15310                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        15197                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        15313                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        15886                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        15923                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        15686                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        15667                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        15850                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        15907                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        15933                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        15690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        15575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        15595                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             84193556581                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            3248143556                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       101245335417                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                86367.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          103859.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              742746                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             189938                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.19                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           37.69                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       546144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   173.291381                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   111.994610                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.695927                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       327790     60.02%     60.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       109151     19.99%     80.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        40153      7.35%     87.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        21345      3.91%     91.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        11262      2.06%     93.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        11297      2.07%     95.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5365      0.98%     96.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         5821      1.07%     97.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13960      2.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       546144                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              62389312                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           32256832                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1080.269565                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              558.526336                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    8.53                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.91                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               63.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1703340711.071997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    2264482564.511993                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   4100456425.094425                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1894327085.952001                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20589482295.444439                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 30458782871.496952                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14298051834.665239                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  75308923788.236206                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1303.972359                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  21535436210                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5201700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  31016320179                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             839093                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       504078                       # Transaction distribution
system.membus.trans_dist::CleanEvict           392712                       # Transaction distribution
system.membus.trans_dist::ReadExReq            135763                       # Transaction distribution
system.membus.trans_dist::ReadExResp           135761                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         839099                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2846506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2846506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2846506                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     94651648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     94651648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                94651648                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            974862                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  974862    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              974862                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          1294699344                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1776712184                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.1                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       38187046                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     30616439                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       554972                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     18156451                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       18129545                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.851810                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed        1968479                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect           45                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups      2008002                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits      1981044                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        26958                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted         1524                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts     38877366                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       554369                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    167694024                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     2.720662                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.416234                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     86033368     51.30%     51.30% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     13879850      8.28%     59.58% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      3425621      2.04%     61.62% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      7181402      4.28%     65.91% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      5750933      3.43%     69.34% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3969423      2.37%     71.70% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2804095      1.67%     73.37% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      2906659      1.73%     75.11% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     41742673     24.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    167694024                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249887099                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     456238712                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           95470222                       # Number of memory references committed
system.switch_cpus0.commit.loads             69297066                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          33069758                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         252970368                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          282323036                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       157010      0.03%      0.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    206213860     45.20%     45.23% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        10854      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     65071680     14.26%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     15185527      3.33%     82.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      6521277      1.43%     83.83% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     54111539     11.86%     95.69% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19651879      4.31%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    456238712                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     41742673                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         8329991                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     91469785                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         60011069                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     12364318                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        724495                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17525111                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred         3959                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     511695515                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts        20218                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           77842585                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           30592748                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                24216                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                11394                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      1224378                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             284804067                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           38187046                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     22079068                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            170920786                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        1456776                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus0.fetch.miscStallCycles         3345                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles        22764                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         36808230                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes        10375                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    172899662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.034509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.489295                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        86793773     50.20%     50.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         5307279      3.07%     53.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         4940854      2.86%     56.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         8470084      4.90%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         4967564      2.87%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         6443919      3.73%     67.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         5163185      2.99%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         5506719      3.18%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        45306285     26.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    172899662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.220182                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.642149                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           36811871                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                 3712                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            5323286                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        7735487                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1651                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        10871                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores       6543649                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      1005222                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8653                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  57753466389                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        724495                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        13184276                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       38721816                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         67098806                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     53170265                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     506613470                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      1509920                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      12201083                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      14147861                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents      24195802                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    535728333                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1163507062                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       434743318                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        323029304                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    486141093                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps        49587181                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         55805578                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               618978277                       # The number of ROB reads
system.switch_cpus0.rob.writes              995441796                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249887099                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          456238712                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       38189518                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     30619547                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       555086                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     18157819                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       18130862                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.851541                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        1968540                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect           41                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups      2007547                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits      1981540                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        26007                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted         1573                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     38900524                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       554603                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    167696825                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.720611                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     3.416160                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     86033392     51.30%     51.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     13880587      8.28%     59.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      3427278      2.04%     61.62% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7181122      4.28%     65.91% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      5751528      3.43%     69.34% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3970364      2.37%     71.70% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2805517      1.67%     73.38% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      2907973      1.73%     75.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     41739064     24.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    167696825                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249886533                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     456237866                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           95469946                       # Number of memory references committed
system.switch_cpus1.commit.loads             69296997                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          33069687                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         252969954                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          282322330                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      1781691                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       157010      0.03%      0.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    206213428     45.20%     45.23% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult        10854      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     45.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     65071542     14.26%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.86% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15185527      3.33%     82.40% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      6521277      1.43%     83.83% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     54111470     11.86%     95.69% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19651672      4.31%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    456237866                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     41739064                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8307999                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     91493164                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         60018300                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     12361489                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles        724653                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17526021                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred         3915                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     511728135                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts        19924                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           77847429                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           30593717                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                24239                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                11396                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      1199240                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             284824719                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           38189518                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     22080942                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            170952093                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        1457010                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus1.fetch.miscStallCycles         3432                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles        22338                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         36811086                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes         9911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    172905609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.034699                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.489354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        86794935     50.20%     50.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         5305298      3.07%     53.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4938774      2.86%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         8470683      4.90%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4970517      2.87%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         6444007      3.73%     67.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         5162751      2.99%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         5506157      3.18%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        45312487     26.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    172905609                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.220197                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.642268                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           36814801                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                 3787                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            5323890                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads        7742159                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1580                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        10872                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6548597                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      1005312                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8645                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  57753466389                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles        724653                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        13161380                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       38740328                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         67105830                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     53173414                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     506645023                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      1515173                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      12185780                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      14142280                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents      24216645                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    535764101                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1163604108                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       434800648                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        323037754                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    486140101                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps        49623968                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         55765544                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               619006999                       # The number of ROB reads
system.switch_cpus1.rob.writes              995489591                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249886533                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          456237866                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       38197339                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     30627898                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       555295                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     18168239                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       18141400                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.852275                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed        1968415                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect           44                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups      2007559                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits      1980985                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        26574                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted         1553                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts     38862437                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       554329                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    167734626                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     2.721020                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     3.416275                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     86040325     51.30%     51.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     13882690      8.28%     59.57% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      3434983      2.05%     61.62% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      7185930      4.28%     65.90% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      5751046      3.43%     69.33% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3964970      2.36%     71.70% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2809088      1.67%     73.37% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      2909563      1.73%     75.11% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     41756031     24.89%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    167734626                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249985096                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     456409197                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           95525914                       # Number of memory references committed
system.switch_cpus2.commit.loads             69319207                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          33081280                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         253069698                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          282449342                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    206284600     45.20%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult        10882      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     65115566     14.27%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     15185725      3.33%     82.40% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     54133482     11.86%     95.69% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19685380      4.31%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    456409197                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     41756031                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles         8346931                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     91467111                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         60030587                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     12369154                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles        724277                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17536548                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred         3964                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     511853256                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts        20503                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           77863594                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           30625472                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                24723                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                11413                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      1226602                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             284891689                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           38197339                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     22090800                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            170959542                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        1456336                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles         2987                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles        20765                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         36820203                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes        10515                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    172938064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     3.034714                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.489337                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        86809037     50.20%     50.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         5305458      3.07%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2         4943400      2.86%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         8471660      4.90%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         4973273      2.88%     63.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5         6443763      3.73%     67.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         5164851      2.99%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         5503629      3.18%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        45322993     26.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    172938064                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.220242                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.642654                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           36823481                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                 3349                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            5320186                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads        7733400                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1616                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        10636                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores       6542598                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      1004801                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          8905                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  57753466389                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles        724277                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        13201150                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       38583869                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         67123975                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     53304789                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     506771829                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      1511316                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      12319735                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      14083651                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents      24413026                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    535899598                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1163843267                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       434918066                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        323056859                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    486325592                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps        49573954                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         55783589                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               619161077                       # The number of ROB reads
system.switch_cpus2.rob.writes              995750694                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249985096                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          456409197                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       38201843                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     30632930                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       555464                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     18171766                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       18144767                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.851423                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        1968521                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect           42                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups      2006939                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits      1981612                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        25327                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted         1576                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts     38893753                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        12864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       554172                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    167739783                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.721112                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     3.416332                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     86042123     51.30%     51.30% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     13882743      8.28%     59.57% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      3435223      2.05%     61.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7184347      4.28%     65.90% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      5752367      3.43%     69.33% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3965188      2.36%     71.70% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2808061      1.67%     73.37% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      2909192      1.73%     75.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     41760539     24.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    167739783                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     456438660                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           95535589                       # Number of memory references committed
system.switch_cpus3.commit.loads             69324057                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars               1880                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          33082920                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         253088999                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          282469133                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      1781692                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       157149      0.03%      0.03% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    206294733     45.20%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult        10887      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     45.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     65125216     14.27%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     59.50% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu      8954648      1.96%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     61.46% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc      5666285      1.24%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.70% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     23219967      5.09%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.79% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp       645181      0.14%     67.93% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     17698286      3.88%     71.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv      5533644      1.21%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.02% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     26610426      5.83%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     78.85% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       986649      0.22%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     15185749      3.33%     82.40% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      6521327      1.43%     83.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     54138308     11.86%     95.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19690205      4.31%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    456438660                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     41760539                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8322378                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     91488956                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         60047330                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     12364774                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles        724156                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17539634                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred         3950                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     511928163                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts        20444                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           77873740                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           30631832                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                24751                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                11409                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1202663                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             284938071                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           38201843                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     22094900                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            170996523                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        1456088                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.tlbCycles                 1                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus3.fetch.miscStallCycles         2657                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles        17710                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         36824583                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         9950                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    172947598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     3.035104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.489440                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        86807148     50.19%     50.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         5301820      3.07%     53.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         4946059      2.86%     56.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         8469719      4.90%     61.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4977923      2.88%     63.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         6441061      3.72%     67.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         5167029      2.99%     70.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         5503097      3.18%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        45333742     26.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    172947598                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.220268                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.642921                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           36827527                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                 3014                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18204067837872                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            5321177                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads        7741263                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1587                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        10714                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       6549063                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      1005200                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          8981                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  57753466389                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles        724156                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        13176121                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       38577598                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         67138530                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     53331189                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     506843628                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      1518070                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      12409068                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      14011699                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents      24517303                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    535980014                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1164023651                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       435025481                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        323070240                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    486355501                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps        49624479                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         55762555                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               619222505                       # The number of ROB reads
system.switch_cpus3.rob.writes              995876714                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          456438660                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
