<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >inst6_rx_path_top|delay_chain_inst5</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_cnt_inst3|lpm_cnt_inst_inst0|LPM_COUNTER_component|auto_generated</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_cnt_inst3|lpm_cnt_inst_inst0</TD>
<TD >70</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >65</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_cnt_inst3</TD>
<TD >75</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|data2packets_top_inst2|data2packets_inst2</TD>
<TD >207</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|data2packets_top_inst2|bit_pack_inst1|inst1</TD>
<TD >59</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|data2packets_top_inst2|bit_pack_inst1|inst0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|data2packets_top_inst2|bit_pack_inst1</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|data2packets_top_inst2|data2packets_fsm_inst0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|data2packets_top_inst2</TD>
<TD >219</TD>
<TD >77</TD>
<TD >0</TD>
<TD >77</TD>
<TD >67</TD>
<TD >77</TD>
<TD >77</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|wrempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe16</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >74</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|smpl_fifo_inst1</TD>
<TD >53</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >73</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|rst_controller</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >1</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter_002|error_adapter_0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter_002</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter_001|timing_adapter_1</TD>
<TD >29</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >28</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter_001|timing_adapter_0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter_001|error_adapter_0</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >28</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter_001|data_format_adapter_0</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter_001</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter|timing_adapter_1</TD>
<TD >51</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >50</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter|timing_adapter_0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter|data_format_adapter_0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avalon_st_adapter</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|counter_inst</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|long_shift_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|long_shift_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|long_shift_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|long_shift_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|long_shift_inst|ALTSHIFT_TAPS_component|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|long_shift_inst</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|short_shift_inst|ALTSHIFT_TAPS_component|auto_generated|cntr3</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|short_shift_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1|cmpr6</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|short_shift_inst|ALTSHIFT_TAPS_component|auto_generated|cntr1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|short_shift_inst|ALTSHIFT_TAPS_component|auto_generated|altsyncram2</TD>
<TD >30</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|short_shift_inst|ALTSHIFT_TAPS_component|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst|short_shift_inst</TD>
<TD >19</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >32</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|running_sum_inst</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|cmplx2mag_inst</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0|delay_line_inst</TD>
<TD >29</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >104</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|packet_presence_detection_0</TD>
<TD >53</TD>
<TD >41</TD>
<TD >0</TD>
<TD >41</TD>
<TD >121</TD>
<TD >41</TD>
<TD >41</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:gen_outp_blk:0:outp_blk</TD>
<TD >28</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:gen_outp_blk:1:outp_blk</TD>
<TD >28</TD>
<TD >1</TD>
<TD >15</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_16</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr25</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr24_q_14</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr24</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr23</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr22_q_13</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr22</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr21</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr20_q_12</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr20</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr19</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr18_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr18</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr17_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr17</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr16_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr16</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr15_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr14_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr14</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr13_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr13</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr12_q_12</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr12_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr12</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr11</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr10_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr10</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr9_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr9</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr8_q_12</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr8</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr7</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr6_q_14</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr6</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_wi0_r0_delayr5_q_13</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr5</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr4</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr3</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr2</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u0_m0_wo0_wi0_r0_delayr1</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr25</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr24_q_14</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr24</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr23</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr22_q_13</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_13</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_13</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr22</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr21</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr20_q_12</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr20</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr19</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_compute_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u0_m0_wo0_memread_q_11</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr18_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr18</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr17_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr17</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr16_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr16</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr15_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr14_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr14</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr13_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr13</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr12_q_12</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr12_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr12</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr11</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr10_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr10</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr9_q_11</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr9</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr8_q_12</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr8</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr7</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr6_q_14</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr6</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|d_u1_m0_wo0_wi0_r0_delayr5_q_13</TD>
<TD >15</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >12</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr5</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr4</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr3</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr2</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core|u1_m0_wo0_wi0_r0_delayr1</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|\real_passthrough:hpfircore_core</TD>
<TD >35</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >59</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|intf_ctrl</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|source</TD>
<TD >31</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >31</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst|sink</TD>
<TD >32</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0|lms_dsp_fir_compiler_ii_0_ast_inst</TD>
<TD >32</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >31</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fir_compiler_ii_0</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|fifo2avs_0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11|avs2fifo_0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|dspcfg_subsystem_inst11</TD>
<TD >77</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >145</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|inst3_smpl_cmp</TD>
<TD >100</TD>
<TD >64</TD>
<TD >6</TD>
<TD >64</TD>
<TD >18</TD>
<TD >64</TD>
<TD >64</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|int2_test_data_dd</TD>
<TD >4</TD>
<TD >2</TD>
<TD >1</TD>
<TD >2</TD>
<TD >26</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|inst1_rxiq|inst0_rxiq_siso|rxiq_siso_ddr_inst1</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|inst1_rxiq|inst0_rxiq_siso|rxiq_siso_sdr_inst0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|inst1_rxiq|inst0_rxiq_siso</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|inst1_rxiq</TD>
<TD >35</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|inst0_lms7002_ddin|ALTDDIO_IN_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0|inst0_lms7002_ddin</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|diq2fifo_inst0</TD>
<TD >41</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|bus_sync_reg3</TD>
<TD >18</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >16</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|bus_sync_reg2</TD>
<TD >66</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >64</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|bus_sync_reg1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|bus_sync_reg0</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg11</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg10</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg9</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg8</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg7</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg6</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg5</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg4</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg3</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top|sync_reg0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst6_rx_path_top</TD>
<TD >146</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
<TD >165</TD>
<TD >68</TD>
<TD >68</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:9:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:8:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:7:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:6:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:5:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:4:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:3:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:2:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:1:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5|\gpio_ctrl_gen:0:gpio_ctrl_bitx</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|gpio_ctrl_top_inst5</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|FX3_LED_ctrl_inst4</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|FPGA_LED2_ctrl_inst3</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|FPGA_LED1_cntrl_inst2</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top|alive_inst0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst4_general_periph_top</TD>
<TD >156</TD>
<TD >76</TD>
<TD >81</TD>
<TD >76</TD>
<TD >65</TD>
<TD >76</TD>
<TD >76</TD>
<TD >76</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst3_tst_top|clock_test_inst0|ADF_muxout_test</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >18</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst3_tst_top|clock_test_inst0|LML_CLK_test</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst3_tst_top|clock_test_inst0|Si5351C_test</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >114</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst3_tst_top|clock_test_inst0|FX3_clk_test</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst3_tst_top|clock_test_inst0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >176</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst3_tst_top</TD>
<TD >56</TD>
<TD >47</TD>
<TD >37</TD>
<TD >47</TD>
<TD >215</TD>
<TD >47</TD>
<TD >47</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|ft_fsm</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|ftdi_arbiter</TD>
<TD >133</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >73</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|cntr_b</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|wrempty_eq_comp</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe14</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >60</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP83_fifo</TD>
<TD >69</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >60</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|wrempty_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe9</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe6</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP82_fifo</TD>
<TD >37</TD>
<TD >11</TD>
<TD >0</TD>
<TD >11</TD>
<TD >53</TD>
<TD >11</TD>
<TD >11</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|wrempty_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rdfull_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rdempty_eq_comp</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp|dffpipe17</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|ws_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|ws_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|wrfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp|dffpipe14</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rs_bwp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rs_brp</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rdfull_reg</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|fifo_ram</TD>
<TD >54</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g1p</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|ws_dgrp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|wrptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rs_dgwp_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated|rdptr_g_gray2bin</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo|dcfifo_mixed_widths_component|auto_generated</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top|EP02_fifo</TD>
<TD >37</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >53</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst2_FT601_top</TD>
<TD >108</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >48</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|pll_ctrl_inst2</TD>
<TD >206</TD>
<TD >36</TD>
<TD >1</TD>
<TD >36</TD>
<TD >223</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst11|altclkctrl_0|clkctrl_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst11|altclkctrl_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst11</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst10|altclkctrl_0|clkctrl_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst10|altclkctrl_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst10</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst9|altclkctrl_0|clkctrl_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst9|altclkctrl_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst8|altclkctrl_0|clkctrl_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst8|altclkctrl_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst7|altclkctrl_0|clkctrl_altclkctrl_0_sub_component</TD>
<TD >5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst7|altclkctrl_0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|clkctrl_inst7</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|ddrox1_inst7|ddrox1_inst|gpio_one_bit.i_loop[0].altgpio_bit_i</TD>
<TD >12</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >4</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|ddrox1_inst7|ddrox1_inst</TD>
<TD >15</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >7</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|ddrox1_inst7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|ddrox1_inst6|ddrox1_inst|gpio_one_bit.i_loop[0].altgpio_bit_i</TD>
<TD >12</TD>
<TD >7</TD>
<TD >5</TD>
<TD >7</TD>
<TD >4</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|ddrox1_inst6|ddrox1_inst</TD>
<TD >15</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >7</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|ddrox1_inst6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_status_inst4</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated|pll_internal_phasestep|cmpr14</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated|pll_internal_phasestep</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated|phasestep_counter|cmpr12</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated|phasestep_counter</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated|altpll_dyn_phase_le5</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated|altpll_dyn_phase_le4</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated|altpll_dyn_phase_le2</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|altpll_inst3|auto_generated</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_ps_top_inst2|pll_ps_fsm_inst1</TD>
<TD >34</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_ps_top_inst2|pll_ps_inst0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_ps_top_inst2</TD>
<TD >34</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >10</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|decode11|auto_generated</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr3|auto_generated</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr2|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr16|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr15|auto_generated</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr14|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr13|auto_generated</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr12|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cntr1|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|cmpr7|auto_generated</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|add_sub6|auto_generated</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|add_sub5|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component|altsyncram4|auto_generated</TD>
<TD >11</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1|pll_reconfig_module_pllrcfg_ev01_component</TD>
<TD >27</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|pll_reconfig_module_inst1</TD>
<TD >27</TD>
<TD >28</TD>
<TD >0</TD>
<TD >28</TD>
<TD >24</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|config_ctrl_inst0</TD>
<TD >157</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|bus_sync_reg3</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|bus_sync_reg2</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|bus_sync_reg1</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|bus_sync_reg0</TD>
<TD >146</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >144</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg10</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg9</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg8</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg7</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg6</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg5</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg4</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg2</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg1</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0|sync_reg0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top|rxtx_pll_inst0</TD>
<TD >191</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >11</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst1_pll_top</TD>
<TD >214</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >42</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|periphcfg_inst6|fsm</TD>
<TD >30</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|periphcfg_inst6</TD>
<TD >64</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >120</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|tstcfg_inst3|fsm</TD>
<TD >30</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|tstcfg_inst3</TD>
<TD >266</TD>
<TD >18</TD>
<TD >0</TD>
<TD >18</TD>
<TD >53</TD>
<TD >18</TD>
<TD >18</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|pllcfg_inst1|fsmA</TD>
<TD >30</TD>
<TD >6</TD>
<TD >5</TD>
<TD >6</TD>
<TD >12</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|pllcfg_inst1</TD>
<TD >36</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >203</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|fpgacfg_inst0|fsm</TD>
<TD >30</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1|fpgacfg_inst0</TD>
<TD >121</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >111</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|cfg_top_inst1</TD>
<TD >428</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >462</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|rst_controller_001|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|rst_controller_001|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|rst_controller_001</TD>
<TD >33</TD>
<TD >31</TD>
<TD >0</TD>
<TD >31</TD>
<TD >2</TD>
<TD >31</TD>
<TD >31</TD>
<TD >31</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|rst_controller|alt_rst_req_sync_uq1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|rst_controller|alt_rst_sync_uq1</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|rst_controller</TD>
<TD >33</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >2</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|irq_mapper</TD>
<TD >7</TD>
<TD >27</TD>
<TD >2</TD>
<TD >27</TD>
<TD >32</TD>
<TD >27</TD>
<TD >27</TD>
<TD >27</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_014|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_014</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_013|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_013</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_012|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_012</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_011|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_011</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_010|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_010</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_009|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_009</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_008|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_008</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_007|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_007</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_006|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_006</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_005|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_005</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_004|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_004</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_003|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_003</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_002|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_002</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_001|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter_001</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter|error_adapter_0</TD>
<TD >38</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >37</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|avalon_st_adapter</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_mux_001|arb|adder</TD>
<TD >8</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_mux_001|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_mux_001</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_mux|arb|adder</TD>
<TD >60</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_mux|arb</TD>
<TD >19</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_mux</TD>
<TD >1818</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >136</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_014</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_013</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_012</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_011</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_010</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_009</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_008</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_007</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_006</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_005</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_004</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_003</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_002</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux_001</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|rsp_demux</TD>
<TD >124</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >122</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_014</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_013</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_012</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_011</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_010</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_009</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_008</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_007</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_006|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_006|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_006</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_005|arb|adder</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_005|arb</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_005</TD>
<TD >245</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_004</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_003</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_002</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux_001</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_mux</TD>
<TD >124</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_demux_001</TD>
<TD >125</TD>
<TD >4</TD>
<TD >2</TD>
<TD >4</TD>
<TD >243</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|cmd_demux</TD>
<TD >138</TD>
<TD >225</TD>
<TD >2</TD>
<TD >225</TD>
<TD >1816</TD>
<TD >225</TD>
<TD >225</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_016|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_016</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_015|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_015</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_014|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_014</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_013|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_013</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_012|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_012</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_011|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_011</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_010|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_010</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_009|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_009</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_008|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_008</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_007|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_007</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_006|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_006</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_005|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_005</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_004|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_004</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_003|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_003</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_002|the_default_decode</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_002</TD>
<TD >109</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_001|the_default_decode</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router_001</TD>
<TD >109</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router|the_default_decode</TD>
<TD >0</TD>
<TD >19</TD>
<TD >0</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|router</TD>
<TD >109</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >122</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|flash_spi_spi_control_port_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|flash_spi_spi_control_port_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|flash_spi_spi_control_port_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dac_spi_spi_control_port_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dac_spi_spi_control_port_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dac_spi_spi_control_port_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|fpga_spi_spi_control_port_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|fpga_spi_spi_control_port_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|fpga_spi_spi_control_port_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_memory2_0_s1_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_memory2_0_s1_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_memory2_0_s1_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|lms_ctr_gpio_s1_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|lms_ctr_gpio_s1_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|lms_ctr_gpio_s1_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|uart_s1_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|uart_s1_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|uart_s1_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|leds_s1_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|leds_s1_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|leds_s1_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|switch_s1_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|switch_s1_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|switch_s1_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_debug_mem_slave_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_data_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_data_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_data_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >319</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_csr_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_csr_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_csr_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|sysid_qsys_0_control_slave_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|sysid_qsys_0_control_slave_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|sysid_qsys_0_control_slave_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|i2c_opencores_0_avalon_slave_0_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|i2c_opencores_0_avalon_slave_0_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|i2c_opencores_0_avalon_slave_0_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|av_fifo_int_0_avalon_slave_0_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|av_fifo_int_0_avalon_slave_0_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|av_fifo_int_0_avalon_slave_0_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dual_boot_0_avalon_agent_rsp_fifo</TD>
<TD >149</TD>
<TD >39</TD>
<TD >0</TD>
<TD >39</TD>
<TD >108</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dual_boot_0_avalon_agent|uncompressor</TD>
<TD >41</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dual_boot_0_avalon_agent</TD>
<TD >306</TD>
<TD >39</TD>
<TD >52</TD>
<TD >39</TD>
<TD >316</TD>
<TD >39</TD>
<TD >39</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_instruction_master_agent</TD>
<TD >189</TD>
<TD >42</TD>
<TD >90</TD>
<TD >42</TD>
<TD >141</TD>
<TD >42</TD>
<TD >42</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_data_master_agent</TD>
<TD >189</TD>
<TD >42</TD>
<TD >90</TD>
<TD >42</TD>
<TD >141</TD>
<TD >42</TD>
<TD >42</TD>
<TD >42</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|flash_spi_spi_control_port_translator</TD>
<TD >89</TD>
<TD >22</TD>
<TD >38</TD>
<TD >22</TD>
<TD >56</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dac_spi_spi_control_port_translator</TD>
<TD >89</TD>
<TD >22</TD>
<TD >38</TD>
<TD >22</TD>
<TD >56</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|fpga_spi_spi_control_port_translator</TD>
<TD >89</TD>
<TD >22</TD>
<TD >38</TD>
<TD >22</TD>
<TD >56</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_memory2_0_s1_translator</TD>
<TD >105</TD>
<TD >7</TD>
<TD >12</TD>
<TD >7</TD>
<TD >83</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|lms_ctr_gpio_s1_translator</TD>
<TD >105</TD>
<TD >6</TD>
<TD >22</TD>
<TD >6</TD>
<TD >71</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|uart_s1_translator</TD>
<TD >89</TD>
<TD >22</TD>
<TD >38</TD>
<TD >22</TD>
<TD >57</TD>
<TD >22</TD>
<TD >22</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|leds_s1_translator</TD>
<TD >105</TD>
<TD >6</TD>
<TD >23</TD>
<TD >6</TD>
<TD >70</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|switch_s1_translator</TD>
<TD >105</TD>
<TD >6</TD>
<TD >23</TD>
<TD >6</TD>
<TD >36</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_debug_mem_slave_translator</TD>
<TD >105</TD>
<TD >5</TD>
<TD >13</TD>
<TD >5</TD>
<TD >82</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_data_translator</TD>
<TD >108</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >90</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|onchip_flash_0_csr_translator</TD>
<TD >105</TD>
<TD >6</TD>
<TD >21</TD>
<TD >6</TD>
<TD >69</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|sysid_qsys_0_control_slave_translator</TD>
<TD >105</TD>
<TD >6</TD>
<TD >21</TD>
<TD >6</TD>
<TD >35</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|i2c_opencores_0_avalon_slave_0_translator</TD>
<TD >81</TD>
<TD >29</TD>
<TD >46</TD>
<TD >29</TD>
<TD >47</TD>
<TD >29</TD>
<TD >29</TD>
<TD >29</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|av_fifo_int_0_avalon_slave_0_translator</TD>
<TD >105</TD>
<TD >6</TD>
<TD >20</TD>
<TD >6</TD>
<TD >71</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|dual_boot_0_avalon_translator</TD>
<TD >105</TD>
<TD >6</TD>
<TD >19</TD>
<TD >6</TD>
<TD >71</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_instruction_master_translator</TD>
<TD >106</TD>
<TD >51</TD>
<TD >0</TD>
<TD >51</TD>
<TD >98</TD>
<TD >51</TD>
<TD >51</TD>
<TD >51</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0|nios2_cpu_data_master_translator</TD>
<TD >106</TD>
<TD >12</TD>
<TD >0</TD>
<TD >12</TD>
<TD >98</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|mm_interconnect_0</TD>
<TD >483</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >506</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu_custom_instruction_master_comb_slave_translator0</TD>
<TD >161</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >96</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu_custom_instruction_master_comb_xconnect</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >155</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu_custom_instruction_master_translator</TD>
<TD >283</TD>
<TD >128</TD>
<TD >0</TD>
<TD >128</TD>
<TD >155</TD>
<TD >128</TD>
<TD >128</TD>
<TD >128</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|uart|the_lms_ctr_uart_regs</TD>
<TD >41</TD>
<TD >9</TD>
<TD >6</TD>
<TD >9</TD>
<TD >40</TD>
<TD >9</TD>
<TD >9</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|uart|the_lms_ctr_uart_rx|the_lms_ctr_uart_rx_stimulus_source</TD>
<TD >14</TD>
<TD >0</TD>
<TD >13</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|uart|the_lms_ctr_uart_rx</TD>
<TD >16</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >13</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|uart|the_lms_ctr_uart_tx</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|uart</TD>
<TD >26</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >18</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|sysid_qsys_0</TD>
<TD >3</TD>
<TD >15</TD>
<TD >2</TD>
<TD >15</TD>
<TD >32</TD>
<TD >15</TD>
<TD >15</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|switch</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_memory2_0|the_altsyncram|auto_generated</TD>
<TD >49</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_memory2_0</TD>
<TD >53</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|altera_onchip_flash_block</TD>
<TD >34</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|avmm_data_controller|sector_convertor</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|avmm_data_controller|sector_address_write_protection_checker</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|avmm_data_controller|access_address_write_protection_checker</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|avmm_data_controller|address_convertor</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >23</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|avmm_data_controller|address_range_checker</TD>
<TD >23</TD>
<TD >5</TD>
<TD >0</TD>
<TD >5</TD>
<TD >1</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|avmm_data_controller</TD>
<TD >126</TD>
<TD >6</TD>
<TD >3</TD>
<TD >6</TD>
<TD >76</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0|avmm_csr_controller</TD>
<TD >47</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >64</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|onchip_flash_0</TD>
<TD >93</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios_custom_instr_bitswap_0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|the_lms_ctr_nios2_cpu_cpu_debug_slave_sysclk</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >48</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper|the_lms_ctr_nios2_cpu_cpu_debug_slave_tck</TD>
<TD >130</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >43</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_debug_slave_wrapper</TD>
<TD >123</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram|the_altsyncram|auto_generated</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_ocimem|lms_ctr_nios2_cpu_cpu_ociram_sp_ram</TD>
<TD >47</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_ocimem</TD>
<TD >92</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_avalon_reg</TD>
<TD >48</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_im</TD>
<TD >54</TD>
<TD >38</TD>
<TD >51</TD>
<TD >38</TD>
<TD >47</TD>
<TD >38</TD>
<TD >38</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_pib</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo|the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo|the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc</TD>
<TD >4</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo|the_lms_ctr_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_fifo</TD>
<TD >115</TD>
<TD >0</TD>
<TD >65</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace|lms_ctr_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode</TD>
<TD >9</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_dtrace</TD>
<TD >107</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_itrace</TD>
<TD >24</TD>
<TD >53</TD>
<TD >24</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >53</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_dbrk</TD>
<TD >92</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >96</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_xbrk</TD>
<TD >58</TD>
<TD >5</TD>
<TD >55</TD>
<TD >5</TD>
<TD >6</TD>
<TD >5</TD>
<TD >5</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_break</TD>
<TD >51</TD>
<TD >36</TD>
<TD >6</TD>
<TD >36</TD>
<TD >71</TD>
<TD >36</TD>
<TD >36</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci|the_lms_ctr_nios2_cpu_cpu_nios2_oci_debug</TD>
<TD >50</TD>
<TD >1</TD>
<TD >30</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_nios2_oci</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >69</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|lms_ctr_nios2_cpu_cpu_register_bank_b|the_altsyncram|auto_generated</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|lms_ctr_nios2_cpu_cpu_register_bank_b</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|lms_ctr_nios2_cpu_cpu_register_bank_a|the_altsyncram|auto_generated</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|lms_ctr_nios2_cpu_cpu_register_bank_a</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu|the_lms_ctr_nios2_cpu_cpu_test_bench</TD>
<TD >444</TD>
<TD >3</TD>
<TD >410</TD>
<TD >3</TD>
<TD >33</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu|cpu</TD>
<TD >181</TD>
<TD >0</TD>
<TD >27</TD>
<TD >0</TD>
<TD >244</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|nios2_cpu</TD>
<TD >181</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >241</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|lms_ctr_gpio</TD>
<TD >39</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >36</TD>
<TD >28</TD>
<TD >28</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|leds</TD>
<TD >38</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >40</TD>
<TD >24</TD>
<TD >24</TD>
<TD >24</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|i2c_opencores_0|i2c_master_top_inst|byte_controller|bit_controller</TD>
<TD >27</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|i2c_opencores_0|i2c_master_top_inst|byte_controller</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|i2c_opencores_0|i2c_master_top_inst</TD>
<TD >19</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >14</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|i2c_opencores_0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|fpga_spi</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|flash_spi</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|dual_boot_0|alt_dual_boot_avmm_comp</TD>
<TD >39</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|dual_boot_0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|dac_spi</TD>
<TD >25</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0|av_fifo_int_0</TD>
<TD >73</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu|lms_ctr_inst0</TD>
<TD >47</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >58</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >inst0_nios_cpu</TD>
<TD >469</TD>
<TD >66</TD>
<TD >0</TD>
<TD >66</TD>
<TD >519</TD>
<TD >66</TD>
<TD >66</TD>
<TD >66</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sync_reg2</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sync_reg1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >sync_reg0</TD>
<TD >3</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
