// Seed: 4218017181
`define pp_4 0
`default_nettype wire `timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  generate
    if (1'b0) begin : id_4
      always @(id_3 - 1 or posedge id_2);
      if (1'd0) begin : id_5
        logic id_6;
        logic id_7;
      end
    end
  endgenerate
endmodule
