var messages = { "messageData" :[
{"recid":0,"messageId":"86f8f598","severityName":"Info","categoryName":"Rtl Design Style","checksName":"always_signal_assign_large","messagesString":"Always block has more signal assignments than the specified limit. Total count 13, Specified limit 5, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 34.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"0","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.6.1.3","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":34}],"argList":{"1":"13","2":"5","3":"alsu"},"argFileList":{"4":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"34"},"rtlId":""},
{"recid":1,"messageId":"5515ba08","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal leds, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 3, First Assign at Line 49, Second Assign at Line 156.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[0],"fileLineList":[{"0":49},{"0":156}],"argList":{"3":"alsu","1":"3"},"argFileList":{"4":"0"},"argSignalList":{"6":"0"},"argInstanceList":{},"argLineList":{"7":"49","8":"156"},"rtlId":""},
{"recid":2,"messageId":"25de7a81","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"seq_block_has_duplicate_assign","messagesString":"Signal is assigned more than once in a sequential block. Signal out, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Total Assigns Count 2, First Assign at Line 61, Second Assign at Line 63.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"2.2.3.3","alias":"","instanceList":[],"signalList":[1],"fileLineList":[{"0":61},{"0":63}],"argList":{"3":"alsu","1":"2"},"argFileList":{"4":"0"},"argSignalList":{"6":"1"},"argInstanceList":{},"argLineList":{"7":"61","8":"63"},"rtlId":""},
{"recid":3,"messageId":"808eb32b","severityName":"Info","categoryName":"Clock","checksName":"async_reset_active_high","messagesString":"Asynchronous reset is active high. Reset rst, Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 47.","moduleName":"alsu","uniqueModuleName":"alsu_330887092","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Implementation","starcReference":"2.3.6.2","alias":"","instanceList":[],"signalList":[2],"fileLineList":[{"0":47}],"argList":{"3":"alsu"},"argFileList":{"4":"0"},"argSignalList":{"9":"2"},"argInstanceList":{},"argLineList":{"5":"47"},"rtlId":""},
{"recid":4,"messageId":"74589857","severityName":"Warning","categoryName":"Rtl Design Style","checksName":"inferred_blackbox","messagesString":"Module is inferred as blackbox. Module alsu, File D:/GitHub/DigitalDesign_Diploma/Assignments/Ass4/ALSU.v, Line 1.","moduleName":"alsu","uniqueModuleName":"alsu","statusName":"uninspected","priority":"1","owner":"unassigned","comment":"","reviewer":"","state":"open","designCategory":"Rtl Design Style","starcReference":"","alias":"","instanceList":[],"signalList":[],"fileLineList":[{"0":1}],"argList":{"3":"alsu"},"argFileList":{"4":"0"},"argSignalList":{},"argInstanceList":{},"argLineList":{"5":"1"},"rtlId":""}]};
