verilog xil_defaultlib --include "C:/Xilinx/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../DMA.gen/sources_1/bd/dma/ipshared/ec67/hdl" --include "../../../../DMA.gen/sources_1/bd/dma/ipshared/d47c/hdl" --include "../../../../DMA.gen/sources_1/bd/dma/ipshared/434f/hdl" \
"../../../bd/dma/ip/dma_processing_system7_0_0/sim/dma_processing_system7_0_0.v" \
"../../../bd/dma/ip/dma_xbar_1/sim/dma_xbar_1.v" \
"../../../bd/dma/ip/dma_xbar_0/sim/dma_xbar_0.v" \
"../../../bd/dma/ip/dma_axis_data_fifo_0_0/sim/dma_axis_data_fifo_0_0.v" \
"../../../../DMA.gen/sources_1/bd/dma/ip/dma_AD1DMA_0_0/src/pmod_bridge_0/src/pmod_concat.v" \
"../../../bd/dma/ip/dma_AD1DMA_0_0/src/pmod_bridge_0/sim/pmod_bridge_0.v" \
"../../../../DMA.gen/sources_1/bd/dma/ipshared/070a/src/ad1_spi.v" \
"../../../../DMA.gen/sources_1/bd/dma/ipshared/070a/hdl/PmodAD1_v1_0_S00_AXI.v" \
"../../../bd/dma/ipshared/070a/hdl/ad1_dma_master_lite_v1_0_M_AXI.v" \
"../../../../DMA.gen/sources_1/bd/dma/ipshared/070a/hdl/PmodAD1_v1_0.v" \
"../../../bd/dma/ip/dma_AD1DMA_0_0/sim/dma_AD1DMA_0_0.v" \
"../../../bd/dma/ip/dma_auto_pc_0/sim/dma_auto_pc_0.v" \
"../../../bd/dma/ip/dma_auto_pc_1/sim/dma_auto_pc_1.v" \
"../../../bd/dma/ip/dma_s01_mmu_0/sim/dma_s01_mmu_0.v" \
"../../../bd/dma/sim/dma.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
