FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later
 *
 * Link Layer for Samsung S3FWRN5 NCI based Driver
 *
 * Copyright (C) 2015 Samsung Electrnoics
 * Robert Baldyga <r.baldyga@samsung.com>
 * Copyright (C) 2020 Samsung Electrnoics
 * Bongsu Jeon <bongsu.jeon@samsung.com>
 */
/* bench 2211.3.0 469a8382d22b */
/* bench 2211.3.1 14139251ad46 */
/* bench 2211.3.2 8168a9039f66 */
/* bench 2211.3.3 dee82e45638c */
/* bench 2211.3.4 cbf5911a51fb */
/* bench 2211.3.5 b6c6ca62f06d */
#define __NFC_S3FWRN5_PHY_COMMON_H

#include <linux/mutex.h>
#include <net/nfc/nci_core.h>

#include "s3fwrn5.h"

#define S3FWRN5_EN_WAIT_TIME 20

struct phy_common {
	struct nci_dev *ndev;

	int gpio_en;
	int gpio_fw_wake;

	struct mutex mutex;

	enum s3fwrn5_mode mode;
};

void s3fwrn5_phy_set_wake(void *phy_id, bool wake);
bool s3fwrn5_phy_power_ctrl(struct phy_common *phy, enum s3fwrn5_mode mode);
/* bench 8724.0.0 5a507fd5c39b */
/* bench 8724.0.1 5468a522cedd */
/* bench 8724.0.2 db071e10cda6 */
/* bench 8724.0.3 b8b56dacc87b */
/* bench 8724.0.4 f64a8d993ebb */
/* bench 8724.0.5 3b0a9ba58ff1 */
/* bench 8724.0.6 6b99fb63dc7b */
/* bench 8724.0.7 8c291b8eec55 */
enum s3fwrn5_mode s3fwrn5_phy_get_mode(void *phy_id);

#endif /* __NFC_S3FWRN5_PHY_COMMON_H */
