# Mips_single_cycle_verilog
A simple implement Mips processer in verilog

![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_wave.png)
![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_inst_mem.png)
![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_regarray.png)
![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/factorial_test_data_mem.png)


![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/helloworld_test_wave.png)
![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/helloworld_inst_mem.png)
![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/hello_world_test_regarray.png)
![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/hello_world_test_data_mem1.png)
![image](https://github.com/dreamakerChao/Mips_single_cycle_verilog/blob/main/test_result_pic/hello_world_test_data_mem2.png)
