#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000220645ccbc0 .scope module, "adder" "adder" 2 23;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
o00000220645dfd88 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000220645c9dd0_0 .net "a", 7 0, o00000220645dfd88;  0 drivers
o00000220645dfdb8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000220645ca5f0_0 .net "b", 7 0, o00000220645dfdb8;  0 drivers
v00000220645ca370_0 .net "c", 7 0, L_0000022064688430;  1 drivers
L_0000022064688430 .arith/sum 8, o00000220645dfd88, o00000220645dfdb8;
S_00000220645a97f0 .scope module, "control_unit" "control_unit" 3 22;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "opcode";
    .port_info 1 /OUTPUT 1 "reg_write";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "ALU_src";
    .port_info 4 /OUTPUT 1 "load";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "jump";
v00000220645c9f10_0 .var "ALU_src", 0 0;
v00000220645ca2d0_0 .var "branch", 0 0;
v00000220645ca050_0 .var "jump", 0 0;
v00000220645ca410_0 .var "load", 0 0;
v00000220645ca870_0 .var "mem_write", 0 0;
o00000220645dff98 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000220645caaf0_0 .net "opcode", 3 0, o00000220645dff98;  0 drivers
v00000220645ca190_0 .var "reg_write", 0 0;
E_00000220645bdfe0 .event anyedge, v00000220645caaf0_0;
S_00000220645a9980 .scope module, "tb_RISC_16" "tb_RISC_16" 4 3;
 .timescale -9 -12;
v00000220646886b0_0 .var "clk", 0 0;
v00000220646875d0_0 .var "rst", 0 0;
S_00000220645a9b10 .scope module, "uut" "RISC_16_top" 4 10, 5 3 0, S_00000220645a9980;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
v00000220646855d0_0 .net "ALU_src", 0 0, v0000022064681320_0;  1 drivers
v0000022064685fd0_0 .net "IR_enable", 0 0, v00000220646813c0_0;  1 drivers
v00000220646857b0_0 .net "PC_enable", 0 0, v0000022064681640_0;  1 drivers
v0000022064685850_0 .net "alu_result", 7 0, v00000220645caa50_0;  1 drivers
v0000022064685a30_0 .net "branch", 0 0, v0000022064680560_0;  1 drivers
v00000220646850d0_0 .net "branch_increment_signal", 0 0, L_00000220645ba440;  1 drivers
v0000022064686750_0 .net "clk", 0 0, v00000220646886b0_0;  1 drivers
v0000022064686070_0 .net "compare", 0 0, v00000220645ca550_0;  1 drivers
v0000022064685990_0 .net "immediate", 7 0, v0000022064680380_0;  1 drivers
v0000022064684b30_0 .net "immediate_signal", 0 0, v0000022064680c40_0;  1 drivers
v0000022064685ad0_0 .net "instruction", 16 0, L_00000220645baec0;  1 drivers
v00000220646862f0_0 .net "instruction_addr", 5 0, v0000022064685df0_0;  1 drivers
v0000022064684a90_0 .net "jump", 0 0, v0000022064681c80_0;  1 drivers
v0000022064684bd0_0 .net "load_signal", 0 0, v00000220646815a0_0;  1 drivers
v0000022064685170_0 .net "mem_enable", 0 0, v0000022064680420_0;  1 drivers
v0000022064684c70_0 .net "mem_write", 0 0, v0000022064680ce0_0;  1 drivers
v0000022064684d10_0 .net "opcode", 4 0, v0000022064681b40_0;  1 drivers
v0000022064684e50_0 .net "pc_increment", 7 0, v0000022064681aa0_0;  1 drivers
v0000022064684ef0_0 .net "read_data", 7 0, v0000022064685710_0;  1 drivers
v0000022064684f90_0 .net "read_data1", 7 0, v0000022064685530_0;  1 drivers
v0000022064685210_0 .net "read_data1_mux", 7 0, v0000022064680240_0;  1 drivers
v00000220646852b0_0 .net "read_data2", 7 0, v0000022064685c10_0;  1 drivers
v0000022064687c10_0 .net "read_reg1", 3 0, v0000022064680740_0;  1 drivers
v00000220646878f0_0 .net "read_reg2", 3 0, v00000220646807e0_0;  1 drivers
v00000220646877b0_0 .net "reg_enable", 0 0, v0000022064681500_0;  1 drivers
v0000022064687990_0 .net "reg_write", 0 0, v00000220646811e0_0;  1 drivers
v0000022064688750_0 .net "rst", 0 0, v00000220646875d0_0;  1 drivers
v0000022064687670_0 .net "write_data", 7 0, v0000022064680f60_0;  1 drivers
v0000022064688390_0 .net "write_reg", 3 0, v0000022064681dc0_0;  1 drivers
L_0000022064688e30 .part v0000022064681b40_0, 0, 4;
S_000002206461edf0 .scope module, "alu" "ALU" 5 99, 6 3 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "data_in1";
    .port_info 1 /INPUT 8 "data_in2";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /INPUT 1 "ALU_src";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 8 "result";
    .port_info 6 /OUTPUT 1 "compare";
v00000220645ca730_0 .net "ALU_src", 0 0, v0000022064681320_0;  alias, 1 drivers
v00000220645ca4b0_0 .net "clk", 0 0, v00000220646886b0_0;  alias, 1 drivers
v00000220645ca550_0 .var "compare", 0 0;
v00000220645ca7d0_0 .net "data_in1", 7 0, v0000022064680240_0;  alias, 1 drivers
v00000220645ca910_0 .net "data_in2", 7 0, v0000022064685c10_0;  alias, 1 drivers
v00000220645ca9b0_0 .net "opcode", 3 0, L_0000022064688e30;  1 drivers
v00000220645caa50_0 .var "result", 7 0;
E_00000220645bdb60 .event anyedge, v00000220645ca730_0, v00000220645ca9b0_0, v00000220645ca7d0_0, v00000220645ca910_0;
S_00000220645960d0 .scope module, "alu_input_selector" "MUX" 5 131, 7 23 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v00000220646804c0_0 .net "mux_in1", 7 0, v0000022064685530_0;  alias, 1 drivers
v00000220646818c0_0 .net "mux_in2", 7 0, v0000022064680380_0;  alias, 1 drivers
v0000022064680240_0 .var "mux_out", 7 0;
v0000022064681a00_0 .net "signal", 0 0, v00000220646815a0_0;  alias, 1 drivers
E_00000220645bdc20 .event anyedge, v0000022064681a00_0, v00000220646804c0_0, v00000220646818c0_0;
S_0000022064596260 .scope module, "branch_ALU" "AND" 5 125, 8 23 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_00000220645ba440 .functor AND 1, v0000022064680560_0, v00000220645ca550_0, C4<1>, C4<1>;
v0000022064680b00_0 .net "a", 0 0, v0000022064680560_0;  alias, 1 drivers
v0000022064680a60_0 .net "b", 0 0, v00000220645ca550_0;  alias, 1 drivers
v00000220646810a0_0 .net "c", 0 0, L_00000220645ba440;  alias, 1 drivers
S_00000220645963f0 .scope module, "branch_mux" "MUX" 5 138, 7 23 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
L_0000022064689180 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0000022064680920_0 .net "mux_in1", 7 0, L_0000022064689180;  1 drivers
v0000022064681000_0 .net "mux_in2", 7 0, v0000022064680380_0;  alias, 1 drivers
v0000022064681aa0_0 .var "mux_out", 7 0;
v0000022064681960_0 .net "signal", 0 0, L_00000220645ba440;  alias, 1 drivers
E_00000220645bdda0 .event anyedge, v00000220646810a0_0, v0000022064680920_0, v00000220646818c0_0;
S_000002206458ef60 .scope module, "cu" "control_unit_multicycle" 5 70, 9 1 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "branch";
    .port_info 5 /OUTPUT 1 "ALU_src";
    .port_info 6 /OUTPUT 1 "load";
    .port_info 7 /OUTPUT 1 "immediate_signal";
    .port_info 8 /OUTPUT 1 "mem_write";
    .port_info 9 /OUTPUT 1 "jump";
    .port_info 10 /OUTPUT 1 "PC_enable";
    .port_info 11 /OUTPUT 1 "IR_enable";
    .port_info 12 /OUTPUT 1 "mem_enable";
    .port_info 13 /OUTPUT 1 "reg_enable";
P_000002206455d780 .param/l "DECODE" 1 9 22, C4<01>;
P_000002206455d7b8 .param/l "EXECUTE" 1 9 23, C4<10>;
P_000002206455d7f0 .param/l "FETCH" 1 9 21, C4<00>;
P_000002206455d828 .param/l "MEMORY" 1 9 24, C4<11>;
P_000002206455d860 .param/l "WRITEBACK" 1 9 25, C4<100>;
v0000022064681320_0 .var "ALU_src", 0 0;
v00000220646813c0_0 .var "IR_enable", 0 0;
v0000022064681640_0 .var "PC_enable", 0 0;
v0000022064680560_0 .var "branch", 0 0;
v0000022064681460_0 .net "clk", 0 0, v00000220646886b0_0;  alias, 1 drivers
v0000022064680c40_0 .var "immediate_signal", 0 0;
v0000022064681c80_0 .var "jump", 0 0;
v00000220646815a0_0 .var "load", 0 0;
v0000022064680420_0 .var "mem_enable", 0 0;
v0000022064680ce0_0 .var "mem_write", 0 0;
v0000022064680600_0 .var "next_state", 2 0;
v00000220646816e0_0 .net "opcode", 4 0, v0000022064681b40_0;  alias, 1 drivers
v0000022064681500_0 .var "reg_enable", 0 0;
v00000220646811e0_0 .var "reg_write", 0 0;
v0000022064680ba0_0 .net "reset", 0 0, v00000220646875d0_0;  alias, 1 drivers
v0000022064681780_0 .var "state", 2 0;
E_00000220645bda60 .event anyedge, v0000022064681780_0, v00000220646816e0_0;
E_00000220645bd2e0 .event posedge, v0000022064680ba0_0;
E_00000220645bd320 .event posedge, v0000022064680ba0_0, v00000220645ca4b0_0;
S_000002206458f0f0 .scope module, "id" "instruction_decoder" 5 61, 10 1 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "instruction";
    .port_info 1 /OUTPUT 5 "opcode";
    .port_info 2 /OUTPUT 4 "read_reg1";
    .port_info 3 /OUTPUT 4 "read_reg2";
    .port_info 4 /OUTPUT 4 "write_reg";
    .port_info 5 /OUTPUT 8 "immediate";
v00000220646806a0_0 .var "extended_value", 7 0;
v0000022064680380_0 .var "immediate", 7 0;
v0000022064680e20_0 .net "instruction", 16 0, L_00000220645baec0;  alias, 1 drivers
v0000022064681b40_0 .var "opcode", 4 0;
v0000022064680740_0 .var "read_reg1", 3 0;
v00000220646807e0_0 .var "read_reg2", 3 0;
v0000022064681dc0_0 .var "write_reg", 3 0;
E_00000220645bdea0 .event anyedge, v0000022064680e20_0, v00000220646816e0_0, v00000220646806a0_0;
S_000002206458f280 .scope module, "im" "instruction_memory" 5 55, 11 4 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "addr";
    .port_info 1 /OUTPUT 17 "instruction";
    .port_info 2 /INPUT 1 "IR_enable";
L_00000220645baec0 .functor BUFZ 17, L_0000022064687b70, C4<00000000000000000>, C4<00000000000000000>, C4<00000000000000000>;
v00000220646802e0_0 .net "IR_enable", 0 0, v00000220646813c0_0;  alias, 1 drivers
v0000022064680100_0 .net *"_ivl_0", 16 0, L_0000022064687b70;  1 drivers
v0000022064680880_0 .net *"_ivl_2", 7 0, L_0000022064688570;  1 drivers
L_0000022064689138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000220646809c0_0 .net *"_ivl_5", 1 0, L_0000022064689138;  1 drivers
v0000022064680d80_0 .net "addr", 5 0, v0000022064685df0_0;  alias, 1 drivers
v0000022064681820_0 .var/i "i", 31 0;
v0000022064681be0_0 .net "instruction", 16 0, L_00000220645baec0;  alias, 1 drivers
v0000022064681280 .array "register_memory", 0 63, 16 0;
L_0000022064687b70 .array/port v0000022064681280, L_0000022064688570;
L_0000022064688570 .concat [ 6 2 0 0], v0000022064685df0_0, L_0000022064689138;
S_0000022064586fb0 .scope module, "memory_ALU_mux" "MUX" 5 118, 7 23 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "signal";
    .port_info 1 /INPUT 8 "mux_in1";
    .port_info 2 /INPUT 8 "mux_in2";
    .port_info 3 /OUTPUT 8 "mux_out";
v0000022064680ec0_0 .net "mux_in1", 7 0, v00000220645caa50_0;  alias, 1 drivers
v0000022064681d20_0 .net "mux_in2", 7 0, v0000022064685710_0;  alias, 1 drivers
v0000022064680f60_0 .var "mux_out", 7 0;
v0000022064681e60_0 .net "signal", 0 0, v00000220646815a0_0;  alias, 1 drivers
E_00000220645bdf60 .event anyedge, v0000022064681a00_0, v00000220645caa50_0, v0000022064681d20_0;
S_0000022064587140 .scope module, "mm" "data_memory" 5 109, 12 4 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "read_addr";
    .port_info 2 /INPUT 8 "write_addr";
    .port_info 3 /INPUT 8 "write_data";
    .port_info 4 /INPUT 1 "mem_write";
    .port_info 5 /INPUT 1 "mem_enable";
    .port_info 6 /OUTPUT 8 "read_data";
o00000220645e10d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022064681f00_0 .net "clk", 0 0, o00000220645e10d8;  0 drivers
v0000022064681fa0_0 .var/i "i", 31 0;
v00000220646801a0_0 .net "mem_enable", 0 0, v0000022064680420_0;  alias, 1 drivers
v0000022064681140_0 .net "mem_write", 0 0, v0000022064680ce0_0;  alias, 1 drivers
v00000220646861b0 .array "memory", 0 255, 7 0;
v00000220646864d0_0 .net "read_addr", 7 0, v00000220645caa50_0;  alias, 1 drivers
v0000022064685710_0 .var "read_data", 7 0;
v0000022064686610_0 .var "register", 7 0;
v0000022064685670_0 .net "write_addr", 7 0, v00000220645caa50_0;  alias, 1 drivers
v0000022064686110_0 .net "write_data", 7 0, v0000022064685530_0;  alias, 1 drivers
E_00000220645be060/0 .event anyedge, v0000022064680420_0, v0000022064680ce0_0, v00000220646804c0_0, v00000220645caa50_0;
v00000220646861b0_0 .array/port v00000220646861b0, 0;
v00000220646861b0_1 .array/port v00000220646861b0, 1;
v00000220646861b0_2 .array/port v00000220646861b0, 2;
E_00000220645be060/1 .event anyedge, v00000220645caa50_0, v00000220646861b0_0, v00000220646861b0_1, v00000220646861b0_2;
v00000220646861b0_3 .array/port v00000220646861b0, 3;
v00000220646861b0_4 .array/port v00000220646861b0, 4;
v00000220646861b0_5 .array/port v00000220646861b0, 5;
v00000220646861b0_6 .array/port v00000220646861b0, 6;
E_00000220645be060/2 .event anyedge, v00000220646861b0_3, v00000220646861b0_4, v00000220646861b0_5, v00000220646861b0_6;
v00000220646861b0_7 .array/port v00000220646861b0, 7;
v00000220646861b0_8 .array/port v00000220646861b0, 8;
v00000220646861b0_9 .array/port v00000220646861b0, 9;
v00000220646861b0_10 .array/port v00000220646861b0, 10;
E_00000220645be060/3 .event anyedge, v00000220646861b0_7, v00000220646861b0_8, v00000220646861b0_9, v00000220646861b0_10;
v00000220646861b0_11 .array/port v00000220646861b0, 11;
v00000220646861b0_12 .array/port v00000220646861b0, 12;
v00000220646861b0_13 .array/port v00000220646861b0, 13;
v00000220646861b0_14 .array/port v00000220646861b0, 14;
E_00000220645be060/4 .event anyedge, v00000220646861b0_11, v00000220646861b0_12, v00000220646861b0_13, v00000220646861b0_14;
v00000220646861b0_15 .array/port v00000220646861b0, 15;
v00000220646861b0_16 .array/port v00000220646861b0, 16;
v00000220646861b0_17 .array/port v00000220646861b0, 17;
v00000220646861b0_18 .array/port v00000220646861b0, 18;
E_00000220645be060/5 .event anyedge, v00000220646861b0_15, v00000220646861b0_16, v00000220646861b0_17, v00000220646861b0_18;
v00000220646861b0_19 .array/port v00000220646861b0, 19;
v00000220646861b0_20 .array/port v00000220646861b0, 20;
v00000220646861b0_21 .array/port v00000220646861b0, 21;
v00000220646861b0_22 .array/port v00000220646861b0, 22;
E_00000220645be060/6 .event anyedge, v00000220646861b0_19, v00000220646861b0_20, v00000220646861b0_21, v00000220646861b0_22;
v00000220646861b0_23 .array/port v00000220646861b0, 23;
v00000220646861b0_24 .array/port v00000220646861b0, 24;
v00000220646861b0_25 .array/port v00000220646861b0, 25;
v00000220646861b0_26 .array/port v00000220646861b0, 26;
E_00000220645be060/7 .event anyedge, v00000220646861b0_23, v00000220646861b0_24, v00000220646861b0_25, v00000220646861b0_26;
v00000220646861b0_27 .array/port v00000220646861b0, 27;
v00000220646861b0_28 .array/port v00000220646861b0, 28;
v00000220646861b0_29 .array/port v00000220646861b0, 29;
v00000220646861b0_30 .array/port v00000220646861b0, 30;
E_00000220645be060/8 .event anyedge, v00000220646861b0_27, v00000220646861b0_28, v00000220646861b0_29, v00000220646861b0_30;
v00000220646861b0_31 .array/port v00000220646861b0, 31;
v00000220646861b0_32 .array/port v00000220646861b0, 32;
v00000220646861b0_33 .array/port v00000220646861b0, 33;
v00000220646861b0_34 .array/port v00000220646861b0, 34;
E_00000220645be060/9 .event anyedge, v00000220646861b0_31, v00000220646861b0_32, v00000220646861b0_33, v00000220646861b0_34;
v00000220646861b0_35 .array/port v00000220646861b0, 35;
v00000220646861b0_36 .array/port v00000220646861b0, 36;
v00000220646861b0_37 .array/port v00000220646861b0, 37;
v00000220646861b0_38 .array/port v00000220646861b0, 38;
E_00000220645be060/10 .event anyedge, v00000220646861b0_35, v00000220646861b0_36, v00000220646861b0_37, v00000220646861b0_38;
v00000220646861b0_39 .array/port v00000220646861b0, 39;
v00000220646861b0_40 .array/port v00000220646861b0, 40;
v00000220646861b0_41 .array/port v00000220646861b0, 41;
v00000220646861b0_42 .array/port v00000220646861b0, 42;
E_00000220645be060/11 .event anyedge, v00000220646861b0_39, v00000220646861b0_40, v00000220646861b0_41, v00000220646861b0_42;
v00000220646861b0_43 .array/port v00000220646861b0, 43;
v00000220646861b0_44 .array/port v00000220646861b0, 44;
v00000220646861b0_45 .array/port v00000220646861b0, 45;
v00000220646861b0_46 .array/port v00000220646861b0, 46;
E_00000220645be060/12 .event anyedge, v00000220646861b0_43, v00000220646861b0_44, v00000220646861b0_45, v00000220646861b0_46;
v00000220646861b0_47 .array/port v00000220646861b0, 47;
v00000220646861b0_48 .array/port v00000220646861b0, 48;
v00000220646861b0_49 .array/port v00000220646861b0, 49;
v00000220646861b0_50 .array/port v00000220646861b0, 50;
E_00000220645be060/13 .event anyedge, v00000220646861b0_47, v00000220646861b0_48, v00000220646861b0_49, v00000220646861b0_50;
v00000220646861b0_51 .array/port v00000220646861b0, 51;
v00000220646861b0_52 .array/port v00000220646861b0, 52;
v00000220646861b0_53 .array/port v00000220646861b0, 53;
v00000220646861b0_54 .array/port v00000220646861b0, 54;
E_00000220645be060/14 .event anyedge, v00000220646861b0_51, v00000220646861b0_52, v00000220646861b0_53, v00000220646861b0_54;
v00000220646861b0_55 .array/port v00000220646861b0, 55;
v00000220646861b0_56 .array/port v00000220646861b0, 56;
v00000220646861b0_57 .array/port v00000220646861b0, 57;
v00000220646861b0_58 .array/port v00000220646861b0, 58;
E_00000220645be060/15 .event anyedge, v00000220646861b0_55, v00000220646861b0_56, v00000220646861b0_57, v00000220646861b0_58;
v00000220646861b0_59 .array/port v00000220646861b0, 59;
v00000220646861b0_60 .array/port v00000220646861b0, 60;
v00000220646861b0_61 .array/port v00000220646861b0, 61;
v00000220646861b0_62 .array/port v00000220646861b0, 62;
E_00000220645be060/16 .event anyedge, v00000220646861b0_59, v00000220646861b0_60, v00000220646861b0_61, v00000220646861b0_62;
v00000220646861b0_63 .array/port v00000220646861b0, 63;
v00000220646861b0_64 .array/port v00000220646861b0, 64;
v00000220646861b0_65 .array/port v00000220646861b0, 65;
v00000220646861b0_66 .array/port v00000220646861b0, 66;
E_00000220645be060/17 .event anyedge, v00000220646861b0_63, v00000220646861b0_64, v00000220646861b0_65, v00000220646861b0_66;
v00000220646861b0_67 .array/port v00000220646861b0, 67;
v00000220646861b0_68 .array/port v00000220646861b0, 68;
v00000220646861b0_69 .array/port v00000220646861b0, 69;
v00000220646861b0_70 .array/port v00000220646861b0, 70;
E_00000220645be060/18 .event anyedge, v00000220646861b0_67, v00000220646861b0_68, v00000220646861b0_69, v00000220646861b0_70;
v00000220646861b0_71 .array/port v00000220646861b0, 71;
v00000220646861b0_72 .array/port v00000220646861b0, 72;
v00000220646861b0_73 .array/port v00000220646861b0, 73;
v00000220646861b0_74 .array/port v00000220646861b0, 74;
E_00000220645be060/19 .event anyedge, v00000220646861b0_71, v00000220646861b0_72, v00000220646861b0_73, v00000220646861b0_74;
v00000220646861b0_75 .array/port v00000220646861b0, 75;
v00000220646861b0_76 .array/port v00000220646861b0, 76;
v00000220646861b0_77 .array/port v00000220646861b0, 77;
v00000220646861b0_78 .array/port v00000220646861b0, 78;
E_00000220645be060/20 .event anyedge, v00000220646861b0_75, v00000220646861b0_76, v00000220646861b0_77, v00000220646861b0_78;
v00000220646861b0_79 .array/port v00000220646861b0, 79;
v00000220646861b0_80 .array/port v00000220646861b0, 80;
v00000220646861b0_81 .array/port v00000220646861b0, 81;
v00000220646861b0_82 .array/port v00000220646861b0, 82;
E_00000220645be060/21 .event anyedge, v00000220646861b0_79, v00000220646861b0_80, v00000220646861b0_81, v00000220646861b0_82;
v00000220646861b0_83 .array/port v00000220646861b0, 83;
v00000220646861b0_84 .array/port v00000220646861b0, 84;
v00000220646861b0_85 .array/port v00000220646861b0, 85;
v00000220646861b0_86 .array/port v00000220646861b0, 86;
E_00000220645be060/22 .event anyedge, v00000220646861b0_83, v00000220646861b0_84, v00000220646861b0_85, v00000220646861b0_86;
v00000220646861b0_87 .array/port v00000220646861b0, 87;
v00000220646861b0_88 .array/port v00000220646861b0, 88;
v00000220646861b0_89 .array/port v00000220646861b0, 89;
v00000220646861b0_90 .array/port v00000220646861b0, 90;
E_00000220645be060/23 .event anyedge, v00000220646861b0_87, v00000220646861b0_88, v00000220646861b0_89, v00000220646861b0_90;
v00000220646861b0_91 .array/port v00000220646861b0, 91;
v00000220646861b0_92 .array/port v00000220646861b0, 92;
v00000220646861b0_93 .array/port v00000220646861b0, 93;
v00000220646861b0_94 .array/port v00000220646861b0, 94;
E_00000220645be060/24 .event anyedge, v00000220646861b0_91, v00000220646861b0_92, v00000220646861b0_93, v00000220646861b0_94;
v00000220646861b0_95 .array/port v00000220646861b0, 95;
v00000220646861b0_96 .array/port v00000220646861b0, 96;
v00000220646861b0_97 .array/port v00000220646861b0, 97;
v00000220646861b0_98 .array/port v00000220646861b0, 98;
E_00000220645be060/25 .event anyedge, v00000220646861b0_95, v00000220646861b0_96, v00000220646861b0_97, v00000220646861b0_98;
v00000220646861b0_99 .array/port v00000220646861b0, 99;
v00000220646861b0_100 .array/port v00000220646861b0, 100;
v00000220646861b0_101 .array/port v00000220646861b0, 101;
v00000220646861b0_102 .array/port v00000220646861b0, 102;
E_00000220645be060/26 .event anyedge, v00000220646861b0_99, v00000220646861b0_100, v00000220646861b0_101, v00000220646861b0_102;
v00000220646861b0_103 .array/port v00000220646861b0, 103;
v00000220646861b0_104 .array/port v00000220646861b0, 104;
v00000220646861b0_105 .array/port v00000220646861b0, 105;
v00000220646861b0_106 .array/port v00000220646861b0, 106;
E_00000220645be060/27 .event anyedge, v00000220646861b0_103, v00000220646861b0_104, v00000220646861b0_105, v00000220646861b0_106;
v00000220646861b0_107 .array/port v00000220646861b0, 107;
v00000220646861b0_108 .array/port v00000220646861b0, 108;
v00000220646861b0_109 .array/port v00000220646861b0, 109;
v00000220646861b0_110 .array/port v00000220646861b0, 110;
E_00000220645be060/28 .event anyedge, v00000220646861b0_107, v00000220646861b0_108, v00000220646861b0_109, v00000220646861b0_110;
v00000220646861b0_111 .array/port v00000220646861b0, 111;
v00000220646861b0_112 .array/port v00000220646861b0, 112;
v00000220646861b0_113 .array/port v00000220646861b0, 113;
v00000220646861b0_114 .array/port v00000220646861b0, 114;
E_00000220645be060/29 .event anyedge, v00000220646861b0_111, v00000220646861b0_112, v00000220646861b0_113, v00000220646861b0_114;
v00000220646861b0_115 .array/port v00000220646861b0, 115;
v00000220646861b0_116 .array/port v00000220646861b0, 116;
v00000220646861b0_117 .array/port v00000220646861b0, 117;
v00000220646861b0_118 .array/port v00000220646861b0, 118;
E_00000220645be060/30 .event anyedge, v00000220646861b0_115, v00000220646861b0_116, v00000220646861b0_117, v00000220646861b0_118;
v00000220646861b0_119 .array/port v00000220646861b0, 119;
v00000220646861b0_120 .array/port v00000220646861b0, 120;
v00000220646861b0_121 .array/port v00000220646861b0, 121;
v00000220646861b0_122 .array/port v00000220646861b0, 122;
E_00000220645be060/31 .event anyedge, v00000220646861b0_119, v00000220646861b0_120, v00000220646861b0_121, v00000220646861b0_122;
v00000220646861b0_123 .array/port v00000220646861b0, 123;
v00000220646861b0_124 .array/port v00000220646861b0, 124;
v00000220646861b0_125 .array/port v00000220646861b0, 125;
v00000220646861b0_126 .array/port v00000220646861b0, 126;
E_00000220645be060/32 .event anyedge, v00000220646861b0_123, v00000220646861b0_124, v00000220646861b0_125, v00000220646861b0_126;
v00000220646861b0_127 .array/port v00000220646861b0, 127;
v00000220646861b0_128 .array/port v00000220646861b0, 128;
v00000220646861b0_129 .array/port v00000220646861b0, 129;
v00000220646861b0_130 .array/port v00000220646861b0, 130;
E_00000220645be060/33 .event anyedge, v00000220646861b0_127, v00000220646861b0_128, v00000220646861b0_129, v00000220646861b0_130;
v00000220646861b0_131 .array/port v00000220646861b0, 131;
v00000220646861b0_132 .array/port v00000220646861b0, 132;
v00000220646861b0_133 .array/port v00000220646861b0, 133;
v00000220646861b0_134 .array/port v00000220646861b0, 134;
E_00000220645be060/34 .event anyedge, v00000220646861b0_131, v00000220646861b0_132, v00000220646861b0_133, v00000220646861b0_134;
v00000220646861b0_135 .array/port v00000220646861b0, 135;
v00000220646861b0_136 .array/port v00000220646861b0, 136;
v00000220646861b0_137 .array/port v00000220646861b0, 137;
v00000220646861b0_138 .array/port v00000220646861b0, 138;
E_00000220645be060/35 .event anyedge, v00000220646861b0_135, v00000220646861b0_136, v00000220646861b0_137, v00000220646861b0_138;
v00000220646861b0_139 .array/port v00000220646861b0, 139;
v00000220646861b0_140 .array/port v00000220646861b0, 140;
v00000220646861b0_141 .array/port v00000220646861b0, 141;
v00000220646861b0_142 .array/port v00000220646861b0, 142;
E_00000220645be060/36 .event anyedge, v00000220646861b0_139, v00000220646861b0_140, v00000220646861b0_141, v00000220646861b0_142;
v00000220646861b0_143 .array/port v00000220646861b0, 143;
v00000220646861b0_144 .array/port v00000220646861b0, 144;
v00000220646861b0_145 .array/port v00000220646861b0, 145;
v00000220646861b0_146 .array/port v00000220646861b0, 146;
E_00000220645be060/37 .event anyedge, v00000220646861b0_143, v00000220646861b0_144, v00000220646861b0_145, v00000220646861b0_146;
v00000220646861b0_147 .array/port v00000220646861b0, 147;
v00000220646861b0_148 .array/port v00000220646861b0, 148;
v00000220646861b0_149 .array/port v00000220646861b0, 149;
v00000220646861b0_150 .array/port v00000220646861b0, 150;
E_00000220645be060/38 .event anyedge, v00000220646861b0_147, v00000220646861b0_148, v00000220646861b0_149, v00000220646861b0_150;
v00000220646861b0_151 .array/port v00000220646861b0, 151;
v00000220646861b0_152 .array/port v00000220646861b0, 152;
v00000220646861b0_153 .array/port v00000220646861b0, 153;
v00000220646861b0_154 .array/port v00000220646861b0, 154;
E_00000220645be060/39 .event anyedge, v00000220646861b0_151, v00000220646861b0_152, v00000220646861b0_153, v00000220646861b0_154;
v00000220646861b0_155 .array/port v00000220646861b0, 155;
v00000220646861b0_156 .array/port v00000220646861b0, 156;
v00000220646861b0_157 .array/port v00000220646861b0, 157;
v00000220646861b0_158 .array/port v00000220646861b0, 158;
E_00000220645be060/40 .event anyedge, v00000220646861b0_155, v00000220646861b0_156, v00000220646861b0_157, v00000220646861b0_158;
v00000220646861b0_159 .array/port v00000220646861b0, 159;
v00000220646861b0_160 .array/port v00000220646861b0, 160;
v00000220646861b0_161 .array/port v00000220646861b0, 161;
v00000220646861b0_162 .array/port v00000220646861b0, 162;
E_00000220645be060/41 .event anyedge, v00000220646861b0_159, v00000220646861b0_160, v00000220646861b0_161, v00000220646861b0_162;
v00000220646861b0_163 .array/port v00000220646861b0, 163;
v00000220646861b0_164 .array/port v00000220646861b0, 164;
v00000220646861b0_165 .array/port v00000220646861b0, 165;
v00000220646861b0_166 .array/port v00000220646861b0, 166;
E_00000220645be060/42 .event anyedge, v00000220646861b0_163, v00000220646861b0_164, v00000220646861b0_165, v00000220646861b0_166;
v00000220646861b0_167 .array/port v00000220646861b0, 167;
v00000220646861b0_168 .array/port v00000220646861b0, 168;
v00000220646861b0_169 .array/port v00000220646861b0, 169;
v00000220646861b0_170 .array/port v00000220646861b0, 170;
E_00000220645be060/43 .event anyedge, v00000220646861b0_167, v00000220646861b0_168, v00000220646861b0_169, v00000220646861b0_170;
v00000220646861b0_171 .array/port v00000220646861b0, 171;
v00000220646861b0_172 .array/port v00000220646861b0, 172;
v00000220646861b0_173 .array/port v00000220646861b0, 173;
v00000220646861b0_174 .array/port v00000220646861b0, 174;
E_00000220645be060/44 .event anyedge, v00000220646861b0_171, v00000220646861b0_172, v00000220646861b0_173, v00000220646861b0_174;
v00000220646861b0_175 .array/port v00000220646861b0, 175;
v00000220646861b0_176 .array/port v00000220646861b0, 176;
v00000220646861b0_177 .array/port v00000220646861b0, 177;
v00000220646861b0_178 .array/port v00000220646861b0, 178;
E_00000220645be060/45 .event anyedge, v00000220646861b0_175, v00000220646861b0_176, v00000220646861b0_177, v00000220646861b0_178;
v00000220646861b0_179 .array/port v00000220646861b0, 179;
v00000220646861b0_180 .array/port v00000220646861b0, 180;
v00000220646861b0_181 .array/port v00000220646861b0, 181;
v00000220646861b0_182 .array/port v00000220646861b0, 182;
E_00000220645be060/46 .event anyedge, v00000220646861b0_179, v00000220646861b0_180, v00000220646861b0_181, v00000220646861b0_182;
v00000220646861b0_183 .array/port v00000220646861b0, 183;
v00000220646861b0_184 .array/port v00000220646861b0, 184;
v00000220646861b0_185 .array/port v00000220646861b0, 185;
v00000220646861b0_186 .array/port v00000220646861b0, 186;
E_00000220645be060/47 .event anyedge, v00000220646861b0_183, v00000220646861b0_184, v00000220646861b0_185, v00000220646861b0_186;
v00000220646861b0_187 .array/port v00000220646861b0, 187;
v00000220646861b0_188 .array/port v00000220646861b0, 188;
v00000220646861b0_189 .array/port v00000220646861b0, 189;
v00000220646861b0_190 .array/port v00000220646861b0, 190;
E_00000220645be060/48 .event anyedge, v00000220646861b0_187, v00000220646861b0_188, v00000220646861b0_189, v00000220646861b0_190;
v00000220646861b0_191 .array/port v00000220646861b0, 191;
v00000220646861b0_192 .array/port v00000220646861b0, 192;
v00000220646861b0_193 .array/port v00000220646861b0, 193;
v00000220646861b0_194 .array/port v00000220646861b0, 194;
E_00000220645be060/49 .event anyedge, v00000220646861b0_191, v00000220646861b0_192, v00000220646861b0_193, v00000220646861b0_194;
v00000220646861b0_195 .array/port v00000220646861b0, 195;
v00000220646861b0_196 .array/port v00000220646861b0, 196;
v00000220646861b0_197 .array/port v00000220646861b0, 197;
v00000220646861b0_198 .array/port v00000220646861b0, 198;
E_00000220645be060/50 .event anyedge, v00000220646861b0_195, v00000220646861b0_196, v00000220646861b0_197, v00000220646861b0_198;
v00000220646861b0_199 .array/port v00000220646861b0, 199;
v00000220646861b0_200 .array/port v00000220646861b0, 200;
v00000220646861b0_201 .array/port v00000220646861b0, 201;
v00000220646861b0_202 .array/port v00000220646861b0, 202;
E_00000220645be060/51 .event anyedge, v00000220646861b0_199, v00000220646861b0_200, v00000220646861b0_201, v00000220646861b0_202;
v00000220646861b0_203 .array/port v00000220646861b0, 203;
v00000220646861b0_204 .array/port v00000220646861b0, 204;
v00000220646861b0_205 .array/port v00000220646861b0, 205;
v00000220646861b0_206 .array/port v00000220646861b0, 206;
E_00000220645be060/52 .event anyedge, v00000220646861b0_203, v00000220646861b0_204, v00000220646861b0_205, v00000220646861b0_206;
v00000220646861b0_207 .array/port v00000220646861b0, 207;
v00000220646861b0_208 .array/port v00000220646861b0, 208;
v00000220646861b0_209 .array/port v00000220646861b0, 209;
v00000220646861b0_210 .array/port v00000220646861b0, 210;
E_00000220645be060/53 .event anyedge, v00000220646861b0_207, v00000220646861b0_208, v00000220646861b0_209, v00000220646861b0_210;
v00000220646861b0_211 .array/port v00000220646861b0, 211;
v00000220646861b0_212 .array/port v00000220646861b0, 212;
v00000220646861b0_213 .array/port v00000220646861b0, 213;
v00000220646861b0_214 .array/port v00000220646861b0, 214;
E_00000220645be060/54 .event anyedge, v00000220646861b0_211, v00000220646861b0_212, v00000220646861b0_213, v00000220646861b0_214;
v00000220646861b0_215 .array/port v00000220646861b0, 215;
v00000220646861b0_216 .array/port v00000220646861b0, 216;
v00000220646861b0_217 .array/port v00000220646861b0, 217;
v00000220646861b0_218 .array/port v00000220646861b0, 218;
E_00000220645be060/55 .event anyedge, v00000220646861b0_215, v00000220646861b0_216, v00000220646861b0_217, v00000220646861b0_218;
v00000220646861b0_219 .array/port v00000220646861b0, 219;
v00000220646861b0_220 .array/port v00000220646861b0, 220;
v00000220646861b0_221 .array/port v00000220646861b0, 221;
v00000220646861b0_222 .array/port v00000220646861b0, 222;
E_00000220645be060/56 .event anyedge, v00000220646861b0_219, v00000220646861b0_220, v00000220646861b0_221, v00000220646861b0_222;
v00000220646861b0_223 .array/port v00000220646861b0, 223;
v00000220646861b0_224 .array/port v00000220646861b0, 224;
v00000220646861b0_225 .array/port v00000220646861b0, 225;
v00000220646861b0_226 .array/port v00000220646861b0, 226;
E_00000220645be060/57 .event anyedge, v00000220646861b0_223, v00000220646861b0_224, v00000220646861b0_225, v00000220646861b0_226;
v00000220646861b0_227 .array/port v00000220646861b0, 227;
v00000220646861b0_228 .array/port v00000220646861b0, 228;
v00000220646861b0_229 .array/port v00000220646861b0, 229;
v00000220646861b0_230 .array/port v00000220646861b0, 230;
E_00000220645be060/58 .event anyedge, v00000220646861b0_227, v00000220646861b0_228, v00000220646861b0_229, v00000220646861b0_230;
v00000220646861b0_231 .array/port v00000220646861b0, 231;
v00000220646861b0_232 .array/port v00000220646861b0, 232;
v00000220646861b0_233 .array/port v00000220646861b0, 233;
v00000220646861b0_234 .array/port v00000220646861b0, 234;
E_00000220645be060/59 .event anyedge, v00000220646861b0_231, v00000220646861b0_232, v00000220646861b0_233, v00000220646861b0_234;
v00000220646861b0_235 .array/port v00000220646861b0, 235;
v00000220646861b0_236 .array/port v00000220646861b0, 236;
v00000220646861b0_237 .array/port v00000220646861b0, 237;
v00000220646861b0_238 .array/port v00000220646861b0, 238;
E_00000220645be060/60 .event anyedge, v00000220646861b0_235, v00000220646861b0_236, v00000220646861b0_237, v00000220646861b0_238;
v00000220646861b0_239 .array/port v00000220646861b0, 239;
v00000220646861b0_240 .array/port v00000220646861b0, 240;
v00000220646861b0_241 .array/port v00000220646861b0, 241;
v00000220646861b0_242 .array/port v00000220646861b0, 242;
E_00000220645be060/61 .event anyedge, v00000220646861b0_239, v00000220646861b0_240, v00000220646861b0_241, v00000220646861b0_242;
v00000220646861b0_243 .array/port v00000220646861b0, 243;
v00000220646861b0_244 .array/port v00000220646861b0, 244;
v00000220646861b0_245 .array/port v00000220646861b0, 245;
v00000220646861b0_246 .array/port v00000220646861b0, 246;
E_00000220645be060/62 .event anyedge, v00000220646861b0_243, v00000220646861b0_244, v00000220646861b0_245, v00000220646861b0_246;
v00000220646861b0_247 .array/port v00000220646861b0, 247;
v00000220646861b0_248 .array/port v00000220646861b0, 248;
v00000220646861b0_249 .array/port v00000220646861b0, 249;
v00000220646861b0_250 .array/port v00000220646861b0, 250;
E_00000220645be060/63 .event anyedge, v00000220646861b0_247, v00000220646861b0_248, v00000220646861b0_249, v00000220646861b0_250;
v00000220646861b0_251 .array/port v00000220646861b0, 251;
v00000220646861b0_252 .array/port v00000220646861b0, 252;
v00000220646861b0_253 .array/port v00000220646861b0, 253;
v00000220646861b0_254 .array/port v00000220646861b0, 254;
E_00000220645be060/64 .event anyedge, v00000220646861b0_251, v00000220646861b0_252, v00000220646861b0_253, v00000220646861b0_254;
v00000220646861b0_255 .array/port v00000220646861b0, 255;
E_00000220645be060/65 .event anyedge, v00000220646861b0_255;
E_00000220645be060 .event/or E_00000220645be060/0, E_00000220645be060/1, E_00000220645be060/2, E_00000220645be060/3, E_00000220645be060/4, E_00000220645be060/5, E_00000220645be060/6, E_00000220645be060/7, E_00000220645be060/8, E_00000220645be060/9, E_00000220645be060/10, E_00000220645be060/11, E_00000220645be060/12, E_00000220645be060/13, E_00000220645be060/14, E_00000220645be060/15, E_00000220645be060/16, E_00000220645be060/17, E_00000220645be060/18, E_00000220645be060/19, E_00000220645be060/20, E_00000220645be060/21, E_00000220645be060/22, E_00000220645be060/23, E_00000220645be060/24, E_00000220645be060/25, E_00000220645be060/26, E_00000220645be060/27, E_00000220645be060/28, E_00000220645be060/29, E_00000220645be060/30, E_00000220645be060/31, E_00000220645be060/32, E_00000220645be060/33, E_00000220645be060/34, E_00000220645be060/35, E_00000220645be060/36, E_00000220645be060/37, E_00000220645be060/38, E_00000220645be060/39, E_00000220645be060/40, E_00000220645be060/41, E_00000220645be060/42, E_00000220645be060/43, E_00000220645be060/44, E_00000220645be060/45, E_00000220645be060/46, E_00000220645be060/47, E_00000220645be060/48, E_00000220645be060/49, E_00000220645be060/50, E_00000220645be060/51, E_00000220645be060/52, E_00000220645be060/53, E_00000220645be060/54, E_00000220645be060/55, E_00000220645be060/56, E_00000220645be060/57, E_00000220645be060/58, E_00000220645be060/59, E_00000220645be060/60, E_00000220645be060/61, E_00000220645be060/62, E_00000220645be060/63, E_00000220645be060/64, E_00000220645be060/65;
S_00000220645872d0 .scope module, "rf" "Register_file" 5 88, 13 4 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "read_reg1";
    .port_info 2 /INPUT 4 "read_reg2";
    .port_info 3 /INPUT 4 "write_reg";
    .port_info 4 /INPUT 8 "write_data";
    .port_info 5 /INPUT 1 "reg_write";
    .port_info 6 /INPUT 1 "reg_enable";
    .port_info 7 /OUTPUT 8 "read_data1";
    .port_info 8 /OUTPUT 8 "read_data2";
o00000220645e42b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000022064685e90_0 .net "clk", 0 0, o00000220645e42b8;  0 drivers
v0000022064685350_0 .var/i "i", 31 0;
v0000022064685530_0 .var "read_data1", 7 0;
v0000022064685c10_0 .var "read_data2", 7 0;
v0000022064686390_0 .net "read_reg1", 3 0, v0000022064680740_0;  alias, 1 drivers
v0000022064685cb0_0 .net "read_reg2", 3 0, v00000220646807e0_0;  alias, 1 drivers
v00000220646849f0_0 .net "reg_enable", 0 0, v0000022064681500_0;  alias, 1 drivers
v00000220646858f0_0 .net "reg_write", 0 0, v00000220646811e0_0;  alias, 1 drivers
v00000220646866b0_0 .var "register_1", 7 0;
v0000022064686570_0 .var "register_2", 7 0;
v0000022064684db0 .array "register_memory", 0 15, 7 0;
v0000022064685490_0 .net "write_data", 7 0, v0000022064680f60_0;  alias, 1 drivers
v0000022064685030_0 .net "write_reg", 3 0, v0000022064681dc0_0;  alias, 1 drivers
v0000022064684db0_0 .array/port v0000022064684db0, 0;
v0000022064684db0_1 .array/port v0000022064684db0, 1;
E_00000220645bd360/0 .event anyedge, v0000022064681500_0, v0000022064680740_0, v0000022064684db0_0, v0000022064684db0_1;
v0000022064684db0_2 .array/port v0000022064684db0, 2;
v0000022064684db0_3 .array/port v0000022064684db0, 3;
v0000022064684db0_4 .array/port v0000022064684db0, 4;
v0000022064684db0_5 .array/port v0000022064684db0, 5;
E_00000220645bd360/1 .event anyedge, v0000022064684db0_2, v0000022064684db0_3, v0000022064684db0_4, v0000022064684db0_5;
v0000022064684db0_6 .array/port v0000022064684db0, 6;
v0000022064684db0_7 .array/port v0000022064684db0, 7;
v0000022064684db0_8 .array/port v0000022064684db0, 8;
v0000022064684db0_9 .array/port v0000022064684db0, 9;
E_00000220645bd360/2 .event anyedge, v0000022064684db0_6, v0000022064684db0_7, v0000022064684db0_8, v0000022064684db0_9;
v0000022064684db0_10 .array/port v0000022064684db0, 10;
v0000022064684db0_11 .array/port v0000022064684db0, 11;
v0000022064684db0_12 .array/port v0000022064684db0, 12;
v0000022064684db0_13 .array/port v0000022064684db0, 13;
E_00000220645bd360/3 .event anyedge, v0000022064684db0_10, v0000022064684db0_11, v0000022064684db0_12, v0000022064684db0_13;
v0000022064684db0_14 .array/port v0000022064684db0, 14;
v0000022064684db0_15 .array/port v0000022064684db0, 15;
E_00000220645bd360/4 .event anyedge, v0000022064684db0_14, v0000022064684db0_15, v00000220646807e0_0, v00000220646866b0_0;
E_00000220645bd360/5 .event anyedge, v0000022064686570_0, v00000220646811e0_0, v0000022064680f60_0, v0000022064681dc0_0;
E_00000220645bd360 .event/or E_00000220645bd360/0, E_00000220645bd360/1, E_00000220645bd360/2, E_00000220645bd360/3, E_00000220645bd360/4, E_00000220645bd360/5;
S_00000220645727d0 .scope module, "uut" "program_counter" 5 45, 14 3 0, S_00000220645a9b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 8 "pc_increment";
    .port_info 3 /INPUT 1 "jump";
    .port_info 4 /INPUT 1 "PC_enable";
    .port_info 5 /INPUT 8 "jump_label";
    .port_info 6 /OUTPUT 6 "instruction_addr";
v0000022064685b70_0 .net "PC_enable", 0 0, v0000022064681640_0;  alias, 1 drivers
v0000022064685d50_0 .net "clk", 0 0, v00000220646886b0_0;  alias, 1 drivers
v00000220646867f0_0 .var "first_cycle", 0 0;
v0000022064685df0_0 .var "instruction_addr", 5 0;
v0000022064684950_0 .net "jump", 0 0, v0000022064681c80_0;  alias, 1 drivers
v0000022064685f30_0 .net "jump_label", 7 0, v0000022064680380_0;  alias, 1 drivers
v0000022064686250_0 .net "pc_increment", 7 0, v0000022064681aa0_0;  alias, 1 drivers
v0000022064686430_0 .net "rst", 0 0, v00000220646875d0_0;  alias, 1 drivers
    .scope S_00000220645a97f0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645c9f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca050_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000220645a97f0;
T_1 ;
    %wait E_00000220645bdfe0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca190_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca2d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645c9f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220645ca050_0, 0, 1;
    %load/vec4 v00000220645caaf0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.0, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca190_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645c9f10_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000220645caaf0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645c9f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca2d0_0, 0, 1;
    %jmp T_1.7;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645c9f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca2d0_0, 0, 1;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645c9f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca190_0, 0, 1;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645c9f10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca410_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca870_0, 0, 1;
    %jmp T_1.7;
T_1.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220645ca050_0, 0, 1;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000220645727d0;
T_2 ;
    %wait E_00000220645bd320;
    %load/vec4 v0000022064686430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000022064685df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000220646867f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000220646867f0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000022064685b70_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_2.2, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220646867f0_0, 0;
    %load/vec4 v0000022064684950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0000022064685f30_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000022064685df0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000022064686250_0;
    %parti/s 6, 0, 2;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.6, 4;
    %load/vec4 v0000022064685df0_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000022064685df0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000022064685df0_0;
    %load/vec4 v0000022064686250_0;
    %parti/s 6, 0, 2;
    %add;
    %assign/vec4 v0000022064685df0_0, 0;
T_2.7 ;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002206458f280;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022064681820_0, 0, 32;
T_3.0 ;
    %load/vec4 v0000022064681820_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 17;
    %ix/getv/s 4, v0000022064681820_0;
    %store/vec4a v0000022064681280, 4, 0;
    %load/vec4 v0000022064681820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022064681820_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %pushi/vec4 22, 0, 17;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022064681280, 4, 0;
    %pushi/vec4 1559, 0, 17;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022064681280, 4, 0;
    %pushi/vec4 25991, 0, 17;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022064681280, 4, 0;
    %pushi/vec4 45056, 0, 17;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022064681280, 4, 0;
    %pushi/vec4 20496, 0, 17;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022064681280, 4, 0;
    %pushi/vec4 18, 0, 17;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022064681280, 4, 0;
    %pushi/vec4 45056, 0, 17;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000022064681280, 4, 0;
    %end;
    .thread T_3;
    .scope S_000002206458f0f0;
T_4 ;
    %wait E_00000220645bdea0;
    %load/vec4 v0000022064680e20_0;
    %parti/s 5, 12, 5;
    %store/vec4 v0000022064681b40_0, 0, 5;
    %load/vec4 v0000022064680e20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0000022064680740_0, 0, 4;
    %load/vec4 v0000022064680e20_0;
    %parti/s 4, 4, 4;
    %store/vec4 v00000220646807e0_0, 0, 4;
    %load/vec4 v0000022064681b40_0;
    %cmpi/u 7, 0, 5;
    %jmp/0xz  T_4.0, 5;
    %load/vec4 v0000022064680e20_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000022064681dc0_0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022064680380_0, 0, 8;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000022064680e20_0;
    %parti/s 1, 16, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_4.2, 4;
    %load/vec4 v0000022064680e20_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0000022064681dc0_0, 0, 4;
    %load/vec4 v0000022064680e20_0;
    %parti/s 4, 8, 5;
    %pad/u 8;
    %store/vec4 v0000022064680380_0, 0, 8;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0000022064680e20_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000220646806a0_0, 0, 8;
    %load/vec4 v0000022064680e20_0;
    %parti/s 4, 8, 5;
    %store/vec4 v0000022064681dc0_0, 0, 4;
    %load/vec4 v00000220646806a0_0;
    %store/vec4 v0000022064680380_0, 0, 8;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000002206458ef60;
T_5 ;
    %wait E_00000220645bd320;
    %load/vec4 v0000022064680ba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000022064681780_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000022064680600_0;
    %assign/vec4 v0000022064681780_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002206458ef60;
T_6 ;
    %wait E_00000220645bd2e0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681640_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000002206458ef60;
T_7 ;
    %wait E_00000220645bda60;
    %load/vec4 v0000022064681780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
    %jmp T_7.6;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000220646816e0_0;
    %cmpi/e 9, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v00000220646816e0_0;
    %cmpi/e 10, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
    %jmp T_7.8;
T_7.7 ;
    %load/vec4 v00000220646816e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_mov 8, 5;
    %load/vec4 v00000220646816e0_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_7.9, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
T_7.10 ;
T_7.8 ;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000220646816e0_0;
    %cmpi/e 9, 0, 5;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
T_7.12 ;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000022064680600_0, 0, 3;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002206458ef60;
T_8 ;
    %wait E_00000220645bda60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220646811e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064680560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064681320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220646815a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064680c40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064680ce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064681c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064681640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220646813c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064680420_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000022064681500_0, 0, 1;
    %load/vec4 v0000022064681780_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %jmp T_8.5;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220646813c0_0, 0, 1;
    %jmp T_8.5;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681500_0, 0, 1;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v00000220646816e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_8.6, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681320_0, 0, 1;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v00000220646816e0_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064680560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681640_0, 0, 1;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681320_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064680560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681640_0, 0, 1;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681320_0, 0, 1;
    %jmp T_8.13;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681320_0, 0, 1;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681c80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681640_0, 0, 1;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.7 ;
    %jmp T_8.5;
T_8.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064680420_0, 0, 1;
    %load/vec4 v00000220646816e0_0;
    %cmpi/e 9, 0, 5;
    %jmp/0xz  T_8.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220646815a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064680c40_0, 0, 1;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v00000220646816e0_0;
    %cmpi/e 10, 0, 5;
    %jmp/0xz  T_8.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064680ce0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681640_0, 0, 1;
T_8.16 ;
T_8.15 ;
    %jmp T_8.5;
T_8.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681500_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220646811e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000022064681640_0, 0, 1;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000220645872d0;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022064685350_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000022064685350_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 5, 0, 8;
    %ix/getv/s 4, v0000022064685350_0;
    %store/vec4a v0000022064684db0, 4, 0;
    %load/vec4 v0000022064685350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022064685350_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000220645872d0;
T_10 ;
    %wait E_00000220645bd360;
    %load/vec4 v00000220646849f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000022064686390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000022064684db0, 4;
    %store/vec4 v0000022064685530_0, 0, 8;
    %load/vec4 v0000022064685cb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000022064684db0, 4;
    %store/vec4 v0000022064685c10_0, 0, 8;
    %load/vec4 v0000022064686390_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000022064684db0, 4;
    %store/vec4 v00000220646866b0_0, 0, 8;
    %load/vec4 v0000022064685cb0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0000022064684db0, 4;
    %store/vec4 v0000022064686570_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000220646866b0_0;
    %store/vec4 v0000022064685530_0, 0, 8;
    %load/vec4 v0000022064686570_0;
    %store/vec4 v0000022064685c10_0, 0, 8;
T_10.1 ;
    %load/vec4 v00000220646858f0_0;
    %load/vec4 v00000220646849f0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000022064685490_0;
    %load/vec4 v0000022064685030_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000022064684db0, 0, 4;
T_10.2 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000002206461edf0;
T_11 ;
    %wait E_00000220645bdb60;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000220645ca550_0, 0;
    %load/vec4 v00000220645ca730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000220645ca9b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.2 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %add;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.3 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %sub;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.4 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %and;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.5 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %or;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.6 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %xor;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.7 ;
    %load/vec4 v00000220645ca7d0_0;
    %ix/getv 4, v00000220645ca910_0;
    %shiftr 4;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.8 ;
    %load/vec4 v00000220645ca7d0_0;
    %ix/getv 4, v00000220645ca910_0;
    %shiftl 4;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.9 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_11.15, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.16, 8;
T_11.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.16, 8;
 ; End of false expr.
    %blend;
T_11.16;
    %assign/vec4 v00000220645ca550_0, 0;
    %jmp T_11.14;
T_11.10 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_11.17, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.18, 8;
T_11.17 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.18, 8;
 ; End of false expr.
    %blend;
T_11.18;
    %assign/vec4 v00000220645ca550_0, 0;
    %jmp T_11.14;
T_11.11 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %add;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.12 ;
    %load/vec4 v00000220645ca7d0_0;
    %load/vec4 v00000220645ca910_0;
    %add;
    %assign/vec4 v00000220645caa50_0, 0;
    %jmp T_11.14;
T_11.14 ;
    %pop/vec4 1;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000022064587140;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000022064681fa0_0, 0, 32;
T_12.0 ;
    %load/vec4 v0000022064681fa0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 9, 0, 8;
    %ix/getv/s 4, v0000022064681fa0_0;
    %store/vec4a v00000220646861b0, 4, 0;
    %load/vec4 v0000022064681fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000022064681fa0_0, 0, 32;
    %jmp T_12.0;
T_12.1 ;
    %end;
    .thread T_12;
    .scope S_0000022064587140;
T_13 ;
    %wait E_00000220645be060;
    %load/vec4 v00000220646801a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000022064681140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000022064686110_0;
    %load/vec4 v0000022064685670_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000220646861b0, 0, 4;
T_13.2 ;
T_13.0 ;
    %load/vec4 v00000220646864d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000220646861b0, 4;
    %store/vec4 v0000022064685710_0, 0, 8;
    %load/vec4 v00000220646864d0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v00000220646861b0, 4;
    %store/vec4 v0000022064686610_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000022064586fb0;
T_14 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022064680f60_0, 0, 8;
    %end;
    .thread T_14;
    .scope S_0000022064586fb0;
T_15 ;
    %wait E_00000220645bdf60;
    %load/vec4 v0000022064681e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0000022064680ec0_0;
    %store/vec4 v0000022064680f60_0, 0, 8;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0000022064681d20_0;
    %store/vec4 v0000022064680f60_0, 0, 8;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000220645960d0;
T_16 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022064680240_0, 0, 8;
    %end;
    .thread T_16;
    .scope S_00000220645960d0;
T_17 ;
    %wait E_00000220645bdc20;
    %load/vec4 v0000022064681a00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %jmp T_17.2;
T_17.0 ;
    %load/vec4 v00000220646804c0_0;
    %store/vec4 v0000022064680240_0, 0, 8;
    %jmp T_17.2;
T_17.1 ;
    %load/vec4 v00000220646818c0_0;
    %store/vec4 v0000022064680240_0, 0, 8;
    %jmp T_17.2;
T_17.2 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000220645963f0;
T_18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000022064681aa0_0, 0, 8;
    %end;
    .thread T_18;
    .scope S_00000220645963f0;
T_19 ;
    %wait E_00000220645bdda0;
    %load/vec4 v0000022064681960_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %jmp T_19.2;
T_19.0 ;
    %load/vec4 v0000022064680920_0;
    %store/vec4 v0000022064681aa0_0, 0, 8;
    %jmp T_19.2;
T_19.1 ;
    %load/vec4 v0000022064681000_0;
    %store/vec4 v0000022064681aa0_0, 0, 8;
    %jmp T_19.2;
T_19.2 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000220645a9980;
T_20 ;
    %delay 10000, 0;
    %load/vec4 v00000220646886b0_0;
    %inv;
    %store/vec4 v00000220646886b0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_00000220645a9980;
T_21 ;
    %vpi_call 4 20 "$dumpfile", "waveform.vcd" {0 0 0};
    %vpi_call 4 21 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000220645a9980 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220646886b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220646875d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000220646875d0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000220646875d0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000220646886b0_0;
    %inv;
    %store/vec4 v00000220646886b0_0, 0, 1;
    %delay 10000, 0;
    %load/vec4 v00000220646886b0_0;
    %inv;
    %store/vec4 v00000220646886b0_0, 0, 1;
    %delay 2000000, 0;
    %vpi_call 4 33 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_00000220645a9980;
T_22 ;
    %vpi_call 4 38 "$monitor", "Time: %0t | clk: %b | rst: %b | pc_increment: %b | instruction_addr: %b | PC_enable: %b | IR_enable: %b | mem_enable: %b | reg_enable: %b", $time, v00000220646886b0_0, v00000220646875d0_0, v0000022064684e50_0, v00000220646862f0_0, v00000220646857b0_0, v0000022064685fd0_0, v0000022064685170_0, v00000220646877b0_0 {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "adder.v";
    "control_unit.v";
    "tb_RISC_16.v";
    "RISC_16_top.v";
    "ALU.v";
    "MUX.v";
    "AND.v";
    "control_unit_multicycle.v";
    "instruction_decoder.v";
    "instruction_memory.v";
    "data_memory.v";
    "Register_file.v";
    "program_counter.v";
