$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module tb $end
  $var wire 32 1 WIDTH [31:0] $end
  $var wire 1 * clk $end
  $var wire 1 2 reset $end
  $var wire 1 + a_rst $end
  $var wire 8 # count [7:0] $end
  $var wire 1 $ done $end
  $var wire 2 , dones [1:0] $end
  $scope module dut $end
   $var wire 32 1 WIDTH [31:0] $end
   $var wire 1 * clk $end
   $var wire 1 2 reset $end
   $var wire 1 + a_rst $end
   $var wire 8 # count [7:0] $end
   $var wire 1 $ done $end
   $var wire 8 % next_count [7:0] $end
   $var wire 8 & my_value [7:0] $end
   $var wire 8 ' my_new_value [7:0] $end
   $var wire 8 ( sum [7:0] $end
   $var wire 8 ) test [7:0] $end
   $var wire 4 - my_vector_flop[0] [3:0] $end
   $var wire 4 . my_vector_flop[1] [3:0] $end
   $var wire 32 3 MY_PARAM [31:0] $end
  $upscope $end
  $scope module u_a_rst_driver $end
   $var wire 1 + data $end
   $var wire 1 / done $end
  $upscope $end
  $scope module u_clk_driver $end
   $var wire 1 * data $end
   $var wire 1 0 done $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000000 #
0$
b00000001 %
b01010101 &
b00000000 '
b01010101 (
b00101010 )
0*
0+
b00 ,
b0000 -
b0000 .
0/
00
b00000000000000000000000000001000 1
02
b00000000000000000000000000000000 3
#5000
1*
#10000
0*
#15000
1*
#20000
0*
#22000
1+
b10 ,
1/
#25000
b00000001 #
b00000010 %
b01010110 &
b01100101 '
b10111011 (
1*
#30000
0*
#35000
b00000010 #
b00000011 %
b01010111 &
b11001010 '
b00100001 (
1*
b0010 -
#40000
0*
#45000
b00000011 #
b00000100 %
b01011000 &
b00101111 '
b10000111 (
1*
b0100 -
b0010 .
#50000
0*
#55000
b00000100 #
b00000101 %
b01011001 &
b10010100 '
b11101101 (
1*
b0110 -
b0100 .
#60000
0*
#65000
b00000101 #
b00000110 %
b01011010 &
b11111001 '
b01010011 (
1*
b1000 -
b0110 .
#70000
0*
#75000
b00000110 #
b00000111 %
b01011011 &
b01011110 '
b10111001 (
1*
b1010 -
b1000 .
#80000
0*
#85000
b00000111 #
b00001000 %
b01011100 &
b11000011 '
b00011111 (
1*
b1100 -
b1010 .
#90000
0*
#95000
b00001000 #
b00001001 %
b01011101 &
b00101000 '
b10000101 (
1*
b11 ,
b1110 -
b1100 .
10
