strict digraph "" {
	node [label="\N"];
	"429:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf4c710>",
		fillcolor=springgreen,
		label="429:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"430:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f030bf61dd0>",
		fillcolor=turquoise,
		label="430:BL
Areg <= 'd0;
Breg <= 'd0;
Yreg <= 'd0;
Zreg <= 'b1;
Creg <= 'b0;
Vreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61e10>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f030bf61f50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf520d0>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f030bf52210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf52350>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f030bf52490>]",
		style=filled,
		typ=Block];
	"429:IF" -> "430:BL"	 [cond="['reset']",
		label=reset,
		lineno=429];
	"440:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f030bf4c790>",
		fillcolor=turquoise,
		label="440:BL
Creg <= carry;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61c90>]",
		style=filled,
		typ=Block];
	"429:IF" -> "440:BL"	 [cond="['reset']",
		label="!(reset)",
		lineno=429];
	"472:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61950>",
		fillcolor=firebrick,
		label="472:NS
Zreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61950>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_427:AL"	 [def_var="['Areg', 'Breg', 'Yreg', 'Zreg', 'Vreg', 'Creg']",
		label="Leaf_427:AL"];
	"472:NS" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"461:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf613d0>",
		fillcolor=springgreen,
		label="461:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"462:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61410>",
		fillcolor=firebrick,
		label="462:NS
Zreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"461:IF" -> "462:NS"	 [cond="['clr_Z']",
		label=clr_Z,
		lineno=461];
	"430:BL" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"440:BL" -> "461:IF"	 [cond="[]",
		lineno=None];
	"465:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf61750>",
		fillcolor=springgreen,
		label="465:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"440:BL" -> "465:IF"	 [cond="[]",
		lineno=None];
	"446:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf4cbd0>",
		fillcolor=springgreen,
		label="446:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"440:BL" -> "446:IF"	 [cond="[]",
		lineno=None];
	"469:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf61910>",
		fillcolor=springgreen,
		label="469:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"440:BL" -> "469:IF"	 [cond="[]",
		lineno=None];
	"451:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf4cdd0>",
		fillcolor=springgreen,
		label="451:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"440:BL" -> "451:IF"	 [cond="[]",
		lineno=None];
	"441:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf4c7d0>",
		fillcolor=springgreen,
		label="441:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"440:BL" -> "441:IF"	 [cond="[]",
		lineno=None];
	"463:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f030bf61590>",
		fillcolor=springgreen,
		label="463:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"440:BL" -> "463:IF"	 [cond="[]",
		lineno=None];
	"466:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61790>",
		fillcolor=firebrick,
		label="466:NS
Vreg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61790>]",
		style=filled,
		typ=NonblockingSubstitution];
	"465:IF" -> "466:NS"	 [cond="['clr_V']",
		label=clr_V,
		lineno=465];
	"462:NS" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"470:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61a90>",
		fillcolor=firebrick,
		label="470:NS
Zreg <= 'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61a90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"470:NS" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"447:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf4cc10>",
		fillcolor=firebrick,
		label="447:NS
Yreg <= alu_out;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf4cc10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"446:IF" -> "447:NS"	 [cond="['load_outputs']",
		label=load_outputs,
		lineno=446];
	"469:IF" -> "472:NS"	 [cond="['alu_out']",
		label="!((alu_out == 'd0))",
		lineno=469];
	"469:IF" -> "470:NS"	 [cond="['alu_out']",
		label="(alu_out == 'd0)",
		lineno=469];
	"466:NS" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"452:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f030bf4ce10>",
		fillcolor=turquoise,
		label="452:BL
Areg <= 'd0;
Breg <= 'd0;
Yreg <= 'd0;
Creg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf4ce50>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f030bf4cfd0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf61110>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f030bf61250>]",
		style=filled,
		typ=Block];
	"451:IF" -> "452:BL"	 [cond="['clr']",
		label=clr,
		lineno=451];
	"427:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f030bf52690>",
		clk_sens=False,
		fillcolor=gold,
		label="427:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['reset', 'A', 'B', 'clr_Z', 'clr_V', 'alu_out', 'clr_C', 'carry', 'load_inputs', 'clr', 'load_outputs']"];
	"428:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f030bf52650>",
		fillcolor=turquoise,
		label="428:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"427:AL" -> "428:BL"	 [cond="[]",
		lineno=None];
	"464:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf615d0>",
		fillcolor=firebrick,
		label="464:NS
Creg <= 'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf615d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"464:NS" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"447:NS" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"442:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f030bf4c850>",
		fillcolor=turquoise,
		label="442:BL
Areg <= A;
Breg <= B;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f030bf4c890>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f030bf4cb50>]",
		style=filled,
		typ=Block];
	"441:IF" -> "442:BL"	 [cond="['load_inputs']",
		label=load_inputs,
		lineno=441];
	"452:BL" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
	"428:BL" -> "429:IF"	 [cond="[]",
		lineno=None];
	"463:IF" -> "464:NS"	 [cond="['clr_C']",
		label=clr_C,
		lineno=463];
	"442:BL" -> "Leaf_427:AL"	 [cond="[]",
		lineno=None];
}
