{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645316488006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645316488006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 19 18:21:27 2022 " "Processing started: Sat Feb 19 18:21:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645316488006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316488006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_GHRD -c DE10_Standard_GHRD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316488006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645316491026 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645316491026 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316498577 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:41 Progress: Loading DE10_Standard_GHRD/soc_system.qsys " "2022.02.19.18:21:41 Progress: Loading DE10_Standard_GHRD/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316501664 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:41 Progress: Reading input file " "2022.02.19.18:21:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316501925 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding ILC \[interrupt_latency_counter 18.1\] " "2022.02.19.18:21:42 Progress: Adding ILC \[interrupt_latency_counter 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502006 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "ILC: Used interrupt_latency_counter 21.1 (instead of 18.1) " "ILC: Used interrupt_latency_counter 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Parameterizing module ILC " "2022.02.19.18:21:42 Progress: Parameterizing module ILC" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502065 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding alu_avalon_0 \[alu_avalon 1.0\] " "2022.02.19.18:21:42 Progress: Adding alu_avalon_0 \[alu_avalon 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502067 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Parameterizing module alu_avalon_0 " "2022.02.19.18:21:42 Progress: Parameterizing module alu_avalon_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502712 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding button_pio \[altera_avalon_pio 18.1\] " "2022.02.19.18:21:42 Progress: Adding button_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502713 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Button_pio: Used altera_avalon_pio 21.1 (instead of 18.1) " "Button_pio: Used altera_avalon_pio 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Parameterizing module button_pio " "2022.02.19.18:21:42 Progress: Parameterizing module button_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502727 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding clk_0 \[clock_source 18.1\] " "2022.02.19.18:21:42 Progress: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502728 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Clk_0: Used clock_source 21.1 (instead of 18.1) " "Clk_0: Used clock_source 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Parameterizing module clk_0 " "2022.02.19.18:21:42 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502793 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\] " "2022.02.19.18:21:42 Progress: Adding dipsw_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502793 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Dipsw_pio: Used altera_avalon_pio 21.1 (instead of 18.1) " "Dipsw_pio: Used altera_avalon_pio 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Parameterizing module dipsw_pio " "2022.02.19.18:21:42 Progress: Parameterizing module dipsw_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502794 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\] " "2022.02.19.18:21:42 Progress: Adding f2sdram_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502795 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "F2sdram_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1) " "F2sdram_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Parameterizing module f2sdram_only_master " "2022.02.19.18:21:42 Progress: Parameterizing module f2sdram_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\] " "2022.02.19.18:21:42 Progress: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502805 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Fpga_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1) " "Fpga_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Parameterizing module fpga_only_master " "2022.02.19.18:21:42 Progress: Parameterizing module fpga_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502806 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:42 Progress: Adding hps_0 \[altera_hps 18.1\] " "2022.02.19.18:21:42 Progress: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316502807 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: Used altera_hps 21.1 (instead of 18.1) " "Hps_0: Used altera_hps 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Parameterizing module hps_0 " "2022.02.19.18:21:43 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503898 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\] " "2022.02.19.18:21:43 Progress: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503926 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1) " "Hps_only_master: Used altera_jtag_avalon_master 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Parameterizing module hps_only_master " "2022.02.19.18:21:43 Progress: Parameterizing module hps_only_master" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503926 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\] " "2022.02.19.18:21:43 Progress: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503927 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Jtag_uart: Used altera_avalon_jtag_uart 21.1 (instead of 18.1) " "Jtag_uart: Used altera_avalon_jtag_uart 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Parameterizing module jtag_uart " "2022.02.19.18:21:43 Progress: Parameterizing module jtag_uart" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503934 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Adding led_pio \[altera_avalon_pio 18.1\] " "2022.02.19.18:21:43 Progress: Adding led_pio \[altera_avalon_pio 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503935 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Led_pio: Used altera_avalon_pio 21.1 (instead of 18.1) " "Led_pio: Used altera_avalon_pio 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503935 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Parameterizing module led_pio " "2022.02.19.18:21:43 Progress: Parameterizing module led_pio" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\] " "2022.02.19.18:21:43 Progress: Adding mm_bridge_0 \[altera_avalon_mm_bridge 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503936 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Mm_bridge_0: Used altera_avalon_mm_bridge 21.1 (instead of 18.1) " "Mm_bridge_0: Used altera_avalon_mm_bridge 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Parameterizing module mm_bridge_0 " "2022.02.19.18:21:43 Progress: Parameterizing module mm_bridge_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\] " "2022.02.19.18:21:43 Progress: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503991 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Sysid_qsys: Used altera_avalon_sysid_qsys 21.1 (instead of 18.1) " "Sysid_qsys: Used altera_avalon_sysid_qsys 21.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Parameterizing module sysid_qsys " "2022.02.19.18:21:43 Progress: Parameterizing module sysid_qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316503999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:43 Progress: Building connections " "2022.02.19.18:21:43 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316504000 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:44 Progress: Parameterizing connections " "2022.02.19.18:21:44 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316504029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:44 Progress: Validating " "2022.02.19.18:21:44 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316504031 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.19.18:21:54 Progress: Done reading input file " "2022.02.19.18:21:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316514880 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.button_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation. " "Soc_system.dipsw_pio: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Soc_system.hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Soc_system.hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516887 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516887 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board " "Soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID " "Soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated. " "Soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316516890 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316519115 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon. " "Interconnect is inserted between master hps_0.h2f_lw_axi_master and slave mm_bridge_0.s0 because the master is of type axi and the slave is of type avalon." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316522411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi. " "Interconnect is inserted between master hps_only_master.master and slave hps_0.f2h_axi_slave because the master is of type avalon and the slave is of type axi." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 27 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has readdata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has writedata signal 32 bit wide, but the slave is 256 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide. " "Interconnect is inserted between master f2sdram_only_master.master and slave hps_0.f2h_sdram0_data because the master has byteenable signal 4 bit wide, but the slave is 32 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525498 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender " "Hps_0.f2h_irq0: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525885 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect clock for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525886 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender " "Hps_0.f2h_irq1: Cannot connect reset for irq_mapper_002.sender" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316525886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\" " "ILC: \"soc_system\" instantiated interrupt_latency_counter \"ILC\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316529731 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alu_avalon_0: \"soc_system\" instantiated alu_avalon \"alu_avalon_0\" " "Alu_avalon_0: \"soc_system\" instantiated alu_avalon \"alu_avalon_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316529735 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Starting RTL generation for module 'soc_system_button_pio' " "Button_pio: Starting RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316529743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0004_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \] " "Button_pio:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_button_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0004_button_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0004_button_pio_gen//soc_system_button_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316529743 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: Done RTL generation for module 'soc_system_button_pio' " "Button_pio: Done RTL generation for module 'soc_system_button_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316530797 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\" " "Button_pio: \"soc_system\" instantiated altera_avalon_pio \"button_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316530808 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Starting RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316530812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \] " "Dipsw_pio:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_dipsw_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0005_dipsw_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0005_dipsw_pio_gen//soc_system_dipsw_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316530812 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio' " "Dipsw_pio: Done RTL generation for module 'soc_system_dipsw_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316531085 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\" " "Dipsw_pio: \"soc_system\" instantiated altera_avalon_pio \"dipsw_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316531096 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\" " "F2sdram_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"f2sdram_only_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316531315 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316531317 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 73 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316531897 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316532289 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz " "Hps_0: \"Configuration/HPS-to-FPGA user 0 clock frequency\" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316532292 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz " "Hps_0: \"QSPI clock frequency\" (desired_qspi_clk_mhz) requested 400.0 MHz, but only achieved 370.0 MHz" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316532292 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies. " "Hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316532293 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316533470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316533475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \] " "Jtag_uart:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0006_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0006_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316533475 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart' " "Jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316533807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\" " "Jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316533819 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Starting RTL generation for module 'soc_system_led_pio' " "Led_pio: Starting RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316533823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \] " "Led_pio:   Generation command is \[exec C:/intelfpga_lite/21.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/21.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/21.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/21.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_led_pio --dir=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0007_led_pio_gen/ --quartus_dir=C:/intelfpga_lite/21.1/quartus --verilog --config=C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_1766020039175817217.dir/0007_led_pio_gen//soc_system_led_pio_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316533823 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: Done RTL generation for module 'soc_system_led_pio' " "Led_pio: Done RTL generation for module 'soc_system_led_pio'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316534043 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\" " "Led_pio: \"soc_system\" instantiated altera_avalon_pio \"led_pio\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316534053 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\" " "Mm_bridge_0: \"soc_system\" instantiated altera_avalon_mm_bridge \"mm_bridge_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316534064 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\" " "Sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316534076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316534455 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316534673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316535945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316536047 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316536137 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316536226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316536323 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316536423 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316536523 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316537411 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\" " "Mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316537740 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538114 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\" " "Mm_interconnect_3: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_3\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538324 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\" " "Irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538336 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\" " "Irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538339 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\" " "Irq_mapper_002: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538342 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538374 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"f2sdram_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"f2sdram_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538510 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"f2sdram_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538525 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"f2sdram_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"f2sdram_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538550 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"f2sdram_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538566 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538581 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"f2sdram_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538586 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538680 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538848 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\" " "Mm_bridge_0_s0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"mm_bridge_0_s0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538860 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\" " "Hps_0_h2f_lw_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_lw_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538884 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\" " "Mm_bridge_0_s0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"mm_bridge_0_s0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538908 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538945 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316538964 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\" " "Mm_bridge_0_s0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"mm_bridge_0_s0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539057 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539071 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539073 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539075 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539087 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539119 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539124 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539133 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539143 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539271 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\" " "Mm_bridge_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"mm_bridge_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539283 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\" " "Mm_bridge_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"mm_bridge_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539294 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539314 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539335 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539356 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\" " "Router_004: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539376 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\" " "Mm_bridge_0_m0_limiter: \"mm_interconnect_1\" instantiated altera_merlin_traffic_limiter \"mm_bridge_0_m0_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539400 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539416 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539420 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\" " "Cmd_demux_001: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539424 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539434 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539436 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\" " "Cmd_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539444 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539445 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539449 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\" " "Rsp_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539453 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539469 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539470 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\" " "Rsp_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539480 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539481 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Alu_avalon_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"alu_avalon_0_avalon_slave_0_rsp_width_adapter\" " "Alu_avalon_0_avalon_slave_0_rsp_width_adapter: \"mm_interconnect_1\" instantiated altera_merlin_width_adapter \"alu_avalon_0_avalon_slave_0_rsp_width_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539497 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539498 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539508 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\" " "Avalon_st_adapter_002: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\" " "Hps_0_f2h_axi_slave_agent: \"mm_interconnect_2\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539656 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539657 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539658 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_2\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539676 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_2\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539694 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539698 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539706 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539707 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_2\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539710 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_2\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539719 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539720 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_3\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539736 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_3\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539755 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_3\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539759 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539768 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539769 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_3\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539782 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_3\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316539912 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally " "Border: Error during execution of script generate_hps_sdram.tcl: seq: Error during execution of \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554629 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed " "Border: Error during execution of script generate_hps_sdram.tcl: seq: Execution of command \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554630 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run. " "Border: Error during execution of script generate_hps_sdram.tcl: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554630 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again. " "Border: Error during execution of script generate_hps_sdram.tcl: seq: Please install WSL and try again." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554630 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally " "Border: Error during execution of script generate_hps_sdram.tcl: seq: child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554630 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_2861234647186410935.dir/0004_seq_gen/hps_AC_ROM.hex " "Border: Error during execution of script generate_hps_sdram.tcl: seq: add_fileset_file: No such file C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_2861234647186410935.dir/0004_seq_gen/hps_AC_ROM.hex" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554631 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining " "Border: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 3 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554632 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Execution of script generate_hps_sdram.tcl failed " "Border: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554632 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:20 Info: " "Border: 2022.02.19.18:22:20 Info:" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554632 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: ******************************************************************************************************************** " "Border: ********************************************************************************************************************" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554632 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:  " "Border: " {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554633 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Use qsys-generate for a simpler command-line interface for generating IP. " "Border: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554633 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:  " "Border: " {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554633 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs. " "Border: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554633 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:  " "Border: " {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554634 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: ******************************************************************************************************************** " "Border: ********************************************************************************************************************" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554634 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ignored parameter assignment device=5CSXFC6D6F31C6 " "Ignored parameter assignment device=5CSXFC6D6F31C6" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554634 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Ignored parameter assignment extended_family_support=true " "Ignored parameter assignment extended_family_support=true" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554634 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors " "Hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554634 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.seq: This module has no ports or interfaces " "Hps_sdram.seq: This module has no ports or interfaces" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit. " "Hps_sdram.p0: p0.scc must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit. " "Hps_sdram.as: as.afi_init_cal_req must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.as: as.tracking must be exported, or connected to a matching conduit. " "Hps_sdram.as: as.tracking must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.c0: c0.status must be exported, or connected to a matching conduit. " "Hps_sdram.c0: c0.status must be exported, or connected to a matching conduit." {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554635 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_sdram.p0: p0.avl must be connected to an Avalon-MM master " "Hps_sdram.p0: p0.avl must be connected to an Avalon-MM master" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH " "Hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\" " "Pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating clock pair generator " "P0: Generating clock pair generator" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Generating hps_sdram_p0_altdqdqs " "P0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: Remember to run the hps_sdram_p0_pin_assignments.tcl " "P0: Remember to run the hps_sdram_p0_pin_assignments.tcl" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: script after running Synthesis and before Fitting. " "P0: script after running Synthesis and before Fitting." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554637 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: ***************************** " "P0: *****************************" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: " "P0:" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554638 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\" " "P0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554638 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:34 Error: seq: Error during execution of \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally " "Border: 2022.02.19.18:22:34 Error: seq: Error during execution of \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\": child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554638 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:34 Error: seq: Execution of command \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed " "Border: 2022.02.19.18:22:34 Error: seq: Execution of command \"\{C:/intelfpga_lite/21.1/quartus/../nios2eds/Nios II Command Shell.bat\} make all 2>> stderr.txt\" failed" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554638 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:34 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run. " "Border: 2022.02.19.18:22:34 Error: seq: Nios II Command Shell.bat requires Windows Subsystem for Linux (WSL) to run." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554638 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:34 Error: seq: Please install WSL and try again. " "Border: 2022.02.19.18:22:34 Error: seq: Please install WSL and try again." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554639 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:34 Error: seq: child process exited abnormally " "Border: 2022.02.19.18:22:34 Error: seq: child process exited abnormally" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554639 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:34 Error: seq: add_fileset_file: No such file C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_2861234647186410935.dir/0004_seq_gen/hps_AC_ROM.hex " "Border: 2022.02.19.18:22:34 Error: seq: add_fileset_file: No such file C:/Users/JOSELU~1/AppData/Local/Temp/alt9043_2861234647186410935.dir/0004_seq_gen/hps_AC_ROM.hex" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554639 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: while executing " "Border: while executing" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554639 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\" " "Border: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554639 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (\"foreach\" body line 4) " "Border: (\"foreach\" body line 4)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554640 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554640 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"foreach file_pathname \$return_files_sw \{ " "Border: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554640 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         _dprint 1 \"Preparing to add \$file_pathname\" " "Border:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554640 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         set file_name \[file tail \$file_pathname\] " "Border:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554640 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         add_fileset_file \$...\" " "Border:         add_fileset_file \$...\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554641 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (procedure \"generate_sw\" line 18) " "Border: (procedure \"generate_sw\" line 18)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554641 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554641 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"generate_sw \$name \$fileset\" " "Border: \"generate_sw \$name \$fileset\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554641 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (\"if\" then script line 4) " "Border: (\"if\" then script line 4)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554641 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554642 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{ " "Border: \"if \{\[string compare -nocase \$fileset QUARTUS_SYNTH\] == 0\} \{" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554642 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\" " "Border:         set top_level_file \"altera_mem_if_hhp_qseq_synth_top.v\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554642 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border:         add_fileset_file \$top_level_fi...\" " "Border:         add_fileset_file \$top_level_fi...\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554642 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (procedure \"generate_files\" line 4) " "Border: (procedure \"generate_files\" line 4)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554642 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554642 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"generate_files \$name QUARTUS_SYNTH\" " "Border: \"generate_files \$name QUARTUS_SYNTH\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554643 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: (procedure \"generate_synth\" line 3) " "Border: (procedure \"generate_synth\" line 3)" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554643 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: invoked from within " "Border: invoked from within" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554643 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\" " "Border: \"generate_synth altera_mem_if_hhp_qseq_synth_top\"" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\" " "Seq: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"seq\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554643 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Border: 2022.02.19.18:22:34 Error: Generation stopped, 3 or more modules remaining " "Border: 2022.02.19.18:22:34 Error: Generation stopped, 3 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files " "Hps_sdram: Done \"hps_sdram\" with 7 modules, 33 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316554644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316555200 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "Generation stopped, 3 or more modules remaining " "Generation stopped, 3 or more modules remaining" {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316555215 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 74 modules, 131 files " "Soc_system: Done \"soc_system\" with 74 modules, 131 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316555215 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316557015 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.BAK.qsys " "Elaborating Platform Designer system entity \"soc_system.BAK.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316557020 ""}
{ "Error" "ESGN_EXT_PROC_ERROR_MSG" "The system could not be opened: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system.BAK.qsys.  \"soc_system.BAK\" is not a valid HDL name. " "The system could not be opened: C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system.BAK.qsys.  \"soc_system.BAK\" is not a valid HDL name." {  } {  } 0 12252 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316557478 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.BAK.qsys " "Finished elaborating Platform Designer system entity \"soc_system.BAK.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316558100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../V files/top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/synch.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/synch.v" { { "Info" "ISGN_ENTITY_NAME" "1 synch " "Found entity 1: synch" {  } { { "../V files/synch.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/synch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/shiftreg2.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/shiftreg2.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg2 " "Found entity 1: shiftreg2" {  } { { "../V files/shiftreg2.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/shiftreg2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "../V files/shiftreg.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/shiftreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../V files/regFile.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/regFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/reg8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/reg8.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Found entity 1: reg8" {  } { { "../V files/reg8.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/reg8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/reg_slave_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/reg_slave_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_slave_interface " "Found entity 1: reg_slave_interface" {  } { { "../V files/reg_slave_interface.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/reg_slave_interface.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D1 d1 ps2_7segment.v(43) " "Verilog HDL Declaration information at ps2_7segment.v(43): object \"D1\" differs only in case from object \"d1\" in the same scope" {  } { { "../V files/ps2_7segment.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/ps2_7segment.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316561948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/ps2_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/ps2_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_7segment " "Found entity 1: ps2_7segment" {  } { { "../V files/ps2_7segment.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/ps2_7segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/operands.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/operands.v" { { "Info" "ISGN_ENTITY_NAME" "1 operands " "Found entity 1: operands" {  } { { "../V files/operands.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/operands.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "../V files/decoder.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/counter_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/counter_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3b " "Found entity 1: counter_3b" {  } { { "../V files/counter_3b.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/counter_3b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "../V files/counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561954 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(27) " "Verilog HDL warning at alu.v(27): extended using \"x\" or \"z\"" {  } { { "../V files/alu.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/alu.v" 27 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1645316561954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/joseluisjimenez/documents/final project/v files/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/joseluisjimenez/documents/final project/v files/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../V files/alu.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/V files/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10_standard_ghrd.v 1 1 " "Found 1 design units, including 1 entities, in source file de10_standard_ghrd.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10_Standard_GHRD " "Found entity 1: DE10_Standard_GHRD" {  } { { "DE10_Standard_GHRD.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/DE10_Standard_GHRD.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/debounce/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/debounce/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "ip/debounce/debounce.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/debounce/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/altsource_probe/hps_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/altsource_probe/hps_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "ip/altsource_probe/hps_reset.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/altsource_probe/hps_reset.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/edge_detect/altera_edge_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/edge_detect/altera_edge_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "ip/edge_detect/altera_edge_detector.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/ip/edge_detect/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561961 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ip/intr_capturer/intr_capturer.v " "Can't analyze file -- file ip/intr_capturer/intr_capturer.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645316561964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_002 " "Found entity 1: soc_system_irq_mapper_002" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper_001 " "Found entity 1: soc_system_irq_mapper_001" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3 " "Found entity 1: soc_system_mm_interconnect_3" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_rsp_mux " "Found entity 1: soc_system_mm_interconnect_3_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561986 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_mux " "Found entity 1: soc_system_mm_interconnect_3_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_cmd_demux " "Found entity 1: soc_system_mm_interconnect_3_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316561989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316561989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561990 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router_001 " "Found entity 2: soc_system_mm_interconnect_3_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316561990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316561991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_3_router_default_decode " "Found entity 1: soc_system_mm_interconnect_3_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561991 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_3_router " "Found entity 2: soc_system_mm_interconnect_3_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316561998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316561998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2 " "Found entity 1: soc_system_mm_interconnect_2" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_mux " "Found entity 1: soc_system_mm_interconnect_2_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_rsp_demux " "Found entity 1: soc_system_mm_interconnect_2_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_mux " "Found entity 1: soc_system_mm_interconnect_2_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_cmd_demux " "Found entity 1: soc_system_mm_interconnect_2_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562013 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562015 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562016 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562017 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router_001 " "Found entity 2: soc_system_mm_interconnect_2_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562017 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562018 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_2_router_default_decode " "Found entity 1: soc_system_mm_interconnect_2_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562019 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_2_router " "Found entity 2: soc_system_mm_interconnect_2_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_002 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux_001 " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux_002 " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux_001 " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562052 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562052 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562052 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562052 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562052 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562058 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562063 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_004_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_004_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562064 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_004 " "Found entity 2: soc_system_mm_interconnect_1_router_004" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562064 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562065 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562066 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562066 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562067 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562067 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562068 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562069 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562077 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562079 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562079 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562080 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562080 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sysid_qsys " "Found entity 1: soc_system_sysid_qsys" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_led_pio " "Found entity 1: soc_system_led_pio" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/soc_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_jtag_uart_sim_scfifo_w " "Found entity 1: soc_system_jtag_uart_sim_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562089 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_jtag_uart_scfifo_w " "Found entity 2: soc_system_jtag_uart_scfifo_w" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562089 ""} { "Info" "ISGN_ENTITY_NAME" "3 soc_system_jtag_uart_sim_scfifo_r " "Found entity 3: soc_system_jtag_uart_sim_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562089 ""} { "Info" "ISGN_ENTITY_NAME" "4 soc_system_jtag_uart_scfifo_r " "Found entity 4: soc_system_jtag_uart_scfifo_r" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562089 ""} { "Info" "ISGN_ENTITY_NAME" "5 soc_system_jtag_uart " "Found entity 5: soc_system_jtag_uart" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master " "Found entity 1: soc_system_f2sdram_only_master" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_p2b_adapter " "Found entity 1: soc_system_f2sdram_only_master_p2b_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_b2p_adapter " "Found entity 1: soc_system_f2sdram_only_master_b2p_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562171 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562171 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562171 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562171 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562171 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562171 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_f2sdram_only_master_timing_adt " "Found entity 1: soc_system_f2sdram_only_master_timing_adt" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562179 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562179 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_dipsw_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_dipsw_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_dipsw_pio " "Found entity 1: soc_system_dipsw_pio" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_button_pio " "Found entity 1: soc_system_button_pio" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562191 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "soc_system/synthesis/submodules/VGA.v " "Can't analyze file -- file soc_system/synthesis/submodules/VGA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1645316562193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/interrupt_latency_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/interrupt_latency_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 interrupt_latency_counter " "Found entity 1: interrupt_latency_counter" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/irq_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/irq_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 irq_detector " "Found entity 1: irq_detector" {  } { { "soc_system/synthesis/submodules/irq_detector.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/state_machine_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/state_machine_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 state_machine_counter " "Found entity 1: state_machine_counter" {  } { { "soc_system/synthesis/submodules/state_machine_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316562197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562197 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system soc_system.v(6) " "Verilog HDL error at soc_system.v(6): module \"soc_system\" cannot be declared more than once" {  } { { "db/ip/soc_system/soc_system.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/soc_system.v" 6 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562215 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system soc_system.v(6) " "HDL info at soc_system.v(6): see declaration for object \"soc_system\"" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/soc_system.v" 6 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/soc_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562216 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(19) " "Verilog HDL error at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(19): module \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562228 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(19) " "HDL info at altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv(19): see declaration for object \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\"" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562229 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_mm_bridge altera_avalon_mm_bridge.v(25) " "Verilog HDL error at altera_avalon_mm_bridge.v(25): module \"altera_avalon_mm_bridge\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_mm_bridge altera_avalon_mm_bridge.v(25) " "HDL info at altera_avalon_mm_bridge.v(25): see declaration for object \"altera_avalon_mm_bridge\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_mm_bridge.v" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_mm_bridge.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_mm_bridge.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562240 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_packets_to_master altera_avalon_packets_to_master.v(22) " "Verilog HDL error at altera_avalon_packets_to_master.v(22): module \"altera_avalon_packets_to_master\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562254 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_packets_to_master altera_avalon_packets_to_master.v(22) " "HDL info at altera_avalon_packets_to_master.v(22): see declaration for object \"altera_avalon_packets_to_master\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_packets_to_master.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562254 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "packets_to_fifo altera_avalon_packets_to_master.v(142) " "Ignored design unit \"packets_to_fifo\" at altera_avalon_packets_to_master.v(142) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 142 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562254 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_buffer_single_clock_fifo altera_avalon_packets_to_master.v(512) " "Ignored design unit \"fifo_buffer_single_clock_fifo\" at altera_avalon_packets_to_master.v(512) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 512 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562255 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_buffer_scfifo_with_controls altera_avalon_packets_to_master.v(573) " "Ignored design unit \"fifo_buffer_scfifo_with_controls\" at altera_avalon_packets_to_master.v(573) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 573 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562255 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_buffer altera_avalon_packets_to_master.v(627) " "Ignored design unit \"fifo_buffer\" at altera_avalon_packets_to_master.v(627) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 627 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562255 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fifo_to_packet altera_avalon_packets_to_master.v(697) " "Ignored design unit \"fifo_to_packet\" at altera_avalon_packets_to_master.v(697) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 697 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562256 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "packets_to_master altera_avalon_packets_to_master.v(851) " "Ignored design unit \"packets_to_master\" at altera_avalon_packets_to_master.v(851) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" 851 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_packets_to_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_packets_to_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562257 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "c:/users/joseluisjimenez/documents/final project/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"c:/users/joseluisjimenez/documents/final project/de10_standard_ghrd/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1645316562258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562258 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_bytes_to_packets altera_avalon_st_bytes_to_packets.v(19) " "Verilog HDL error at altera_avalon_st_bytes_to_packets.v(19): module \"altera_avalon_st_bytes_to_packets\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" 19 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_bytes_to_packets altera_avalon_st_bytes_to_packets.v(19) " "HDL info at altera_avalon_st_bytes_to_packets.v(19): see declaration for object \"altera_avalon_st_bytes_to_packets\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_bytes_to_packets.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562268 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_clock_crosser altera_avalon_st_clock_crosser.v(22) " "Verilog HDL error at altera_avalon_st_clock_crosser.v(22): module \"altera_avalon_st_clock_crosser\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_clock_crosser altera_avalon_st_clock_crosser.v(22) " "HDL info at altera_avalon_st_clock_crosser.v(22): see declaration for object \"altera_avalon_st_clock_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_clock_crosser.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562271 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_idle_inserter altera_avalon_st_idle_inserter.v(19) " "Verilog HDL error at altera_avalon_st_idle_inserter.v(19): module \"altera_avalon_st_idle_inserter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" 19 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562274 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_idle_inserter altera_avalon_st_idle_inserter.v(19) " "HDL info at altera_avalon_st_idle_inserter.v(19): see declaration for object \"altera_avalon_st_idle_inserter\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_inserter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562274 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_idle_remover altera_avalon_st_idle_remover.v(19) " "Verilog HDL error at altera_avalon_st_idle_remover.v(19): module \"altera_avalon_st_idle_remover\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" 19 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562276 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_idle_remover altera_avalon_st_idle_remover.v(19) " "HDL info at altera_avalon_st_idle_remover.v(19): see declaration for object \"altera_avalon_st_idle_remover\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_idle_remover.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562277 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_jtag_interface altera_avalon_st_jtag_interface.v(20) " "Verilog HDL error at altera_avalon_st_jtag_interface.v(20): module \"altera_avalon_st_jtag_interface\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" 20 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562279 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_jtag_interface altera_avalon_st_jtag_interface.v(20) " "HDL info at altera_avalon_st_jtag_interface.v(20): see declaration for object \"altera_avalon_st_jtag_interface\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_jtag_interface.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562280 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_packets_to_bytes altera_avalon_st_packets_to_bytes.v(19) " "Verilog HDL error at altera_avalon_st_packets_to_bytes.v(19): module \"altera_avalon_st_packets_to_bytes\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" 19 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562289 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_packets_to_bytes altera_avalon_st_packets_to_bytes.v(19) " "HDL info at altera_avalon_st_packets_to_bytes.v(19): see declaration for object \"altera_avalon_st_packets_to_bytes\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_packets_to_bytes.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562290 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "Verilog HDL error at altera_avalon_st_pipeline_base.v(22): module \"altera_avalon_st_pipeline_base\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562291 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_pipeline_base altera_avalon_st_pipeline_base.v(22) " "HDL info at altera_avalon_st_pipeline_base.v(22): see declaration for object \"altera_avalon_st_pipeline_base\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562291 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_avalon_st_pipeline_stage altera_avalon_st_pipeline_stage.sv(22) " "Verilog HDL error at altera_avalon_st_pipeline_stage.sv(22): module \"altera_avalon_st_pipeline_stage\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562292 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_avalon_st_pipeline_stage altera_avalon_st_pipeline_stage.sv(22) " "HDL info at altera_avalon_st_pipeline_stage.sv(22): see declaration for object \"altera_avalon_st_pipeline_stage\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562292 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_default_burst_converter altera_default_burst_converter.sv(30) " "Verilog HDL error at altera_default_burst_converter.sv(30): module \"altera_default_burst_converter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_default_burst_converter.sv" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_default_burst_converter altera_default_burst_converter.sv(30) " "HDL info at altera_default_burst_converter.sv(30): see declaration for object \"altera_default_burst_converter\"" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562302 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_incr_burst_converter altera_incr_burst_converter.sv(28) " "Verilog HDL error at altera_incr_burst_converter.sv(28): module \"altera_incr_burst_converter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_incr_burst_converter.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_incr_burst_converter altera_incr_burst_converter.sv(28) " "HDL info at altera_incr_burst_converter.sv(28): see declaration for object \"altera_incr_burst_converter\"" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562312 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_jtag_control_signal_crosser altera_jtag_dc_streaming.v(30) " "Verilog HDL error at altera_jtag_dc_streaming.v(30): module \"altera_jtag_control_signal_crosser\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 30 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562321 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_jtag_control_signal_crosser altera_jtag_dc_streaming.v(30) " "HDL info at altera_jtag_dc_streaming.v(30): see declaration for object \"altera_jtag_control_signal_crosser\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_dc_streaming.v" 30 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_jtag_src_crosser altera_jtag_dc_streaming.v(72) " "Ignored design unit \"altera_jtag_src_crosser\" at altera_jtag_dc_streaming.v(72) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 72 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562321 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_jtag_dc_streaming altera_jtag_dc_streaming.v(135) " "Ignored design unit \"altera_jtag_dc_streaming\" at altera_jtag_dc_streaming.v(135) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" 135 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_dc_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_dc_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562322 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_jtag_sld_node altera_jtag_sld_node.v(17) " "Verilog HDL error at altera_jtag_sld_node.v(17): module \"altera_jtag_sld_node\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_sld_node.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562324 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_jtag_sld_node altera_jtag_sld_node.v(17) " "HDL info at altera_jtag_sld_node.v(17): see declaration for object \"altera_jtag_sld_node\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_sld_node.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_sld_node.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_sld_node.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562324 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_jtag_streaming altera_jtag_streaming.v(18) " "Verilog HDL error at altera_jtag_streaming.v(18): module \"altera_jtag_streaming\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_jtag_streaming.v" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_jtag_streaming altera_jtag_streaming.v(18) " "HDL info at altera_jtag_streaming.v(18): see declaration for object \"altera_jtag_streaming\"" {  } { { "soc_system/synthesis/submodules/altera_jtag_streaming.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_jtag_streaming.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_jtag_streaming.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_jtag_streaming.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562338 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_mem_if_hhp_qseq_synth_top altera_mem_if_hhp_qseq_synth_top.v(15) " "Verilog HDL error at altera_mem_if_hhp_qseq_synth_top.v(15): module \"altera_mem_if_hhp_qseq_synth_top\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_mem_if_hhp_qseq_synth_top altera_mem_if_hhp_qseq_synth_top.v(15) " "HDL info at altera_mem_if_hhp_qseq_synth_top.v(15): see declaration for object \"altera_mem_if_hhp_qseq_synth_top\"" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562341 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(26) " "Verilog HDL error at altera_merlin_address_alignment.sv(26): module \"altera_merlin_address_alignment\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" 26 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_address_alignment altera_merlin_address_alignment.sv(26) " "HDL info at altera_merlin_address_alignment.sv(26): see declaration for object \"altera_merlin_address_alignment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562343 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "Verilog HDL error at altera_merlin_arbitrator.sv(103): module \"altera_merlin_arbitrator\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562344 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_arbitrator altera_merlin_arbitrator.sv(103) " "HDL info at altera_merlin_arbitrator.sv(103): see declaration for object \"altera_merlin_arbitrator\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562344 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_arb_adder altera_merlin_arbitrator.sv(228) " "Ignored design unit \"altera_merlin_arb_adder\" at altera_merlin_arbitrator.sv(228) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" 228 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562345 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_axi_master_ni altera_merlin_axi_master_ni.sv(27) " "Verilog HDL error at altera_merlin_axi_master_ni.sv(27): module \"altera_merlin_axi_master_ni\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" 27 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562357 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_axi_master_ni altera_merlin_axi_master_ni.sv(27) " "HDL info at altera_merlin_axi_master_ni.sv(27): see declaration for object \"altera_merlin_axi_master_ni\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562358 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_axi_slave_ni altera_merlin_axi_slave_ni.sv(22) " "Verilog HDL error at altera_merlin_axi_slave_ni.sv(22): module \"altera_merlin_axi_slave_ni\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" 22 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562372 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_axi_slave_ni altera_merlin_axi_slave_ni.sv(22) " "HDL info at altera_merlin_axi_slave_ni.sv(22): see declaration for object \"altera_merlin_axi_slave_ni\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_slave_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562373 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter altera_merlin_burst_adapter.sv(21) " "Verilog HDL error at altera_merlin_burst_adapter.sv(21): module \"altera_merlin_burst_adapter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter altera_merlin_burst_adapter.sv(21) " "HDL info at altera_merlin_burst_adapter.sv(21): see declaration for object \"altera_merlin_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562384 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_burstwrap_increment altera_merlin_burst_adapter_13_1.sv(40) " "Verilog HDL error at altera_merlin_burst_adapter_13_1.sv(40): module \"altera_merlin_burst_adapter_burstwrap_increment\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562397 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_burstwrap_increment altera_merlin_burst_adapter_13_1.sv(40) " "HDL info at altera_merlin_burst_adapter_13_1.sv(40): see declaration for object \"altera_merlin_burst_adapter_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562398 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_adder altera_merlin_burst_adapter_13_1.sv(55) " "Ignored design unit \"altera_merlin_burst_adapter_adder\" at altera_merlin_burst_adapter_13_1.sv(55) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 55 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562398 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_subtractor altera_merlin_burst_adapter_13_1.sv(77) " "Ignored design unit \"altera_merlin_burst_adapter_subtractor\" at altera_merlin_burst_adapter_13_1.sv(77) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 77 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562398 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_min altera_merlin_burst_adapter_13_1.sv(98) " "Ignored design unit \"altera_merlin_burst_adapter_min\" at altera_merlin_burst_adapter_13_1.sv(98) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 98 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562398 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "altera_merlin_burst_adapter_13_1 altera_merlin_burst_adapter_13_1.sv(264) " "Ignored design unit \"altera_merlin_burst_adapter_13_1\" at altera_merlin_burst_adapter_13_1.sv(264) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" 264 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562401 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562420 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_new altera_merlin_burst_adapter_new.sv(25) " "Verilog HDL error at altera_merlin_burst_adapter_new.sv(25): module \"altera_merlin_burst_adapter_new\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562421 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_new altera_merlin_burst_adapter_new.sv(25) " "HDL info at altera_merlin_burst_adapter_new.sv(25): see declaration for object \"altera_merlin_burst_adapter_new\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562422 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter_uncmpr.sv(39) " "Verilog HDL error at altera_merlin_burst_adapter_uncmpr.sv(39): module \"altera_merlin_burst_adapter_uncompressed_only\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562424 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_adapter_uncompressed_only altera_merlin_burst_adapter_uncmpr.sv(39) " "HDL info at altera_merlin_burst_adapter_uncmpr.sv(39): see declaration for object \"altera_merlin_burst_adapter_uncompressed_only\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562424 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "Verilog HDL error at altera_merlin_burst_uncompressor.sv(40): module \"altera_merlin_burst_uncompressor\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562425 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_burst_uncompressor altera_merlin_burst_uncompressor.sv(40) " "HDL info at altera_merlin_burst_uncompressor.sv(40): see declaration for object \"altera_merlin_burst_uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562426 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "Verilog HDL error at altera_merlin_master_agent.sv(28): module \"altera_merlin_master_agent\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562435 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_agent altera_merlin_master_agent.sv(28) " "HDL info at altera_merlin_master_agent.sv(28): see declaration for object \"altera_merlin_master_agent\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562436 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "Verilog HDL error at altera_merlin_master_translator.sv(32): module \"altera_merlin_master_translator\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562447 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_master_translator altera_merlin_master_translator.sv(32) " "HDL info at altera_merlin_master_translator.sv(32): see declaration for object \"altera_merlin_master_translator\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562447 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_reorder_memory altera_merlin_reorder_memory.sv(28) " "Verilog HDL error at altera_merlin_reorder_memory.sv(28): module \"altera_merlin_reorder_memory\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 28 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562458 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_reorder_memory altera_merlin_reorder_memory.sv(28) " "HDL info at altera_merlin_reorder_memory.sv(28): see declaration for object \"altera_merlin_reorder_memory\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562458 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "memory_pointer_controller altera_merlin_reorder_memory.sv(185) " "Ignored design unit \"memory_pointer_controller\" at altera_merlin_reorder_memory.sv(185) due to previous errors" {  } { { "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" 185 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562459 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "Verilog HDL error at altera_merlin_slave_agent.sv(34): module \"altera_merlin_slave_agent\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562471 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_agent altera_merlin_slave_agent.sv(34) " "HDL info at altera_merlin_slave_agent.sv(34): see declaration for object \"altera_merlin_slave_agent\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562471 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "Verilog HDL error at altera_merlin_slave_translator.sv(35): module \"altera_merlin_slave_translator\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562483 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_slave_translator altera_merlin_slave_translator.sv(35) " "HDL info at altera_merlin_slave_translator.sv(35): see declaration for object \"altera_merlin_slave_translator\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562484 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_traffic_limiter altera_merlin_traffic_limiter.sv(49) " "Verilog HDL error at altera_merlin_traffic_limiter.sv(49): module \"altera_merlin_traffic_limiter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" 49 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562496 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_traffic_limiter altera_merlin_traffic_limiter.sv(49) " "HDL info at altera_merlin_traffic_limiter.sv(49): see declaration for object \"altera_merlin_traffic_limiter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562497 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_merlin_width_adapter altera_merlin_width_adapter.sv(25) " "Verilog HDL error at altera_merlin_width_adapter.sv(25): module \"altera_merlin_width_adapter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562511 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_merlin_width_adapter altera_merlin_width_adapter.sv(25) " "HDL info at altera_merlin_width_adapter.sv(25): see declaration for object \"altera_merlin_width_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_width_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_width_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562512 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_controller altera_reset_controller.v(42) " "Verilog HDL error at altera_reset_controller.v(42): module \"altera_reset_controller\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_reset_controller.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562522 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_controller altera_reset_controller.v(42) " "HDL info at altera_reset_controller.v(42): see declaration for object \"altera_reset_controller\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_controller.v" 42 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562522 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "Verilog HDL error at altera_reset_synchronizer.v(24): module \"altera_reset_synchronizer\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562525 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_reset_synchronizer altera_reset_synchronizer.v(24) " "HDL info at altera_reset_synchronizer.v(24): see declaration for object \"altera_reset_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562525 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_std_synchronizer_nocut altera_std_synchronizer_nocut.v(44) " "Verilog HDL error at altera_std_synchronizer_nocut.v(44): module \"altera_std_synchronizer_nocut\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" 44 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562534 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_std_synchronizer_nocut altera_std_synchronizer_nocut.v(44) " "HDL info at altera_std_synchronizer_nocut.v(44): see declaration for object \"altera_std_synchronizer_nocut\"" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_std_synchronizer_nocut.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562534 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562544 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "altera_wrap_burst_converter altera_wrap_burst_converter.sv(27) " "Verilog HDL error at altera_wrap_burst_converter.sv(27): module \"altera_wrap_burst_converter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" 27 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562544 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "altera_wrap_burst_converter altera_wrap_burst_converter.sv(27) " "HDL info at altera_wrap_burst_converter.sv(27): see declaration for object \"altera_wrap_burst_converter\"" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562544 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram hps_sdram.v(9) " "Verilog HDL error at hps_sdram.v(9): module \"hps_sdram\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562561 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram hps_sdram.v(9) " "HDL info at hps_sdram.v(9): see declaration for object \"hps_sdram\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562562 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0 hps_sdram_p0.sv(18) " "Verilog HDL error at hps_sdram_p0.sv(18): module \"hps_sdram_p0\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0.sv" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562573 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0 hps_sdram_p0.sv(18) " "HDL info at hps_sdram_p0.sv(18): see declaration for object \"hps_sdram_p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562574 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_acv_hard_addr_cmd_pads hps_sdram_p0_acv_hard_addr_cmd_pads.v(17) " "Verilog HDL error at hps_sdram_p0_acv_hard_addr_cmd_pads.v(17): module \"hps_sdram_p0_acv_hard_addr_cmd_pads\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562582 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_acv_hard_addr_cmd_pads hps_sdram_p0_acv_hard_addr_cmd_pads.v(17) " "HDL info at hps_sdram_p0_acv_hard_addr_cmd_pads.v(17): see declaration for object \"hps_sdram_p0_acv_hard_addr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562583 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_acv_hard_io_pads hps_sdram_p0_acv_hard_io_pads.v(17) " "Verilog HDL error at hps_sdram_p0_acv_hard_io_pads.v(17): module \"hps_sdram_p0_acv_hard_io_pads\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562593 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_acv_hard_io_pads hps_sdram_p0_acv_hard_io_pads.v(17) " "HDL info at hps_sdram_p0_acv_hard_io_pads.v(17): see declaration for object \"hps_sdram_p0_acv_hard_io_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562594 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_acv_hard_memphy hps_sdram_p0_acv_hard_memphy.v(21) " "Verilog HDL error at hps_sdram_p0_acv_hard_memphy.v(21): module \"hps_sdram_p0_acv_hard_memphy\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562606 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_acv_hard_memphy hps_sdram_p0_acv_hard_memphy.v(21) " "HDL info at hps_sdram_p0_acv_hard_memphy.v(21): see declaration for object \"hps_sdram_p0_acv_hard_memphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562606 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_acv_ldc hps_sdram_p0_acv_ldc.v(17) " "Verilog HDL error at hps_sdram_p0_acv_ldc.v(17): module \"hps_sdram_p0_acv_ldc\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562609 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_acv_ldc hps_sdram_p0_acv_ldc.v(17) " "HDL info at hps_sdram_p0_acv_ldc.v(17): see declaration for object \"hps_sdram_p0_acv_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562609 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_altdqdqs hps_sdram_p0_altdqdqs.v(17) " "Verilog HDL error at hps_sdram_p0_altdqdqs.v(17): module \"hps_sdram_p0_altdqdqs\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562612 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_altdqdqs hps_sdram_p0_altdqdqs.v(17) " "HDL info at hps_sdram_p0_altdqdqs.v(17): see declaration for object \"hps_sdram_p0_altdqdqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562612 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_clock_pair_generator hps_sdram_p0_clock_pair_generator.v(29) " "Verilog HDL error at hps_sdram_p0_clock_pair_generator.v(29): module \"hps_sdram_p0_clock_pair_generator\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" 29 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562644 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_clock_pair_generator hps_sdram_p0_clock_pair_generator.v(28) " "HDL info at hps_sdram_p0_clock_pair_generator.v(28): see declaration for object \"hps_sdram_p0_clock_pair_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562644 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_generic_ddio hps_sdram_p0_generic_ddio.v(17) " "Verilog HDL error at hps_sdram_p0_generic_ddio.v(17): module \"hps_sdram_p0_generic_ddio\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562647 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_generic_ddio hps_sdram_p0_generic_ddio.v(17) " "HDL info at hps_sdram_p0_generic_ddio.v(17): see declaration for object \"hps_sdram_p0_generic_ddio\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562647 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_iss_probe hps_sdram_p0_iss_probe.v(17) " "Verilog HDL error at hps_sdram_p0_iss_probe.v(17): module \"hps_sdram_p0_iss_probe\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562649 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_iss_probe hps_sdram_p0_iss_probe.v(17) " "HDL info at hps_sdram_p0_iss_probe.v(17): see declaration for object \"hps_sdram_p0_iss_probe\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562649 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_phy_csr hps_sdram_p0_phy_csr.sv(31) " "Verilog HDL error at hps_sdram_p0_phy_csr.sv(31): module \"hps_sdram_p0_phy_csr\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562651 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_phy_csr hps_sdram_p0_phy_csr.sv(31) " "HDL info at hps_sdram_p0_phy_csr.sv(31): see declaration for object \"hps_sdram_p0_phy_csr\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562652 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_reset hps_sdram_p0_reset.v(18) " "Verilog HDL error at hps_sdram_p0_reset.v(18): module \"hps_sdram_p0_reset\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_reset.v" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562654 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_reset hps_sdram_p0_reset.v(18) " "HDL info at hps_sdram_p0_reset.v(18): see declaration for object \"hps_sdram_p0_reset\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562654 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_p0_reset_sync hps_sdram_p0_reset_sync.v(17) " "Verilog HDL error at hps_sdram_p0_reset_sync.v(17): module \"hps_sdram_p0_reset_sync\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" 17 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562656 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_p0_reset_sync hps_sdram_p0_reset_sync.v(17) " "HDL info at hps_sdram_p0_reset_sync.v(17): see declaration for object \"hps_sdram_p0_reset_sync\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562657 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "hps_sdram_pll hps_sdram_pll.sv(25) " "Verilog HDL error at hps_sdram_pll.sv(25): module \"hps_sdram_pll\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/hps_sdram_pll.sv" 25 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562659 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "hps_sdram_pll hps_sdram_pll.sv(25) " "HDL info at hps_sdram_pll.sv(25): see declaration for object \"hps_sdram_pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562659 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "interrupt_latency_counter interrupt_latency_counter.v(18) " "Verilog HDL error at interrupt_latency_counter.v(18): module \"interrupt_latency_counter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/interrupt_latency_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/interrupt_latency_counter.v" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562666 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "interrupt_latency_counter interrupt_latency_counter.v(18) " "HDL info at interrupt_latency_counter.v(18): see declaration for object \"interrupt_latency_counter\"" {  } { { "soc_system/synthesis/submodules/interrupt_latency_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/interrupt_latency_counter.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562666 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/interrupt_latency_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/interrupt_latency_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562666 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "irq_detector irq_detector.v(18) " "Verilog HDL error at irq_detector.v(18): module \"irq_detector\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/irq_detector.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/irq_detector.v" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562668 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "irq_detector irq_detector.v(18) " "HDL info at irq_detector.v(18): see declaration for object \"irq_detector\"" {  } { { "soc_system/synthesis/submodules/irq_detector.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/irq_detector.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/irq_detector.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/irq_detector.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562669 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_button_pio soc_system_button_pio.v(21) " "Verilog HDL error at soc_system_button_pio.v(21): module \"soc_system_button_pio\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_button_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_button_pio.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562671 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_button_pio soc_system_button_pio.v(21) " "HDL info at soc_system_button_pio.v(21): see declaration for object \"soc_system_button_pio\"" {  } { { "soc_system/synthesis/submodules/soc_system_button_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_button_pio.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_button_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_button_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562671 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_dipsw_pio soc_system_dipsw_pio.v(21) " "Verilog HDL error at soc_system_dipsw_pio.v(21): module \"soc_system_dipsw_pio\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_dipsw_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_dipsw_pio.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562674 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_dipsw_pio soc_system_dipsw_pio.v(21) " "HDL info at soc_system_dipsw_pio.v(21): see declaration for object \"soc_system_dipsw_pio\"" {  } { { "soc_system/synthesis/submodules/soc_system_dipsw_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_dipsw_pio.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_dipsw_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_dipsw_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562674 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_f2sdram_only_master soc_system_f2sdram_only_master.v(9) " "Verilog HDL error at soc_system_f2sdram_only_master.v(9): module \"soc_system_f2sdram_only_master\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562683 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_f2sdram_only_master soc_system_f2sdram_only_master.v(9) " "HDL info at soc_system_f2sdram_only_master.v(9): see declaration for object \"soc_system_f2sdram_only_master\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562684 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_f2sdram_only_master_b2p_adapter soc_system_f2sdram_only_master_b2p_adapter.sv(55) " "Verilog HDL error at soc_system_f2sdram_only_master_b2p_adapter.sv(55): module \"soc_system_f2sdram_only_master_b2p_adapter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562693 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_f2sdram_only_master_b2p_adapter soc_system_f2sdram_only_master_b2p_adapter.sv(55) " "HDL info at soc_system_f2sdram_only_master_b2p_adapter.sv(55): see declaration for object \"soc_system_f2sdram_only_master_b2p_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" 55 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_b2p_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562694 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_f2sdram_only_master_p2b_adapter soc_system_f2sdram_only_master_p2b_adapter.sv(55) " "Verilog HDL error at soc_system_f2sdram_only_master_p2b_adapter.sv(55): module \"soc_system_f2sdram_only_master_p2b_adapter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562703 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_f2sdram_only_master_p2b_adapter soc_system_f2sdram_only_master_p2b_adapter.sv(55) " "HDL info at soc_system_f2sdram_only_master_p2b_adapter.sv(55): see declaration for object \"soc_system_f2sdram_only_master_p2b_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" 55 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_p2b_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562703 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_f2sdram_only_master_timing_adt soc_system_f2sdram_only_master_timing_adt.sv(60) " "Verilog HDL error at soc_system_f2sdram_only_master_timing_adt.sv(60): module \"soc_system_f2sdram_only_master_timing_adt\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562713 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_f2sdram_only_master_timing_adt soc_system_f2sdram_only_master_timing_adt.sv(60) " "HDL info at soc_system_f2sdram_only_master_timing_adt.sv(60): see declaration for object \"soc_system_f2sdram_only_master_timing_adt\"" {  } { { "soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_f2sdram_only_master_timing_adt.sv" 60 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_f2sdram_only_master_timing_adt.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562713 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_hps_0 soc_system_hps_0.v(9) " "Verilog HDL error at soc_system_hps_0.v(9): module \"soc_system_hps_0\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562724 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_hps_0 soc_system_hps_0.v(9) " "HDL info at soc_system_hps_0.v(9): see declaration for object \"soc_system_hps_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562725 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_hps_0_fpga_interfaces soc_system_hps_0_fpga_interfaces.sv(14) " "Verilog HDL error at soc_system_hps_0_fpga_interfaces.sv(14): module \"soc_system_hps_0_fpga_interfaces\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562738 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_hps_0_fpga_interfaces soc_system_hps_0_fpga_interfaces.sv(14) " "HDL info at soc_system_hps_0_fpga_interfaces.sv(14): see declaration for object \"soc_system_hps_0_fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562739 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_hps_0_hps_io soc_system_hps_0_hps_io.v(9) " "Verilog HDL error at soc_system_hps_0_hps_io.v(9): module \"soc_system_hps_0_hps_io\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562747 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_hps_0_hps_io soc_system_hps_0_hps_io.v(9) " "HDL info at soc_system_hps_0_hps_io.v(9): see declaration for object \"soc_system_hps_0_hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562748 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_hps_0_hps_io_border soc_system_hps_0_hps_io_border.sv(14) " "Verilog HDL error at soc_system_hps_0_hps_io_border.sv(14): module \"soc_system_hps_0_hps_io_border\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" 14 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562758 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_hps_0_hps_io_border soc_system_hps_0_hps_io_border.sv(14) " "HDL info at soc_system_hps_0_hps_io_border.sv(14): see declaration for object \"soc_system_hps_0_hps_io_border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562759 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_irq_mapper soc_system_irq_mapper.sv(31) " "Verilog HDL error at soc_system_irq_mapper.sv(31): module \"soc_system_irq_mapper\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_irq_mapper.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562767 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_irq_mapper soc_system_irq_mapper.sv(31) " "HDL info at soc_system_irq_mapper.sv(31): see declaration for object \"soc_system_irq_mapper\"" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562767 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_irq_mapper_001 soc_system_irq_mapper_001.sv(31) " "Verilog HDL error at soc_system_irq_mapper_001.sv(31): module \"soc_system_irq_mapper_001\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562775 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_irq_mapper_001 soc_system_irq_mapper_001.sv(31) " "HDL info at soc_system_irq_mapper_001.sv(31): see declaration for object \"soc_system_irq_mapper_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_001.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562775 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_irq_mapper_002 soc_system_irq_mapper_002.sv(31) " "Verilog HDL error at soc_system_irq_mapper_002.sv(31): module \"soc_system_irq_mapper_002\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" 31 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562784 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_irq_mapper_002 soc_system_irq_mapper_002.sv(31) " "HDL info at soc_system_irq_mapper_002.sv(31): see declaration for object \"soc_system_irq_mapper_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_irq_mapper_002.sv" 31 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_irq_mapper_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562784 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_jtag_uart_sim_scfifo_w soc_system_jtag_uart.v(21) " "Verilog HDL error at soc_system_jtag_uart.v(21): module \"soc_system_jtag_uart_sim_scfifo_w\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562795 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_jtag_uart_sim_scfifo_w soc_system_jtag_uart.v(21) " "HDL info at soc_system_jtag_uart.v(21): see declaration for object \"soc_system_jtag_uart_sim_scfifo_w\"" {  } { { "soc_system/synthesis/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_jtag_uart.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562795 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_jtag_uart_scfifo_w soc_system_jtag_uart.v(78) " "Ignored design unit \"soc_system_jtag_uart_scfifo_w\" at soc_system_jtag_uart.v(78) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 78 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562795 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_jtag_uart_sim_scfifo_r soc_system_jtag_uart.v(164) " "Ignored design unit \"soc_system_jtag_uart_sim_scfifo_r\" at soc_system_jtag_uart.v(164) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 164 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562795 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_jtag_uart_scfifo_r soc_system_jtag_uart.v(243) " "Ignored design unit \"soc_system_jtag_uart_scfifo_r\" at soc_system_jtag_uart.v(243) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 243 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562796 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_jtag_uart soc_system_jtag_uart.v(331) " "Ignored design unit \"soc_system_jtag_uart\" at soc_system_jtag_uart.v(331) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_jtag_uart.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_jtag_uart.v" 331 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_jtag_uart.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_jtag_uart.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562796 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_led_pio soc_system_led_pio.v(21) " "Verilog HDL error at soc_system_led_pio.v(21): module \"soc_system_led_pio\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_led_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_led_pio.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562799 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_led_pio soc_system_led_pio.v(21) " "HDL info at soc_system_led_pio.v(21): see declaration for object \"soc_system_led_pio\"" {  } { { "soc_system/synthesis/submodules/soc_system_led_pio.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_led_pio.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_led_pio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_led_pio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562800 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0 soc_system_mm_interconnect_0.v(9) " "Verilog HDL error at soc_system_mm_interconnect_0.v(9): module \"soc_system_mm_interconnect_0\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562813 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0 soc_system_mm_interconnect_0.v(9) " "HDL info at soc_system_mm_interconnect_0.v(9): see declaration for object \"soc_system_mm_interconnect_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562814 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system_mm_interconnect_0_avalon_st_adapter.v(9) " "Verilog HDL error at soc_system_mm_interconnect_0_avalon_st_adapter.v(9): module \"soc_system_mm_interconnect_0_avalon_st_adapter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562824 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system_mm_interconnect_0_avalon_st_adapter.v(9) " "HDL info at soc_system_mm_interconnect_0_avalon_st_adapter.v(9): see declaration for object \"soc_system_mm_interconnect_0_avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562825 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0_cmd_demux soc_system_mm_interconnect_0_cmd_demux.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_0_cmd_demux.sv(43): module \"soc_system_mm_interconnect_0_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562834 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0_cmd_demux soc_system_mm_interconnect_0_cmd_demux.sv(43) " "HDL info at soc_system_mm_interconnect_0_cmd_demux.sv(43): see declaration for object \"soc_system_mm_interconnect_0_cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562834 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0_cmd_mux soc_system_mm_interconnect_0_cmd_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_0_cmd_mux.sv(51): module \"soc_system_mm_interconnect_0_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562844 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0_cmd_mux soc_system_mm_interconnect_0_cmd_mux.sv(51) " "HDL info at soc_system_mm_interconnect_0_cmd_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_0_cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562845 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562847 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0_router_default_decode soc_system_mm_interconnect_0_router.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_0_router.sv(45): module \"soc_system_mm_interconnect_0_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562847 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0_router_default_decode soc_system_mm_interconnect_0_router.sv(45) " "HDL info at soc_system_mm_interconnect_0_router.sv(45): see declaration for object \"soc_system_mm_interconnect_0_router_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562848 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_0_router soc_system_mm_interconnect_0_router.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_0_router\" at soc_system_mm_interconnect_0_router.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562851 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0_router_002_default_decode soc_system_mm_interconnect_0_router_002.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_0_router_002.sv(45): module \"soc_system_mm_interconnect_0_router_002_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562851 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0_router_002_default_decode soc_system_mm_interconnect_0_router_002.sv(45) " "HDL info at soc_system_mm_interconnect_0_router_002.sv(45): see declaration for object \"soc_system_mm_interconnect_0_router_002_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562851 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_0_router_002 soc_system_mm_interconnect_0_router_002.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_0_router_002\" at soc_system_mm_interconnect_0_router_002.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562851 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0_rsp_demux soc_system_mm_interconnect_0_rsp_demux.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_0_rsp_demux.sv(43): module \"soc_system_mm_interconnect_0_rsp_demux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562860 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0_rsp_demux soc_system_mm_interconnect_0_rsp_demux.sv(43) " "HDL info at soc_system_mm_interconnect_0_rsp_demux.sv(43): see declaration for object \"soc_system_mm_interconnect_0_rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562860 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_0_rsp_mux soc_system_mm_interconnect_0_rsp_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_0_rsp_mux.sv(51): module \"soc_system_mm_interconnect_0_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562869 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_0_rsp_mux soc_system_mm_interconnect_0_rsp_mux.sv(51) " "HDL info at soc_system_mm_interconnect_0_rsp_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_0_rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562869 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1 soc_system_mm_interconnect_1.v(9) " "Verilog HDL error at soc_system_mm_interconnect_1.v(9): module \"soc_system_mm_interconnect_1\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562901 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1 soc_system_mm_interconnect_1.v(9) " "HDL info at soc_system_mm_interconnect_1.v(9): see declaration for object \"soc_system_mm_interconnect_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562903 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_avalon_st_adapter_002 soc_system_mm_interconnect_1_avalon_st_adapter_002.v(9) " "Verilog HDL error at soc_system_mm_interconnect_1_avalon_st_adapter_002.v(9): module \"soc_system_mm_interconnect_1_avalon_st_adapter_002\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562912 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_avalon_st_adapter_002 soc_system_mm_interconnect_1_avalon_st_adapter_002.v(9) " "HDL info at soc_system_mm_interconnect_1_avalon_st_adapter_002.v(9): see declaration for object \"soc_system_mm_interconnect_1_avalon_st_adapter_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_002.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562913 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_cmd_demux soc_system_mm_interconnect_1_cmd_demux.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_1_cmd_demux.sv(43): module \"soc_system_mm_interconnect_1_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562922 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_cmd_demux soc_system_mm_interconnect_1_cmd_demux.sv(43) " "HDL info at soc_system_mm_interconnect_1_cmd_demux.sv(43): see declaration for object \"soc_system_mm_interconnect_1_cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562923 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_cmd_demux_001 soc_system_mm_interconnect_1_cmd_demux_001.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_1_cmd_demux_001.sv(43): module \"soc_system_mm_interconnect_1_cmd_demux_001\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562933 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_cmd_demux_001 soc_system_mm_interconnect_1_cmd_demux_001.sv(43) " "HDL info at soc_system_mm_interconnect_1_cmd_demux_001.sv(43): see declaration for object \"soc_system_mm_interconnect_1_cmd_demux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562933 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_cmd_mux soc_system_mm_interconnect_1_cmd_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_1_cmd_mux.sv(51): module \"soc_system_mm_interconnect_1_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562943 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_cmd_mux soc_system_mm_interconnect_1_cmd_mux.sv(51) " "HDL info at soc_system_mm_interconnect_1_cmd_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_1_cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562944 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_cmd_mux_002 soc_system_mm_interconnect_1_cmd_mux_002.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_1_cmd_mux_002.sv(51): module \"soc_system_mm_interconnect_1_cmd_mux_002\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562953 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_cmd_mux_002 soc_system_mm_interconnect_1_cmd_mux_002.sv(51) " "HDL info at soc_system_mm_interconnect_1_cmd_mux_002.sv(51): see declaration for object \"soc_system_mm_interconnect_1_cmd_mux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562963 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562963 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_router_default_decode soc_system_mm_interconnect_1_router.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_1_router.sv(45): module \"soc_system_mm_interconnect_1_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562963 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_router_default_decode soc_system_mm_interconnect_1_router.sv(45) " "HDL info at soc_system_mm_interconnect_1_router.sv(45): see declaration for object \"soc_system_mm_interconnect_1_router_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562963 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_1_router soc_system_mm_interconnect_1_router.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_1_router\" at soc_system_mm_interconnect_1_router.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562964 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562973 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562974 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_router_001_default_decode soc_system_mm_interconnect_1_router_001.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_1_router_001.sv(45): module \"soc_system_mm_interconnect_1_router_001_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562974 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_router_001_default_decode soc_system_mm_interconnect_1_router_001.sv(45) " "HDL info at soc_system_mm_interconnect_1_router_001.sv(45): see declaration for object \"soc_system_mm_interconnect_1_router_001_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562974 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_1_router_001 soc_system_mm_interconnect_1_router_001.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_1_router_001\" at soc_system_mm_interconnect_1_router_001.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562977 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_router_002_default_decode soc_system_mm_interconnect_1_router_002.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_1_router_002.sv(45): module \"soc_system_mm_interconnect_1_router_002_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562977 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_router_002_default_decode soc_system_mm_interconnect_1_router_002.sv(45) " "HDL info at soc_system_mm_interconnect_1_router_002.sv(45): see declaration for object \"soc_system_mm_interconnect_1_router_002_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562977 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_1_router_002 soc_system_mm_interconnect_1_router_002.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_1_router_002\" at soc_system_mm_interconnect_1_router_002.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_004.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_004.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316562980 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_router_004_default_decode soc_system_mm_interconnect_1_router_004.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_1_router_004.sv(45): module \"soc_system_mm_interconnect_1_router_004_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562980 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_router_004_default_decode soc_system_mm_interconnect_1_router_004.sv(45) " "HDL info at soc_system_mm_interconnect_1_router_004.sv(45): see declaration for object \"soc_system_mm_interconnect_1_router_004_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_004.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562980 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_1_router_004 soc_system_mm_interconnect_1_router_004.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_1_router_004\" at soc_system_mm_interconnect_1_router_004.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316562980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_004.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562981 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_rsp_demux soc_system_mm_interconnect_1_rsp_demux.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_1_rsp_demux.sv(43): module \"soc_system_mm_interconnect_1_rsp_demux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562989 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_rsp_demux soc_system_mm_interconnect_1_rsp_demux.sv(43) " "HDL info at soc_system_mm_interconnect_1_rsp_demux.sv(43): see declaration for object \"soc_system_mm_interconnect_1_rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562990 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_rsp_demux_002 soc_system_mm_interconnect_1_rsp_demux_002.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_1_rsp_demux_002.sv(43): module \"soc_system_mm_interconnect_1_rsp_demux_002\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316562998 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_rsp_demux_002 soc_system_mm_interconnect_1_rsp_demux_002.sv(43) " "HDL info at soc_system_mm_interconnect_1_rsp_demux_002.sv(43): see declaration for object \"soc_system_mm_interconnect_1_rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316562998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316562998 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_rsp_mux soc_system_mm_interconnect_1_rsp_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_1_rsp_mux.sv(51): module \"soc_system_mm_interconnect_1_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563009 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_rsp_mux soc_system_mm_interconnect_1_rsp_mux.sv(51) " "HDL info at soc_system_mm_interconnect_1_rsp_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_1_rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563009 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_1_rsp_mux_001 soc_system_mm_interconnect_1_rsp_mux_001.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_1_rsp_mux_001.sv(51): module \"soc_system_mm_interconnect_1_rsp_mux_001\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563020 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_1_rsp_mux_001 soc_system_mm_interconnect_1_rsp_mux_001.sv(51) " "HDL info at soc_system_mm_interconnect_1_rsp_mux_001.sv(51): see declaration for object \"soc_system_mm_interconnect_1_rsp_mux_001\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563021 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_2 soc_system_mm_interconnect_2.v(9) " "Verilog HDL error at soc_system_mm_interconnect_2.v(9): module \"soc_system_mm_interconnect_2\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563039 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_2 soc_system_mm_interconnect_2.v(9) " "HDL info at soc_system_mm_interconnect_2.v(9): see declaration for object \"soc_system_mm_interconnect_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563040 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_2_cmd_demux soc_system_mm_interconnect_2_cmd_demux.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_2_cmd_demux.sv(43): module \"soc_system_mm_interconnect_2_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563050 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_2_cmd_demux soc_system_mm_interconnect_2_cmd_demux.sv(43) " "HDL info at soc_system_mm_interconnect_2_cmd_demux.sv(43): see declaration for object \"soc_system_mm_interconnect_2_cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563050 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_2_cmd_mux soc_system_mm_interconnect_2_cmd_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_2_cmd_mux.sv(51): module \"soc_system_mm_interconnect_2_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563059 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_2_cmd_mux soc_system_mm_interconnect_2_cmd_mux.sv(51) " "HDL info at soc_system_mm_interconnect_2_cmd_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_2_cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563060 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563069 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_2_router_default_decode soc_system_mm_interconnect_2_router.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_2_router.sv(45): module \"soc_system_mm_interconnect_2_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563069 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_2_router_default_decode soc_system_mm_interconnect_2_router.sv(45) " "HDL info at soc_system_mm_interconnect_2_router.sv(45): see declaration for object \"soc_system_mm_interconnect_2_router_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563069 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_2_router soc_system_mm_interconnect_2_router.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_2_router\" at soc_system_mm_interconnect_2_router.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316563070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563070 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563072 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563073 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_2_router_001_default_decode soc_system_mm_interconnect_2_router_001.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_2_router_001.sv(45): module \"soc_system_mm_interconnect_2_router_001_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563073 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_2_router_001_default_decode soc_system_mm_interconnect_2_router_001.sv(45) " "HDL info at soc_system_mm_interconnect_2_router_001.sv(45): see declaration for object \"soc_system_mm_interconnect_2_router_001_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_router_001.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563073 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_2_router_001 soc_system_mm_interconnect_2_router_001.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_2_router_001\" at soc_system_mm_interconnect_2_router_001.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316563073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563073 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_2_rsp_demux soc_system_mm_interconnect_2_rsp_demux.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_2_rsp_demux.sv(43): module \"soc_system_mm_interconnect_2_rsp_demux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563082 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_2_rsp_demux soc_system_mm_interconnect_2_rsp_demux.sv(43) " "HDL info at soc_system_mm_interconnect_2_rsp_demux.sv(43): see declaration for object \"soc_system_mm_interconnect_2_rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563083 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_2_rsp_mux soc_system_mm_interconnect_2_rsp_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_2_rsp_mux.sv(51): module \"soc_system_mm_interconnect_2_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563092 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_2_rsp_mux soc_system_mm_interconnect_2_rsp_mux.sv(51) " "HDL info at soc_system_mm_interconnect_2_rsp_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_2_rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_2_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563093 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_3 soc_system_mm_interconnect_3.v(9) " "Verilog HDL error at soc_system_mm_interconnect_3.v(9): module \"soc_system_mm_interconnect_3\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563108 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_3 soc_system_mm_interconnect_3.v(9) " "HDL info at soc_system_mm_interconnect_3.v(9): see declaration for object \"soc_system_mm_interconnect_3\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563109 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_3_avalon_st_adapter soc_system_mm_interconnect_3_avalon_st_adapter.v(9) " "Verilog HDL error at soc_system_mm_interconnect_3_avalon_st_adapter.v(9): module \"soc_system_mm_interconnect_3_avalon_st_adapter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563117 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_3_avalon_st_adapter soc_system_mm_interconnect_3_avalon_st_adapter.v(9) " "HDL info at soc_system_mm_interconnect_3_avalon_st_adapter.v(9): see declaration for object \"soc_system_mm_interconnect_3_avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" 9 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563118 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_3_cmd_demux soc_system_mm_interconnect_3_cmd_demux.sv(43) " "Verilog HDL error at soc_system_mm_interconnect_3_cmd_demux.sv(43): module \"soc_system_mm_interconnect_3_cmd_demux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563126 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_3_cmd_demux soc_system_mm_interconnect_3_cmd_demux.sv(43) " "HDL info at soc_system_mm_interconnect_3_cmd_demux.sv(43): see declaration for object \"soc_system_mm_interconnect_3_cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" 43 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563126 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_3_cmd_mux soc_system_mm_interconnect_3_cmd_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_3_cmd_mux.sv(51): module \"soc_system_mm_interconnect_3_cmd_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563135 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_3_cmd_mux soc_system_mm_interconnect_3_cmd_mux.sv(51) " "HDL info at soc_system_mm_interconnect_3_cmd_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_3_cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563136 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563138 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563139 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_3_router_default_decode soc_system_mm_interconnect_3_router.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_3_router.sv(45): module \"soc_system_mm_interconnect_3_router_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563139 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_3_router_default_decode soc_system_mm_interconnect_3_router.sv(45) " "HDL info at soc_system_mm_interconnect_3_router.sv(45): see declaration for object \"soc_system_mm_interconnect_3_router_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563139 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_3_router soc_system_mm_interconnect_3_router.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_3_router\" at soc_system_mm_interconnect_3_router.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316563139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563139 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_3_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563142 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_3_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_3_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1645316563142 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_3_router_001_default_decode soc_system_mm_interconnect_3_router_001.sv(45) " "Verilog HDL error at soc_system_mm_interconnect_3_router_001.sv(45): module \"soc_system_mm_interconnect_3_router_001_default_decode\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563142 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_3_router_001_default_decode soc_system_mm_interconnect_3_router_001.sv(45) " "HDL info at soc_system_mm_interconnect_3_router_001.sv(45): see declaration for object \"soc_system_mm_interconnect_3_router_001_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_router_001.sv" 45 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563142 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "soc_system_mm_interconnect_3_router_001 soc_system_mm_interconnect_3_router_001.sv(84) " "Ignored design unit \"soc_system_mm_interconnect_3_router_001\" at soc_system_mm_interconnect_3_router_001.sv(84) due to previous errors" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" 84 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645316563143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563143 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_mm_interconnect_3_rsp_mux soc_system_mm_interconnect_3_rsp_mux.sv(51) " "Verilog HDL error at soc_system_mm_interconnect_3_rsp_mux.sv(51): module \"soc_system_mm_interconnect_3_rsp_mux\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563152 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_mm_interconnect_3_rsp_mux soc_system_mm_interconnect_3_rsp_mux.sv(51) " "HDL info at soc_system_mm_interconnect_3_rsp_mux.sv(51): see declaration for object \"soc_system_mm_interconnect_3_rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" 51 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_3_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563153 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "soc_system_sysid_qsys soc_system_sysid_qsys.v(34) " "Verilog HDL error at soc_system_sysid_qsys.v(34): module \"soc_system_sysid_qsys\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/soc_system_sysid_qsys.v" 34 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563162 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "soc_system_sysid_qsys soc_system_sysid_qsys.v(34) " "HDL info at soc_system_sysid_qsys.v(34): see declaration for object \"soc_system_sysid_qsys\"" {  } { { "soc_system/synthesis/submodules/soc_system_sysid_qsys.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/soc_system_sysid_qsys.v" 34 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_sysid_qsys.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_sysid_qsys.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563163 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "state_machine_counter state_machine_counter.v(18) " "Verilog HDL error at state_machine_counter.v(18): module \"state_machine_counter\" cannot be declared more than once" {  } { { "db/ip/soc_system/submodules/state_machine_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/state_machine_counter.v" 18 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1645316563165 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "state_machine_counter state_machine_counter.v(18) " "HDL info at state_machine_counter.v(18): see declaration for object \"state_machine_counter\"" {  } { { "soc_system/synthesis/submodules/state_machine_counter.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/soc_system/synthesis/submodules/state_machine_counter.v" 18 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645316563166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/state_machine_counter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/state_machine_counter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/soc_system/submodules/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "db/ip/soc_system/submodules/top.v" "" { Text "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/db/ip/soc_system/submodules/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645316563175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563175 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg " "Generated suppressed messages file C:/Users/joseluisjimenez/Documents/Final Project/DE10_Standard_GHRD/output_files/DE10_Standard_GHRD.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563290 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 182 s 34 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 182 errors, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645316563531 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Feb 19 18:22:43 2022 " "Processing ended: Sat Feb 19 18:22:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645316563531 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645316563531 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:02:11 " "Total CPU time (on all processors): 00:02:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645316563531 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645316563531 ""}
