% \subsection{Opcode Bit Patterns}
% \label{sec:opc:bits}

% \textbf{A. M. Vichare}

% Original SPArc V8 ADD is:  (See: SPArc v8 architecture manual, pg. 108
% (pg. 130 in PDF sequence)).

% Bit format: 32 bits in total

% \begin{tabular}[p]{|c|c|l|l|l|}
% \hline
%   \textbf{Start} & \textbf{End} & \textbf{Range} & \textbf{Meaning} &
%   \textbf{New Meaning}\\
% \hline
% 0 & 4 & 32 & Source register 2, rs2 & No change \\
% 5 & 12 & -- & \textbf{unused} & \textbf{Set bit 5 to ``1''} \\
% 13 & 13 & 0,1 & The \textbf{i} bit & \textbf{Set i to ``0''} \\
% 14 & 18 & 32 & Source register 1, rs1 & No change \\
% 19 & 24 & 000000 & ``\textbf{op3}'' & No change \\
% 25 & 29 & 32 & Destination register, rd & No change \\
% 30 & 31 & 4 & Always ``10'' & No change \\
% \hline
% \end{tabular}

% New addition:
% \textbf{ADDD}: same as ADD, but with Instr[13]=0 (i=0), and Instr[5]=1.
%  		rd(pair) $\leftarrow$ rs1(pair) + rs2(pair).\\
% \textbf{Syntax}: ``\texttt{addd  SrcReg1, SrcReg2, DestReg}''.

% Bits layout to determine the ``match'' etc. bit masks.

% Bit offset: 31          23          15           7       0 \newline
% Bit layout:  0000 0000   0000 0000   0000 0000   0000 0000 \newline
% Bits match:  10      0   0000 0        0           1       \newline
% Bit tomask:  1100 0001   1111 1000   0010 0000   0010 0000 \newline
% The bitmas:  C0   01     FF   80     02   00     02   00

% Final match: C001 FF80 0200 0200

% % \begin{tabular}[p]{|c|c|l|l|}
% % \hline
% %   \textbf{Start} & \textbf{End} & \textbf{Range} & \textbf{Meaning} \\
% % \hline
% % 0 & 4 & 32 & Source register 2, rs2 \\
% % 5 & 12 & -- & \textbf{unused} \textbf{-- Set bit 5 to ``1''}\\
% % 13 & 13 & 0,1 & The \textbf{i} bit \textbf{-- Set to ``0'' }\\
% % 14 & 18 & 32 & Source register 1, rs1 \\
% % 19 & 24 & 000000 & ``\textbf{op3}'' \\
% % 25 & 29 & 32 & Destination register, rd \\
% % 30 & 31 & 4 & Always ``10'' \\
% % \hline
% % \end{tabular}

% % \newpage
