
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source main.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/vivado/ip_repo/AXIS_distributor_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/rsaradhy/Work/trenz/mycores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top main -part xczu2cg-sfvc784-1-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-e
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10774 
WARNING: [Synth 8-2507] parameter declaration becomes local in DDMTD_Sampler with formal parameter declaration list [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:172]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2322.824 ; gain = 0.000 ; free physical = 7983 ; free virtual = 24999
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'COUNTER_TC_MACRO' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.v:24]
	Parameter COUNT_BY bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter DEVICE bound to: 7SERIES - type: string 
	Parameter DIRECTION bound to: UP - type: string 
	Parameter RESET_UPON_TC bound to: FALSE - type: string 
	Parameter TC_VALUE bound to: 0 - type: integer 
	Parameter STYLE bound to: DSP - type: string 
	Parameter WIDTH_DATA bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DSP48E1' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
	Parameter ACASCREG bound to: 1 - type: integer 
	Parameter ADREG bound to: 0 - type: integer 
	Parameter ALUMODEREG bound to: 1 - type: integer 
	Parameter AREG bound to: 1 - type: integer 
	Parameter AUTORESET_PATDET bound to: NO_RESET - type: string 
	Parameter A_INPUT bound to: DIRECT - type: string 
	Parameter BCASCREG bound to: 1 - type: integer 
	Parameter BREG bound to: 1 - type: integer 
	Parameter B_INPUT bound to: DIRECT - type: string 
	Parameter CARRYINREG bound to: 1 - type: integer 
	Parameter CARRYINSELREG bound to: 1 - type: integer 
	Parameter CREG bound to: 1 - type: integer 
	Parameter DREG bound to: 0 - type: integer 
	Parameter INMODEREG bound to: 1 - type: integer 
	Parameter IS_ALUMODE_INVERTED bound to: 4'b0000 
	Parameter IS_CARRYIN_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_INMODE_INVERTED bound to: 5'b00000 
	Parameter IS_OPMODE_INVERTED bound to: 7'b0000000 
	Parameter MASK bound to: 48'b001111111111111111111111111111111111111111111111 
	Parameter MREG bound to: 0 - type: integer 
	Parameter OPMODEREG bound to: 1 - type: integer 
	Parameter PATTERN bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PREG bound to: 1 - type: integer 
	Parameter SEL_MASK bound to: MASK - type: string 
	Parameter SEL_PATTERN bound to: PATTERN - type: string 
	Parameter USE_DPORT bound to: FALSE - type: string 
	Parameter USE_MULT bound to: NONE - type: string 
	Parameter USE_PATTERN_DETECT bound to: NO_PATDET - type: string 
	Parameter USE_SIMD bound to: ONE48 - type: string 
INFO: [Synth 8-6155] done synthesizing module 'DSP48E1' (1#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:12448]
INFO: [Synth 8-6155] done synthesizing module 'COUNTER_TC_MACRO' (2#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/data/verilog/src/unimacro/COUNTER_TC_MACRO.v:24]
WARNING: [Synth 8-689] width (32) of port connection 'Q' does not match port width (48) of module 'COUNTER_TC_MACRO' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:142]
WARNING: [Synth 8-7023] instance 'COUNTER_TC_MACRO_inst' of module 'COUNTER_TC_MACRO' has 5 connections declared, but only 4 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:141]
INFO: [Synth 8-6157] synthesizing module 'DDMTD_Sampler' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
	Parameter FIFO_DEPTH bound to: 10 - type: integer 
	Parameter WORDS_TO_SEND bound to: 1000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFOs_Ultrascale' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:23]
	Parameter data_width bound to: 36 - type: integer 
	Parameter num_fifo bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'FIFO36E2' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14430]
	Parameter CASCADE_ORDER bound to: MIDDLE - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 256 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: TRUE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E2' (3#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14430]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:197]
WARNING: [Synth 8-7023] instance 'i_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:194]
INFO: [Synth 8-6157] synthesizing module 'FIFO36E2__parameterized0' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14430]
	Parameter CASCADE_ORDER bound to: FIRST - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 256 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: TRUE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E2__parameterized0' (3#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14430]
WARNING: [Synth 8-689] width (36) of port connection 'CASDOUT' does not match port width (64) of module 'FIFO36E2__parameterized0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:119]
WARNING: [Synth 8-7023] instance 'FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 11 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:116]
INFO: [Synth 8-6157] synthesizing module 'FIFO36E2__parameterized1' [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14430]
	Parameter CASCADE_ORDER bound to: LAST - type: string 
	Parameter CLOCK_DOMAINS bound to: INDEPENDENT - type: string 
	Parameter EN_ECC_PIPE bound to: FALSE - type: string 
	Parameter EN_ECC_READ bound to: FALSE - type: string 
	Parameter EN_ECC_WRITE bound to: FALSE - type: string 
	Parameter FIRST_WORD_FALL_THROUGH bound to: TRUE - type: string 
	Parameter INIT bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_RDCLK_INVERTED bound to: 1'b0 
	Parameter IS_RDEN_INVERTED bound to: 1'b0 
	Parameter IS_RSTREG_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter IS_WRCLK_INVERTED bound to: 1'b0 
	Parameter IS_WREN_INVERTED bound to: 1'b0 
	Parameter PROG_EMPTY_THRESH bound to: 256 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 256 - type: integer 
	Parameter RDCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter READ_WIDTH bound to: 36 - type: integer 
	Parameter REGISTER_MODE bound to: UNREGISTERED - type: string 
	Parameter RSTREG_PRIORITY bound to: RSTREG - type: string 
	Parameter SLEEP_ASYNC bound to: TRUE - type: string 
	Parameter SRVAL bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter WRCOUNT_TYPE bound to: RAW_PNTR - type: string 
	Parameter WRITE_WIDTH bound to: 36 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FIFO36E2__parameterized1' (3#1) [/home/rsaradhy/Software/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:14430]
WARNING: [Synth 8-689] width (36) of port connection 'DOUT' does not match port width (64) of module 'FIFO36E2__parameterized1' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:282]
WARNING: [Synth 8-7023] instance 'last_FIFO36E2_inst' of module 'FIFO36E2' has 39 connections declared, but only 12 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:266]
WARNING: [Synth 8-3848] Net net[9].CASNXTRDEN in module/entity FIFOs_Ultrascale does not have driver. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:67]
WARNING: [Synth 8-3848] Net net[0].CASPRVEMPTY in module/entity FIFOs_Ultrascale does not have driver. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:64]
INFO: [Synth 8-6155] done synthesizing module 'FIFOs_Ultrascale' (4#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/FIFOs_Ultrascale.v:23]
WARNING: [Synth 8-3848] Net FULL in module/entity DDMTD_Sampler does not have driver. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:53]
INFO: [Synth 8-6155] done synthesizing module 'DDMTD_Sampler' (5#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:23]
WARNING: [Synth 8-7023] instance 'DDMTD1' of module 'DDMTD_Sampler' has 13 connections declared, but only 12 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:172]
WARNING: [Synth 8-7023] instance 'DDMTD2' of module 'DDMTD_Sampler' has 13 connections declared, but only 12 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:211]
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_dma_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_dma_0_0' (6#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'design_1_axi_dma_0_0' has 43 connections declared, but only 40 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:175]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (7#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (8#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_data_transfer_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_data_transfer_0_0' (9#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_data_transfer_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'data_transfer_0' of module 'design_1_data_transfer_0_0' has 15 connections declared, but only 14 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:277]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:454]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:988]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (10#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:988]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1113]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (11#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1113]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1245]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (12#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (13#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:1245]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (14#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:947]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (15#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:454]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (16#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:371]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (17#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/.Xil/Vivado-10467-rsaradhy-acer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 82 connections declared, but only 73 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:378]
WARNING: [Synth 8-3848] Net clk_160 in module/entity design_1 does not have driver. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:37]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (18#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (19#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7023] instance 'my_design' of module 'design_1_wrapper' has 13 connections declared, but only 10 given [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:247]
WARNING: [Synth 8-3848] Net user_reset in module/entity main does not have driver. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:93]
INFO: [Synth 8-6155] done synthesizing module 'main' (20#1) [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/main.v:23]
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port clk_160
WARNING: [Synth 8-3331] design DDMTD_Sampler has unconnected port FULL
WARNING: [Synth 8-3331] design main has unconnected port CLK_REF_P
WARNING: [Synth 8-3331] design main has unconnected port CLK_REF_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_N
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2358.758 ; gain = 35.934 ; free physical = 8022 ; free virtual = 25044
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.602 ; gain = 52.777 ; free physical = 8017 ; free virtual = 25038
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2375.602 ; gain = 52.777 ; free physical = 8017 ; free virtual = 25038
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2387.508 ; gain = 0.000 ; free physical = 7971 ; free virtual = 24992
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'my_design/design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_dma_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0/design_1_axi_dma_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_dma_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'my_design/design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'my_design/design_1_i/axi_smc'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'my_design/design_1_i/axi_smc'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_gpio_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'my_design/design_1_i/axi_gpio_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0/design_1_data_transfer_0_0_in_context.xdc] for cell 'my_design/design_1_i/data_transfer_0'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_data_transfer_0_0/design_1_data_transfer_0_0/design_1_data_transfer_0_0_in_context.xdc] for cell 'my_design/design_1_i/data_transfer_0'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
WARNING: [Vivado 12-584] No ports matched 'x0[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'x0[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'x1[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'x1[0]'. [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc:4]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/main_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/constrs_1/new/main.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2522.352 ; gain = 0.000 ; free physical = 7890 ; free virtual = 24901
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2522.352 ; gain = 0.000 ; free physical = 7890 ; free virtual = 24901
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'my_design/design_1_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.333', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2525.320 ; gain = 202.496 ; free physical = 7873 ; free virtual = 24898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2525.320 ; gain = 202.496 ; free physical = 7873 ; free virtual = 24898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for my_design/design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/axi_dma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/data_transfer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for my_design/design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2525.320 ; gain = 202.496 ; free physical = 7873 ; free virtual = 24898
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 2525.320 ; gain = 202.496 ; free physical = 7866 ; free virtual = 24889
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module main 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module COUNTER_TC_MACRO 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
Module DDMTD_Sampler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'DDMTD2/sampleGeneratorEnR_reg' into 'DDMTD1/sampleGeneratorEnR_reg' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:86]
INFO: [Synth 8-4471] merging register 'DDMTD2/tValidR_reg' into 'DDMTD1/tValidR_reg' [/home/rsaradhy/Work/trenz/vivado/project_1/project_1.srcs/sources_1/new/DDMTD_Sampler.v:100]
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port S00_ARESETN
WARNING: [Synth 8-3331] design design_1 has unconnected port clk_160
WARNING: [Synth 8-3331] design main has unconnected port CLK_REF_P
WARNING: [Synth 8-3331] design main has unconnected port CLK_REF_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT0_Q2_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q1_N
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_P
WARNING: [Synth 8-3331] design main has unconnected port BEAT1_Q2_N
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 2525.320 ; gain = 202.496 ; free physical = 7838 ; free virtual = 24865
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:58 . Memory (MB): peak = 3013.781 ; gain = 690.957 ; free physical = 7263 ; free virtual = 24283
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:59 . Memory (MB): peak = 3047.812 ; gain = 724.988 ; free physical = 7246 ; free virtual = 24264
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:59 . Memory (MB): peak = 3047.812 ; gain = 724.988 ; free physical = 7243 ; free virtual = 24260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:FrameSize[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin my_design/design_1_i:gpio_rtl_0_tri_i[0] to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.688 ; gain = 737.863 ; free physical = 7246 ; free virtual = 24260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.688 ; gain = 737.863 ; free physical = 7246 ; free virtual = 24260
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.688 ; gain = 737.863 ; free physical = 7247 ; free virtual = 24261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.688 ; gain = 737.863 ; free physical = 7247 ; free virtual = 24261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.688 ; gain = 737.863 ; free physical = 7247 ; free virtual = 24261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.688 ; gain = 737.863 ; free physical = 7247 ; free virtual = 24261
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_pc_0           |         1|
|3     |design_1_axi_dma_0_0         |         1|
|4     |design_1_axi_gpio_0_0        |         1|
|5     |design_1_axi_smc_0           |         1|
|6     |design_1_data_transfer_0_0   |         1|
|7     |design_1_rst_ps8_0_100M_0    |         1|
|8     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_auto_pc_0           |     1|
|2     |design_1_axi_dma_0_0         |     1|
|3     |design_1_axi_gpio_0_0        |     1|
|4     |design_1_axi_smc_0           |     1|
|5     |design_1_data_transfer_0_0   |     1|
|6     |design_1_rst_ps8_0_100M_0    |     1|
|7     |design_1_xbar_0              |     1|
|8     |design_1_zynq_ultra_ps_e_0_0 |     1|
|9     |CARRY8                       |    24|
|10    |DSP48E1                      |     1|
|11    |FIFO36E2                     |     2|
|12    |FIFO36E2_1                   |     2|
|13    |FIFO36E2_2                   |    16|
|14    |LUT1                         |     6|
|15    |LUT2                         |    97|
|16    |LUT3                         |    49|
|17    |LUT4                         |    70|
|18    |LUT5                         |     8|
|19    |LUT6                         |    34|
|20    |FDRE                         |   115|
+------+-----------------------------+------+

Report Instance Areas: 
+------+------------------------+----------------------------+------+
|      |Instance                |Module                      |Cells |
+------+------------------------+----------------------------+------+
|1     |top                     |                            |  1820|
|2     |  COUNTER_TC_MACRO_inst |COUNTER_TC_MACRO            |    33|
|3     |  DDMTD1                |DDMTD_Sampler               |   137|
|4     |    FIFOs_Ultrascale_1  |FIFOs_Ultrascale_1          |    10|
|5     |  DDMTD2                |DDMTD_Sampler_0             |   110|
|6     |    FIFOs_Ultrascale_1  |FIFOs_Ultrascale            |    42|
|7     |  my_design             |design_1_wrapper            |  1437|
|8     |    design_1_i          |design_1                    |  1396|
|9     |      ps8_0_axi_periph  |design_1_ps8_0_axi_periph_0 |   496|
|10    |        s00_couplers    |s00_couplers_imp_1A7ZMW4    |   201|
+------+------------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.688 ; gain = 737.863 ; free physical = 7247 ; free virtual = 24261
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 57 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:53 . Memory (MB): peak = 3060.688 ; gain = 588.145 ; free physical = 7285 ; free virtual = 24299
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 3060.695 ; gain = 737.863 ; free physical = 7285 ; free virtual = 24299
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3060.695 ; gain = 0.000 ; free physical = 7354 ; free virtual = 24368
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD1/FIFOs_Ultrascale_1/last_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[1].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[2].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[3].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[4].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[5].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[6].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[7].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/fifo_inst[8].i_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
WARNING: [Opt 31-421] The CLOCK_DOMAINS attribute on FIFO cell DDMTD2/FIFOs_Ultrascale_1/last_FIFO36E2_inst has been changed from INDEPENDENT to COMMON to match the clocking topology used for the FIFO
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.516 ; gain = 0.000 ; free physical = 7301 ; free virtual = 24316
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  DSP48E1 => DSP48E2 (inverted pins: CLK) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 147 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:27 . Memory (MB): peak = 3114.516 ; gain = 1632.062 ; free physical = 7440 ; free virtual = 24454
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3114.516 ; gain = 0.000 ; free physical = 7440 ; free virtual = 24454
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/rsaradhy/Work/trenz/vivado/project_1/project_1.runs/synth_1/main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Aug 17 10:35:22 2020...
