# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --top-module SimTop +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc --x-assign unique -O3 -CFLAGS -g -std=c++11 -static -Wall -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common -I/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -LDFLAGS -lpthread -lSDL2 -ldl -lz --trace --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 --trace-fst --trace-structs --no-trace-params -Wno-STMTDLY -Wno-WIDTH -o /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/emu -Mdir ../build/emu-compile ../build/../vsrc/SimTop.sv ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ram.sv ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/ref.v ./src/test/vsrc/common/SimJTAG.v /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/vcs/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/emu.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/main.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/verilator/snapshot.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/axi4.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/common.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/compress.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/device.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/flash.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/keyboard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/ram.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/remote_bitbang.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/sdcard.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/SimJTAG.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/uart.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/common/vga.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/difftest.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/goldenmem.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/interface.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/nemuproxy.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/ref.cpp /mnt/d/WorkSpace/Git_Project/RISC-V_CPU/difftest/src/test/csrc/difftest/spikedasm.cpp"
T      5896 53480245575153412  1648736814   698975400  1648736814   698975400 "../build/emu-compile/VSimTop.cpp"
T      3113 3377699720655429  1648736814   697975600  1648736814   697975600 "../build/emu-compile/VSimTop.h"
T      6199 44473046320459380  1648736814   765991200  1648736814   765991200 "../build/emu-compile/VSimTop.mk"
T       762 3377699720655428  1648736814   693975600  1648736814   693975600 "../build/emu-compile/VSimTop__ConstPool_0.cpp"
T       678 3377699720655427  1648736814   692974500  1648736814   692974500 "../build/emu-compile/VSimTop__Dpi.cpp"
T      6067 9570149208289685  1648736814   690974500  1648736814   690974500 "../build/emu-compile/VSimTop__Dpi.h"
T      1025 4222124650752713  1648736814   683974900  1648736814   683974900 "../build/emu-compile/VSimTop__Syms.cpp"
T      1242 3940649674042059  1648736814   689974800  1648736814   689974800 "../build/emu-compile/VSimTop__Syms.h"
T     91006 54324670505332328  1648736814   713992300  1648736814   713992300 "../build/emu-compile/VSimTop__Trace.cpp"
T    171104 53480245575153413  1648736814   706978700  1648736814   706978700 "../build/emu-compile/VSimTop__Trace__Slow.cpp"
T    242645 44473046320459374  1648736814   733991400  1648736814   733991400 "../build/emu-compile/VSimTop___024root.cpp"
T      3296 48413695994408554  1648736814   718987600  1648736814   718987600 "../build/emu-compile/VSimTop___024root.h"
T    204687 44754521297170029  1648736814   722994500  1648736814   722994500 "../build/emu-compile/VSimTop___024root__Slow.cpp"
T     47088 44473046320459377  1648736814   743987100  1648736814   743987100 "../build/emu-compile/VSimTop___024unit.cpp"
T       770 44473046320459375  1648736814   737987300  1648736814   737987300 "../build/emu-compile/VSimTop___024unit.h"
T       963 44473046320459376  1648736814   741986600  1648736814   741986600 "../build/emu-compile/VSimTop___024unit__Slow.cpp"
T     98476 44473046320459378  1648736814   759002500  1648736814   759002500 "../build/emu-compile/VSimTop__stats.txt"
T      2902 44473046320459381  1648736814   770992500  1648736814   770992500 "../build/emu-compile/VSimTop__ver.d"
T         0        0  1648736814   771992600  1648736814   771992600 "../build/emu-compile/VSimTop__verFiles.dat"
T      1789 44473046320459379  1648736814   765004700  1648736814   765004700 "../build/emu-compile/VSimTop_classes.mk"
S      1002 1407374883802045  1648018256   431254700  1648018256   431254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/../build/../vsrc/SimTop.sv"
S      7254 1407374883802056  1648018256   432254700  1648018256   432254700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/common.sv"
S       388 1407374883802073  1648018256   433254900  1648018256   433254900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/config.sv"
S      4194 2251799813941485  1648644939   148812600  1648644939   148812600 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/include/pipes.sv"
S      8703 844424930397812  1648722412   538978700  1648722412   538978700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/core.sv"
S      1198 1407374883925554  1648114940   286384200  1648114940   286384200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/dataconfirm.sv"
S      1796 844424930397832  1648605908     2497000  1648605908     2497000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decode.sv"
S      4269 12666373952245659  1648654320   390652400  1648654320   390652400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/decoder.sv"
S      1966 1125899907108779  1648613356   858340100  1648613356   858340100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/decode/extend.sv"
S       538 1125899907108781  1648113301   928643400  1648113301   928643400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/alu.sv"
S      1811 1125899907108782  1648605861   441016400  1648605861   441016400 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/execute/execute.sv"
S       386 1125899907108784  1648018256   439256800  1648018256   439256800 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/fetch.sv"
S       334 1125899907108785  1648381872   685214900  1648381872   685214900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/fetch/pcselect.sv"
S       314 28428972647952015  1648609811   117050200  1648609811   117050200 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/controller.sv"
S       638 844424930593505  1648546916   267098900  1648546916   267098900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/forward.sv"
S      3164 844424930593515  1648615152   977039700  1648615152   977039700 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/hazard/hazard.sv"
S       819 1125899907108787  1648644888   764154000  1648644888   764154000 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/memory/memory.sv"
S      1092 1125899907108789  1648018256   441257100  1648018256   441257100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/regfile/regfile.sv"
S       622 844424930506664  1648532255     6236500  1648532255     6236500 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/decode_execute.sv"
S       538 844424930506666  1648388362   168839600  1648388362   168839600 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/execute_memory.sv"
S       732 844424930506658  1648532179   360864300  1648532179   360864300 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/fetch_decode.sv"
S       544 844424930506667  1648606433   776468900  1648606433   776468900 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/registers/memory_writeback.sv"
S       673 844424930593609  1648644872     5764100  1648644872     5764100 "/mnt/d/WorkSpace/Git_Project/RISC-V_CPU/build/../vsrc/pipeline/writeback/writeback.sv"
S  10309096 1407374884513843  1647347066    24420400  1647347066    24420400 "/usr/local/bin/verilator_bin"
S       323 1125899907018702  1648018256   382243200  1648018256   382243200 "src/test/vsrc/common/EICG_wrapper.v"
S      2542 1125899907018704  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/SimJTAG.v"
S       884 1125899907018711  1648018256   383243900  1648018256   383243900 "src/test/vsrc/common/assert.v"
S     17884 1125899907018712  1648018256   384243800  1648018256   384243800 "src/test/vsrc/common/difftest.v"
S      5579 1125899907018720  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.sv"
S      1486 1125899907018724  1648018256   385244200  1648018256   385244200 "src/test/vsrc/common/ram.v"
S      1794 1125899907018726  1648018256   386244100  1648018256   386244100 "src/test/vsrc/common/ref.v"
