# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ForGenerate1_VHDL_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/ForGenerate1_VHDL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:34 on May 16,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/ForGenerate1_VHDL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ForGenerate1_VHDL
# -- Compiling architecture behavior of ForGenerate1_VHDL
# -- Compiling entity MyOr2
# -- Compiling architecture MyOr2_behavior of MyOr2
# End time: 17:13:34 on May 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/simulation/modelsim/ForGenerate1_VHDL.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:13:34 on May 16,2024
# vcom -reportprogress 300 -93 -work work C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/simulation/modelsim/ForGenerate1_VHDL.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ForGenerate1_VHDL_vhd_tst
# -- Compiling architecture ForGenerate1_VHDL_arch of ForGenerate1_VHDL_vhd_tst
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/simulation/modelsim/ForGenerate1_VHDL.vht(34): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/simulation/modelsim/ForGenerate1_VHDL.vht(36): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/simulation/modelsim/ForGenerate1_VHDL.vht(38): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/simulation/modelsim/ForGenerate1_VHDL.vht(40): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/Usuario/Documents/RATT_repositorios/Curso_HDL/Proyectos/ForGenerate1/ForGenerate1_VHDL/simulation/modelsim/ForGenerate1_VHDL.vht(42): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 17:13:34 on May 16,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs="+acc"  ForGenerate1_VHDL_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneive -L rtl_work -L work -voptargs=""+acc"" ForGenerate1_VHDL_vhd_tst 
# Start time: 17:13:35 on May 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.forgenerate1_vhdl_vhd_tst(forgenerate1_vhdl_arch)
# Loading work.forgenerate1_vhdl(behavior)
# Loading work.myor2(myor2_behavior)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50 ns
# End time: 17:14:59 on May 16,2024, Elapsed time: 0:01:24
# Errors: 0, Warnings: 0
