#include <iostream>
#include <cassert>
#include "inst.h"

using namespace std;

inst::inst(int opcode, int32_t arg1, int32_t arg2, int32_t arg3) {
  int32_t dst_reg = 0, src_reg = 0, imm = 0, off = 0;
  switch (opcode) {
    case NOP:
    case EXIT: dst_reg = 0; src_reg = 0; imm = 0; off = 0; break;
    case ADD64XC:
    case LSH64XC:
    case RSH64XC:
    case MOV64XC:
    case ARSH64XC:
    case ADD32XC:
    case LSH32XC:
    case RSH32XC:
    case MOV32XC:
    case ARSH32XC: dst_reg = arg1; src_reg = 0; imm = arg2; off = 0; break;
    case ADD64XY:
    case LSH64XY:
    case RSH64XY:
    case MOV64XY:
    case ARSH64XY:
    case ADD32XY:
    case LSH32XY:
    case RSH32XY:
    case MOV32XY:
    case ARSH32XY: dst_reg = arg1; src_reg = arg2; imm = 0; off = 0; break;
    case LE:
    case BE: dst_reg = arg1; src_reg = 0; imm = arg2; off = 0; break;
    case JA: dst_reg = 0; src_reg = 0; imm = 0; off = arg1; break;
    case JEQXC:
    case JGTXC:
    case JSGTXC: dst_reg = arg1; src_reg = 0; imm = arg2; off = arg3; break;
    case JEQXY:
    case JGTXY:
    case JSGTXY: dst_reg = arg1; src_reg = arg2; imm = 0; off = arg3; break;
    default: cout << "unknown opcode" << endl;
  }
  _opcode = opcode;
  _dst_reg = dst_reg;
  _src_reg = src_reg;
  _imm = imm;
  _off = off;
}

void inst::to_abs_bv(vector<op_t>& abs_vec) const {
  abs_vec.push_back(_opcode);
  abs_vec.push_back(_dst_reg);
  abs_vec.push_back(_src_reg);
  abs_vec.push_back(_off);
  abs_vec.push_back(_imm);
}

int inst::get_opcode_by_idx(int idx) const {
  return idx_2_opcode[idx];
}

int inst::get_operand(int op_index) const {
  assert(op_index < MAX_OP_LEN);
  int operand_type = OPTYPE(_opcode, op_index);
  switch (operand_type) {
    case OP_DST_REG: return _dst_reg;
    case OP_SRC_REG: return _src_reg;
    case OP_OFF: return _off;
    case OP_IMM: return _imm;
    default: cout << "Error: get_operand cannot find operand_type for instruction: ";
      print();
      return 0;
  }
}

void inst::set_imm(int op_value) {
  // if it is the second operand of LE or BE, the op_value is the type index
  if ((_opcode == LE) || (_opcode == BE)) {
    int value_map[3] = {16, 32, 64};
    _imm = value_map[op_value];
  } else {
    _imm = op_value;
  }
}

int32_t inst::get_max_imm() const {
  switch (_opcode) {
    case ADD64XC:
    case MOV64XC:
    case ADD32XC:
    case MOV32XC:
    case JEQXC:
    case JGTXC:
    case JSGTXC: return MAX_IMM;
    case LSH64XC:
    case RSH64XC:
    case ARSH64XC: return MAX_IMM_SH64;
    case LSH32XC:
    case RSH32XC:
    case ARSH32XC: return MAX_IMM_SH32;
    case LE:
    case BE: return TYPES_IMM_ENDIAN;
    default: cout << "Error: no imm in instruction: ";
      print();
      return 0;
  }
}

void inst::set_operand(int op_index, op_t op_value) {
  assert(op_index < MAX_OP_LEN);
  int operand_type = OPTYPE(_opcode, op_index);
  switch (operand_type) {
    case OP_DST_REG: _dst_reg = op_value; return;
    case OP_SRC_REG: _src_reg = op_value; return;
    case OP_OFF: _off = op_value; return;
    case OP_IMM: set_imm(op_value); return;
    default: cout << "Error: set_operand cannot find operand_type for instruction: ";
      print();
      return;
  }
}

string inst::opcode_to_str(int opcode) const {
  switch (opcode) {
    case NOP: return "nop";
    case ADD64XC: return "addxc";
    case ADD64XY: return "addxy";
    case LSH64XC: return "lshxc";
    case LSH64XY: return "lshxy";
    case RSH64XC: return "rshxc";
    case RSH64XY: return "rshxy";
    case MOV64XC: return "movxc";
    case MOV64XY: return "movxy";
    case ARSH64XC: return "arshxc";
    case ARSH64XY: return "arshxy";
    case ADD32XC: return "add32xc";
    case ADD32XY: return "add32xy";
    case LSH32XC: return "lsh32xc";
    case LSH32XY: return "lsh32xy";
    case RSH32XC: return "rsh32xc";
    case RSH32XY: return "rsh32xy";
    case MOV32XC: return "mov32xc";
    case MOV32XY: return "mov32xy";
    case ARSH32XC: return "arsh32xc";
    case ARSH32XY: return "arsh32xy";
    case LE: return "le";
    case BE: return "be";
    case JA: return "ja";
    case JEQXC: return "jeqxc";
    case JEQXY: return "jeqxy";
    case JGTXC: return "jgtxc";
    case JGTXY: return "jgtxy";
    case JSGTXC: return "jsgtxc";
    case JSGTXY: return "jsgtxy";
    case EXIT: return "exit";
    default: return "unknown opcode";
  }
}

void inst::print() const {
  cout << opcode_to_str(_opcode);
  for (int i = 0; i < get_num_operands(); i++) {
    cout << " " << get_operand(i);
  }
  cout << endl;
}

vector<int> inst::get_reg_list() const {
  vector<int> reg_list;
  // Here assume registers are the first operands in one instruction
  for (int i = 0; i < get_insn_num_regs(); i++)
    reg_list.push_back(get_operand(i));
  return reg_list;
}

inst& inst::operator=(const inst &rhs) {
  _opcode = rhs._opcode;
  _dst_reg = rhs._dst_reg;
  _src_reg = rhs._src_reg;
  _off = rhs._off;
  _imm = rhs._imm;
  return *this;
}

bool inst::operator==(const inst &x) const {
  return ((_opcode == x._opcode) &&
          (_dst_reg == x._dst_reg) &&
          (_src_reg == x._src_reg) &&
          (_off == x._off) &&
          (_imm == x._imm));
}

// For jmp opcode, it can only jump forward
// TODO: modify the name
int32_t inst::get_max_operand_val(int op_index, int inst_index) const {
  int operand_type = OPTYPE(_opcode, op_index);
  switch (operand_type) {
    case OP_UNUSED: return 0;
    case OP_DST_REG: return NUM_REGS;
    case OP_SRC_REG: return NUM_REGS;
    case OP_OFF: return min((int32_t)MAX_OFF, MAX_PROG_LEN - inst_index - 1);
    case OP_IMM: return get_max_imm();
    default: cout << "Error: cannot find operand_type for instruction: ";
      // print();
      return 0;
  }
}

int inst::get_jmp_dis() const {
  switch (get_opcode_type()) {
    case (OP_UNCOND_JMP): return _off;
    case (OP_COND_JMP): return _off;
    default: cout << "Error: opcode is not jmp" << endl; return 0;
  }
}

void inst::insert_jmp_opcodes(unordered_set<int>& jmp_set) const {
  jmp_set.insert(JA);
  jmp_set.insert(JEQXC);
  jmp_set.insert(JEQXY);
  jmp_set.insert(JGTXC);
  jmp_set.insert(JGTXY);
  jmp_set.insert(JSGTXC);
  jmp_set.insert(JSGTXY);
}

int inst::inst_output_opcode_type() const {
  switch (_opcode) {
    case EXIT: return RET_X;
    default: /* cout << "Error: opcode is not EXIT" << endl; */ return RET_X;
  }
}

int inst::inst_output() const {
  switch (_opcode) {
    case EXIT: return 0;
    default: /* cout << "Error: opcode is not EXIT" << endl; */ return 0;
  }
}

bool inst::is_real_inst() const {
  if (_opcode == NOP) return false;
  return true;
}

void inst::set_as_nop_inst() {
  _opcode = NOP;
  _dst_reg = 0;
  _src_reg = 0;
  _off = 0;
  _imm = 0;
}

// z3 64-bit bv
#define NEWDST newDst
#define CURDST curDst
#define CURSRC curSrc
#define IMM to_expr(imm)
#define CURSRC_L6 (CURSRC & to_expr((int64_t)0x3f))
#define CURSRC_L5 (CURSRC & to_expr((int64_t)0x1f))

z3::expr inst::smt_inst(smt_var& sv) const {
  // check whether opcode is valid. If invalid, curDst cannot be updated to get newDst
  // If opcode is valid, then define curDst, curSrc, imm and newDst
  if (get_opcode_type() != OP_OTHERS) return string_to_expr("false");
  // Get curDst, curSrc, imm and newDst at the begining to avoid using switch case to
  // get some of these values for different opcodes. Should get curDst and curSrc before
  // updating curDst (curSrc may be the same reg as curDst)
  z3::expr curDst = sv.get_cur_reg_var(_dst_reg);
  z3::expr curSrc = sv.get_cur_reg_var(_src_reg);
  z3::expr newDst = sv.update_reg_var(_dst_reg);
  int64_t imm = (int64_t)_imm;

  switch (_opcode) {
    case ADD64XC: return predicate_add(CURDST, IMM, NEWDST);
    case ADD64XY: return predicate_add(CURDST, CURSRC, NEWDST);
    case LSH64XC: return predicate_lsh(CURDST, IMM, NEWDST);
    case LSH64XY: return predicate_lsh(CURDST, CURSRC_L6, NEWDST);
    case RSH64XC: return predicate_rsh(CURDST, IMM, NEWDST);
    case RSH64XY: return predicate_rsh(CURDST, CURSRC_L6, NEWDST);
    case MOV64XC: return predicate_mov(IMM, NEWDST);
    case MOV64XY: return predicate_mov(CURSRC, NEWDST);
    case ARSH64XC: return predicate_arsh(CURDST, IMM, NEWDST);
    case ARSH64XY: return predicate_arsh(CURDST, CURSRC_L6, NEWDST);
    case ADD32XC: return predicate_add32(CURDST, IMM, NEWDST);
    case ADD32XY: return predicate_add32(CURDST, CURSRC, NEWDST);
    case LSH32XC: return predicate_lsh32(CURDST, IMM, NEWDST);
    case LSH32XY: return predicate_lsh32(CURDST, CURSRC_L5, NEWDST);
    case RSH32XC: return predicate_rsh32(CURDST, IMM, NEWDST);
    case RSH32XY: return predicate_rsh32(CURDST, CURSRC_L5, NEWDST);
    case MOV32XC: return predicate_mov32(IMM, NEWDST);
    case MOV32XY: return predicate_mov32(CURSRC, NEWDST);
    case ARSH32XC: return predicate_arsh32(CURDST, IMM, NEWDST);
    case ARSH32XY: return predicate_arsh32(CURDST, CURSRC_L5, NEWDST);
    case LE:
      switch (imm) {
        case 16: return predicate_le16(CURDST, NEWDST);
        case 32: return predicate_le32(CURDST, NEWDST);
        case 64: return predicate_le64(CURDST, NEWDST);
        default: cout << "Error: imm " << imm << " is not 16, 32, 64" << endl;
          return string_to_expr("false");
      }
    case BE:
      switch (imm) {
        case 16: return predicate_be16(CURDST, NEWDST);
        case 32: return predicate_be32(CURDST, NEWDST);
        case 64: return predicate_be64(CURDST, NEWDST);
        default: cout << "Error: imm " << imm << " is not 16, 32, 64" << endl;
          return string_to_expr("false");
      }
    default: return string_to_expr("false");
  }
}

z3::expr inst::smt_inst_jmp(smt_var& sv) const {
  // If opcode is valid, then define curDst, curSrc, imm
  if (get_opcode_type() != OP_COND_JMP) return string_to_expr("false");
  z3::expr curDst = sv.get_cur_reg_var(_dst_reg);
  z3::expr curSrc = sv.get_cur_reg_var(_src_reg);
  int64_t imm = (int64_t)_imm;

  switch (_opcode) {
    case JEQXC: return (CURDST == IMM);
    case JEQXY: return (CURDST == CURSRC);
    case JGTXC: return (ugt(CURDST, IMM));
    case JGTXY: return (ugt(CURDST, CURSRC));
    case JSGTXC: return (CURDST > IMM);
    case JSGTXY: return (CURDST > CURSRC);
    default: return string_to_expr("false");
  }
}

int opcode_2_idx(int opcode) {
  switch (opcode) {
    case NOP: return IDX_NOP;
    case ADD64XC: return IDX_ADD64XC;
    case ADD64XY: return IDX_ADD64XY;
    case LSH64XC: return IDX_LSH64XC;
    case LSH64XY: return IDX_LSH64XY;
    case RSH64XC: return IDX_RSH64XC;
    case RSH64XY: return IDX_RSH64XY;
    case MOV64XC: return IDX_MOV64XC;
    case MOV64XY: return IDX_MOV64XY;
    case ARSH64XC: return IDX_ARSH64XC;
    case ARSH64XY: return IDX_ARSH64XY;
    case ADD32XC: return IDX_ADD32XC;
    case ADD32XY: return IDX_ADD32XY;
    case LSH32XC: return IDX_LSH32XC;
    case LSH32XY: return IDX_LSH32XY;
    case RSH32XC: return IDX_RSH32XC;
    case RSH32XY: return IDX_RSH32XY;
    case MOV32XC: return IDX_MOV32XC;
    case MOV32XY: return IDX_MOV32XY;
    case ARSH32XC: return IDX_ARSH32XC;
    case ARSH32XY: return IDX_ARSH32XY;
    case LE: return IDX_LE;
    case BE: return IDX_BE;
    case JA: return IDX_JA;
    case JEQXC: return IDX_JEQXC;
    case JEQXY: return IDX_JEQXY;
    case JGTXC: return IDX_JGTXC;
    case JGTXY: return IDX_JGTXY;
    case JSGTXC: return IDX_JSGTXC;
    case JSGTXY: return IDX_JSGTXY;
    case EXIT: return IDX_EXIT;
    default: cout << "unknown opcode" << endl; return 0;
  }
}

string inst::get_bytecode_str() const {
  return ("{"
          + to_string(_opcode) + ", " + to_string(_dst_reg) + ", "
          + to_string(_src_reg) + ", " + to_string(_off) + ", "
          + to_string(_imm)
          + "}");
}

int64_t interpret(inst* program, int length, prog_state &ps, int64_t input) {
#undef IMM
// type: int64_t
#define DST ps.regs[insn->_dst_reg]
#define SRC ps.regs[insn->_src_reg]
#define IMM (int64_t)insn->_imm
#define SRC_L6 L6(SRC)
#define SRC_L5 L5(SRC)
#define OFF (int64_t)insn->_off

// type: uint64_t
#define UDST (uint64_t)DST
#define USRC (uint64_t)SRC
#define UIMM (uint64_t)IMM

#define ALU_UNARY(OPCODE, OP, OPERAND)                             \
  INSN_##OPCODE:                                                   \
    DST = compute_##OP(OPERAND);                                   \
    CONT;

#define ALU_BINARY(OPCODE, OP, OPERAND1, OPERAND2)                 \
  INSN_##OPCODE:                                                   \
    DST = compute_##OP(OPERAND1, OPERAND2);                        \
    CONT;

#define BYTESWAP(OPCODE, OP)                                       \
  INSN_##OPCODE:                                                   \
    switch (IMM) {                                                 \
      case 16: DST = compute_##OP##16(DST);break;                  \
      case 32: DST = compute_##OP##32(DST);break;                  \
      case 64: DST = compute_##OP##64(DST);break;                  \
      default: cout << "[Error] imm " << IMM                       \
                    << " is not 16, 32, 64" << endl;               \
               break;                                              \
    }                                                              \
    CONT;

#define COND_JMP(OPCODE, OP, OPERAND1, OPERAND2)                   \
  INSN_##OPCODE:                                                   \
    if (OPERAND1 OP OPERAND2)                                      \
      insn += OFF;                                                 \
  CONT;

  inst* insn = program;
  ps.clear();
  ps.regs[1] = input;

  static void *jumptable[NUM_INSTR] = {
    [IDX_NOP]      = && INSN_NOP,
    [IDX_ADD64XC]  = && INSN_ADD64XC,
    [IDX_ADD64XY]  = && INSN_ADD64XY,
    [IDX_LSH64XC]  = && INSN_LSH64XC,
    [IDX_LSH64XY]  = && INSN_LSH64XY,
    [IDX_RSH64XC]  = && INSN_RSH64XC,
    [IDX_RSH64XY]  = && INSN_RSH64XY,
    [IDX_MOV64XC]  = && INSN_MOV64XC,
    [IDX_MOV64XY]  = && INSN_MOV64XY,
    [IDX_ARSH64XC] = && INSN_ARSH64XC,
    [IDX_ARSH64XY] = && INSN_ARSH64XY,
    [IDX_ADD32XC]  = && INSN_ADD32XC,
    [IDX_ADD32XY]  = && INSN_ADD32XY,
    [IDX_LSH32XC]  = && INSN_LSH32XC,
    [IDX_LSH32XY]  = && INSN_LSH32XY,
    [IDX_RSH32XC]  = && INSN_RSH32XC,
    [IDX_RSH32XY]  = && INSN_RSH32XY,
    [IDX_MOV32XC]  = && INSN_MOV32XC,
    [IDX_MOV32XY]  = && INSN_MOV32XY,
    [IDX_ARSH32XC] = && INSN_ARSH32XC,
    [IDX_ARSH32XY] = && INSN_ARSH32XY,
    [IDX_LE]       = && INSN_LE,
    [IDX_BE]       = && INSN_BE,
    [IDX_JA]       = && INSN_JA,
    [IDX_JEQXC]    = && INSN_JEQXC,
    [IDX_JEQXY]    = && INSN_JEQXY,
    [IDX_JGTXC]    = && INSN_JGTXC,
    [IDX_JGTXY]    = && INSN_JGTXY,
    [IDX_JSGTXC]   = && INSN_JSGTXC,
    [IDX_JSGTXY]   = && INSN_JSGTXY,
    [IDX_EXIT]     = && INSN_EXIT,
  };

#define CONT {                                                     \
      insn++;                                                      \
      if (insn < program + length) {                               \
        goto *jumptable[opcode_2_idx(insn->_opcode)];              \
      } else goto out;                                             \
  }

select_insn:
  goto *jumptable[opcode_2_idx(insn->_opcode)];

INSN_NOP:
  CONT;

  ALU_UNARY(MOV64XC, mov, IMM)
  ALU_UNARY(MOV64XY, mov, SRC)
  ALU_BINARY(ADD64XC, add, DST, IMM)
  ALU_BINARY(ADD64XY, add, DST, SRC)
  ALU_BINARY(LSH64XC, lsh, DST, IMM)
  ALU_BINARY(LSH64XY, lsh, DST, SRC_L6)
  ALU_BINARY(RSH64XC, rsh, DST, IMM)
  ALU_BINARY(RSH64XY, rsh, DST, SRC_L6)
  ALU_BINARY(ARSH64XC, arsh, DST, IMM)
  ALU_BINARY(ARSH64XY, arsh, DST, SRC_L6)

  ALU_UNARY(MOV32XC, mov32, IMM)
  ALU_UNARY(MOV32XY, mov32, SRC)
  ALU_BINARY(ADD32XC, add32, DST, IMM)
  ALU_BINARY(ADD32XY, add32, DST, SRC)
  ALU_BINARY(LSH32XC, lsh32, DST, IMM)
  ALU_BINARY(LSH32XY, lsh32, DST, SRC_L5)
  ALU_BINARY(RSH32XC, rsh32, DST, IMM)
  ALU_BINARY(RSH32XY, rsh32, DST, SRC_L5)
  ALU_BINARY(ARSH32XC, arsh32, DST, IMM)
  ALU_BINARY(ARSH32XY, arsh32, DST, SRC_L5)

  BYTESWAP(LE, le)
  BYTESWAP(BE, be)

INSN_JA:
  insn += OFF;
  CONT;

  COND_JMP(JEQXC, ==, DST, IMM)
  COND_JMP(JEQXY, ==, DST, SRC)
  COND_JMP(JGTXC, >, UDST, UIMM)
  COND_JMP(JGTXY, >, UDST, USRC)
  COND_JMP(JSGTXC, >, DST, IMM)
  COND_JMP(JSGTXY, >, DST, SRC)

INSN_EXIT:
  return ps.regs[0];

error_label:
  cout << "Error in processing instruction; unknown opcode" << endl;
  return -1;

out:
  //cout << "Error: program terminated without RET; returning R0" << endl;
  return ps.regs[0]; /* return default R0 value */
}
