INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/usr/usr.srcs/sources_1/new/usr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/FPGA_lab/lab/usr/usr.srcs/sim_1/new/usr_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module usr_tb
