$date
	Fri Nov 12 15:41:44 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module invert_tb $end
$var reg 1 ! clk $end
$var reg 1 " start $end
$var reg 8 # x [7:0] $end
$var reg 8 $ y [7:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b101 $
bx #
1"
1!
$end
#1
