v 20220529 2
C 3900 4400 1 0 0 in-1.sym
{
T 3900 4900 5 10 0 0 0 0 1
footprint=anchor
T 3900 4700 5 10 0 0 0 0 1
device=INPUT
T 3900 4500 5 10 1 1 0 7 1
refdes=P6
}
C 3900 4200 1 0 0 in-1.sym
{
T 3900 4700 5 10 0 0 0 0 1
footprint=anchor
T 3900 4500 5 10 0 0 0 0 1
device=INPUT
T 3900 4300 5 10 1 1 0 7 1
refdes=P7
}
N 5300 4300 5500 4300 4
{
T 5550 4300 5 10 1 1 0 1 1
netname=OE
}
C 1500 5200 1 0 0 in-1.sym
{
T 1500 5700 5 10 0 0 0 0 1
footprint=anchor
T 1500 5500 5 10 0 0 0 0 1
device=INPUT
T 1500 5300 5 10 1 1 0 7 1
refdes=P0#
}
C 1500 4800 1 0 0 in-1.sym
{
T 1500 5300 5 10 0 0 0 0 1
footprint=anchor
T 1500 5100 5 10 0 0 0 0 1
device=INPUT
T 1500 4900 5 10 1 1 0 7 1
refdes=P1#
}
C 1500 4400 1 0 0 in-1.sym
{
T 1500 4900 5 10 0 0 0 0 1
footprint=anchor
T 1500 4700 5 10 0 0 0 0 1
device=INPUT
T 1500 4500 5 10 1 1 0 7 1
refdes=P2#
}
C 1500 5400 1 0 0 in-1.sym
{
T 1500 5900 5 10 0 0 0 0 1
footprint=anchor
T 1500 5700 5 10 0 0 0 0 1
device=INPUT
T 1500 5500 5 10 1 1 0 7 1
refdes=P0
}
C 1500 5000 1 0 0 in-1.sym
{
T 1500 5500 5 10 0 0 0 0 1
footprint=anchor
T 1500 5300 5 10 0 0 0 0 1
device=INPUT
T 1500 5100 5 10 1 1 0 7 1
refdes=P1
}
C 1500 4600 1 0 0 in-1.sym
{
T 1500 5100 5 10 0 0 0 0 1
footprint=anchor
T 1500 4900 5 10 0 0 0 0 1
device=INPUT
T 1500 4700 5 10 1 1 0 7 1
refdes=P2
}
C 2300 6400 1 0 0 gnd-1.sym
C 5800 6400 1 0 0 gnd-1.sym
C 8900 3900 1 0 0 gnd-1.sym
C 11100 3900 1 0 0 gnd-1.sym
C 13300 3900 1 0 0 gnd-1.sym
C 6700 1200 1 0 0 gnd-1.sym
C 8900 1200 1 0 0 gnd-1.sym
C 11100 1200 1 0 0 gnd-1.sym
N 5900 5200 6100 5200 4
{
T 5850 5200 5 10 1 1 0 7 1
netname=B0
}
C 3900 4000 1 0 0 in-1.sym
{
T 3900 4500 5 10 0 0 0 0 1
footprint=anchor
T 3900 4300 5 10 0 0 0 0 1
device=INPUT
T 3900 4100 5 10 1 1 0 7 1
refdes=PR#
}
C 7600 5200 1 90 0 out-1.sym
{
T 7100 5200 5 10 0 0 90 0 1
footprint=anchor
T 7300 5200 5 10 0 0 90 0 1
device=OUTPUT
T 7500 5800 5 10 1 1 0 3 1
refdes=O0
}
C 9800 5200 1 90 0 out-1.sym
{
T 9300 5200 5 10 0 0 90 0 1
footprint=anchor
T 9500 5200 5 10 0 0 90 0 1
device=OUTPUT
T 9700 5800 5 10 1 1 0 3 1
refdes=O1
}
C 12000 5200 1 90 0 out-1.sym
{
T 11500 5200 5 10 0 0 90 0 1
footprint=anchor
T 11700 5200 5 10 0 0 90 0 1
device=OUTPUT
T 11900 5800 5 10 1 1 0 3 1
refdes=O2
}
C 14200 5200 1 90 0 out-1.sym
{
T 13700 5200 5 10 0 0 90 0 1
footprint=anchor
T 13900 5200 5 10 0 0 90 0 1
device=OUTPUT
T 14100 5800 5 10 1 1 0 3 1
refdes=O3
}
C 9800 2500 1 90 0 out-1.sym
{
T 9300 2500 5 10 0 0 90 0 1
footprint=anchor
T 9500 2500 5 10 0 0 90 0 1
device=OUTPUT
T 9700 3100 5 10 1 1 0 3 1
refdes=O5
}
C 7600 2500 1 90 0 out-1.sym
{
T 7100 2500 5 10 0 0 90 0 1
footprint=anchor
T 7300 2500 5 10 0 0 90 0 1
device=OUTPUT
T 7500 3100 5 10 1 1 0 3 1
refdes=O4
}
C 12000 2500 1 90 0 out-1.sym
{
T 11500 2500 5 10 0 0 90 0 1
footprint=anchor
T 11700 2500 5 10 0 0 90 0 1
device=OUTPUT
T 11900 3100 5 10 1 1 0 3 1
refdes=O6
}
C 14200 2500 1 90 0 out-1.sym
{
T 13700 2500 5 10 0 0 90 0 1
footprint=anchor
T 13900 2500 5 10 0 0 90 0 1
device=OUTPUT
T 14100 3100 5 10 1 1 0 3 1
refdes=O7
}
C 6600 6100 1 0 0 vdd-1.sym
C 8800 6100 1 0 0 vdd-1.sym
C 11000 6100 1 0 0 vdd-1.sym
C 13200 6100 1 0 0 vdd-1.sym
C 6600 3400 1 0 0 vdd-1.sym
C 8800 3400 1 0 0 vdd-1.sym
C 11000 3400 1 0 0 vdd-1.sym
C 13200 3400 1 0 0 vdd-1.sym
C 6700 3900 1 0 0 gnd-1.sym
C 13300 1200 1 0 0 gnd-1.sym
C 4600 4800 1 0 0 vdd-1.sym
C 5000 6600 1 0 0 in-1.sym
{
T 5000 7100 5 10 0 0 0 0 1
footprint=anchor
T 5000 6900 5 10 0 0 0 0 1
device=INPUT
T 5000 6700 5 10 1 1 0 7 1
refdes=GND
}
N 1600 9500 1400 9500 4
{
T 1350 9500 5 10 1 1 0 7 1
netname=B0
}
N 1600 9300 1400 9300 4
{
T 1350 9300 5 10 1 1 0 7 1
netname=B1
}
N 1600 9100 1400 9100 4
{
T 1350 9100 5 10 1 1 0 7 1
netname=B2
}
N 1600 8900 1400 8900 4
{
T 1350 8900 5 10 1 1 0 7 1
netname=B3
}
N 1600 8700 1400 8700 4
{
T 1350 8700 5 10 1 1 0 7 1
netname=B4
}
N 1600 8500 1400 8500 4
{
T 1350 8500 5 10 1 1 0 7 1
netname=B5
}
N 1600 8300 1400 8300 4
{
T 1350 8300 5 10 1 1 0 7 1
netname=B6
}
N 1600 8100 1400 8100 4
{
T 1350 8100 5 10 1 1 0 7 1
netname=B7
}
N 5100 9500 4900 9500 4
{
T 4850 9500 5 10 1 1 0 7 1
netname=B0
}
N 5100 9300 4900 9300 4
{
T 4850 9300 5 10 1 1 0 7 1
netname=B1
}
N 5100 9100 4900 9100 4
{
T 4850 9100 5 10 1 1 0 7 1
netname=B2
}
N 5100 8900 4900 8900 4
{
T 4850 8900 5 10 1 1 0 7 1
netname=B3
}
N 5100 8700 4900 8700 4
{
T 4850 8700 5 10 1 1 0 7 1
netname=B4
}
N 5100 8500 4900 8500 4
{
T 4850 8500 5 10 1 1 0 7 1
netname=B5
}
N 5100 8300 4900 8300 4
{
T 4850 8300 5 10 1 1 0 7 1
netname=B6
}
N 5100 8100 4900 8100 4
{
T 4850 8100 5 10 1 1 0 7 1
netname=B7
}
N 8100 5200 8300 5200 4
{
T 8050 5200 5 10 1 1 0 7 1
netname=B1
}
N 10300 5200 10500 5200 4
{
T 10250 5200 5 10 1 1 0 7 1
netname=B2
}
N 12500 5200 12700 5200 4
{
T 12450 5200 5 10 1 1 0 7 1
netname=B3
}
N 5900 2500 6100 2500 4
{
T 5850 2500 5 10 1 1 0 7 1
netname=B4
}
N 8100 2500 8300 2500 4
{
T 8050 2500 5 10 1 1 0 7 1
netname=B5
}
N 10300 2500 10500 2500 4
{
T 10250 2500 5 10 1 1 0 7 1
netname=B6
}
N 12500 2500 12700 2500 4
{
T 12450 2500 5 10 1 1 0 7 1
netname=B7
}
N 5600 6700 5900 6700 4
N 7500 4600 7700 4600 4
{
T 7750 4600 5 10 1 1 0 1 1
netname=OE
}
C 1600 6700 1 0 0 rom16byte.sym
{
T 2400 7875 5 8 1 1 0 4 1
source=rom16byte.sch
T 2400 8800 5 10 1 1 0 3 1
refdes=A
}
C 5100 6700 1 0 0 rom16byte.sym
{
T 5900 7875 5 8 1 1 0 4 1
source=rom16byte.sch
T 5900 8800 5 10 1 1 0 3 1
refdes=B
}
C 6100 4200 1 0 0 romio.sym
{
T 6800 5400 5 10 1 1 0 4 1
source=romio.sch
T 6800 4900 5 10 1 1 0 4 1
refdes=S0
}
C 8300 4200 1 0 0 romio.sym
{
T 9000 5400 5 10 1 1 0 4 1
source=romio.sch
T 9000 4900 5 10 1 1 0 4 1
refdes=S1
}
C 10500 4200 1 0 0 romio.sym
{
T 11200 5400 5 10 1 1 0 4 1
source=romio.sch
T 11200 4900 5 10 1 1 0 4 1
refdes=S2
}
C 12700 4200 1 0 0 romio.sym
{
T 13400 5400 5 10 1 1 0 4 1
source=romio.sch
T 13400 4900 5 10 1 1 0 4 1
refdes=S3
}
C 6100 1500 1 0 0 romio.sym
{
T 6800 2700 5 10 1 1 0 4 1
source=romio.sch
T 6800 2200 5 10 1 1 0 4 1
refdes=S4
}
C 8300 1500 1 0 0 romio.sym
{
T 9000 2700 5 10 1 1 0 4 1
source=romio.sch
T 9000 2200 5 10 1 1 0 4 1
refdes=S5
}
C 10500 1500 1 0 0 romio.sym
{
T 11200 2700 5 10 1 1 0 4 1
source=romio.sch
T 11200 2200 5 10 1 1 0 4 1
refdes=S6
}
C 12700 1500 1 0 0 romio.sym
{
T 13400 2700 5 10 1 1 0 4 1
source=romio.sch
T 13400 2200 5 10 1 1 0 4 1
refdes=S7
}
C 4500 3800 1 0 0 nor3.sym
{
T 4900 4300 5 10 1 1 0 4 1
refdes=H
}
C 4700 3500 1 0 0 gnd-1.sym
N 1400 7700 1600 7700 4
{
T 1350 7700 5 10 1 1 0 7 1
netname=P0
}
N 1400 7500 1600 7500 4
{
T 1350 7500 5 10 1 1 0 7 1
netname=P1
}
N 1400 7100 1600 7100 4
{
T 1350 7100 5 10 1 1 0 7 1
netname=P3
}
N 1400 7300 1600 7300 4
{
T 1350 7300 5 10 1 1 0 7 1
netname=P2
}
N 4900 7700 5100 7700 4
{
T 4850 7700 5 10 1 1 0 7 1
netname=P0
}
N 4900 7500 5100 7500 4
{
T 4850 7500 5 10 1 1 0 7 1
netname=P1
}
N 4900 7100 5100 7100 4
{
T 4850 7100 5 10 1 1 0 7 1
netname=P3
}
N 4900 7300 5100 7300 4
{
T 4850 7300 5 10 1 1 0 7 1
netname=P2
}
N 3400 7700 3200 7700 4
{
T 3450 7700 5 10 1 1 0 1 1
netname=P0#
}
N 3400 7500 3200 7500 4
{
T 3450 7500 5 10 1 1 0 1 1
netname=P1#
}
N 3400 7100 3200 7100 4
{
T 3450 7100 5 10 1 1 0 1 1
netname=P3#
}
N 3400 7300 3200 7300 4
{
T 3450 7300 5 10 1 1 0 1 1
netname=P2#
}
N 6900 7500 6700 7500 4
{
T 6950 7500 5 10 1 1 0 1 1
netname=P1#
}
N 6900 7700 6700 7700 4
{
T 6950 7700 5 10 1 1 0 1 1
netname=P0#
}
N 6900 7100 6700 7100 4
{
T 6950 7100 5 10 1 1 0 1 1
netname=P3#
}
N 6900 7300 6700 7300 4
{
T 6950 7300 5 10 1 1 0 1 1
netname=P2#
}
C 1500 4000 1 0 0 in-1.sym
{
T 1500 4500 5 10 0 0 0 0 1
footprint=anchor
T 1500 4300 5 10 0 0 0 0 1
device=INPUT
T 1500 4100 5 10 1 1 0 7 1
refdes=P3#
}
C 1500 4200 1 0 0 in-1.sym
{
T 1500 4700 5 10 0 0 0 0 1
footprint=anchor
T 1500 4500 5 10 0 0 0 0 1
device=INPUT
T 1500 4300 5 10 1 1 0 7 1
refdes=P3
}
N 9700 4600 9900 4600 4
{
T 9950 4600 5 10 1 1 0 1 1
netname=OE
}
N 11900 4600 12100 4600 4
{
T 12150 4600 5 10 1 1 0 1 1
netname=OE
}
N 14100 4600 14300 4600 4
{
T 14350 4600 5 10 1 1 0 1 1
netname=OE
}
N 7500 1900 7700 1900 4
{
T 7750 1900 5 10 1 1 0 1 1
netname=OE
}
N 9700 1900 9900 1900 4
{
T 9950 1900 5 10 1 1 0 1 1
netname=OE
}
N 11900 1900 12100 1900 4
{
T 12150 1900 5 10 1 1 0 1 1
netname=OE
}
N 14100 1900 14300 1900 4
{
T 14350 1900 5 10 1 1 0 1 1
netname=OE
}
N 3400 8100 3200 8100 4
{
T 3450 8100 5 10 1 1 0 1 1
netname=H0
}
N 6900 8100 6700 8100 4
{
T 6950 8100 5 10 1 1 0 1 1
netname=H1
}
N 2300 5300 2100 5300 4
{
T 2350 5300 5 10 1 1 0 1 1
netname=P0#
}
N 2300 4900 2100 4900 4
{
T 2350 4900 5 10 1 1 0 1 1
netname=P1#
}
N 2300 4100 2100 4100 4
{
T 2350 4100 5 10 1 1 0 1 1
netname=P3#
}
N 2300 4500 2100 4500 4
{
T 2350 4500 5 10 1 1 0 1 1
netname=P2#
}
N 2300 5500 2100 5500 4
{
T 2350 5500 5 10 1 1 0 1 1
netname=P0
}
N 2300 5100 2100 5100 4
{
T 2350 5100 5 10 1 1 0 1 1
netname=P1
}
N 2300 4300 2100 4300 4
{
T 2350 4300 5 10 1 1 0 1 1
netname=P3
}
N 2300 4700 2100 4700 4
{
T 2350 4700 5 10 1 1 0 1 1
netname=P2
}
C 1850 3050 1 0 0 in-1.sym
{
T 1850 3550 5 10 0 0 0 0 1
footprint=anchor
T 1850 3350 5 10 0 0 0 0 1
device=INPUT
T 1850 3150 5 10 1 1 0 7 1
refdes=P5
}
C 1950 2250 1 0 0 in-1.sym
{
T 1950 2750 5 10 0 0 0 0 1
footprint=anchor
T 1950 2550 5 10 0 0 0 0 1
device=INPUT
T 1750 2350 5 10 1 1 0 1 1
refdes=P4
}
C 4550 2250 1 0 1 in-1.sym
{
T 4550 2750 5 10 0 0 0 6 1
footprint=anchor
T 4550 2550 5 10 0 0 0 6 1
device=INPUT
T 4550 2350 5 10 1 1 0 1 1
refdes=P4#
}
C 2850 2850 1 0 0 pmos-switch.sym
{
T 3075 3150 5 10 1 1 0 1 1
refdes=M1
T 2950 3650 5 10 0 1 0 0 1
value=PMOS_switch
T 3350 3450 5 10 0 1 0 0 1
footprint=sot23-pmos
T 4350 3450 5 10 0 1 0 0 1
device=PMOS
}
C 2550 2050 1 0 0 pmos-switch.sym
{
T 2775 2350 5 10 1 1 0 1 1
refdes=M2
T 2650 2850 5 10 0 1 0 0 1
value=PMOS_switch
T 3050 2650 5 10 0 1 0 0 1
footprint=sot23-pmos
T 4050 2650 5 10 0 1 0 0 1
device=PMOS
}
C 3950 2050 1 0 1 pmos-switch.sym
{
T 3725 2350 5 10 1 1 0 7 1
refdes=M3
T 3850 2850 5 10 0 1 0 6 1
value=PMOS_switch
T 3450 2650 5 10 0 1 0 6 1
footprint=sot23-pmos
T 2450 2650 5 10 0 1 0 6 1
device=PMOS
}
N 3250 3350 3250 3450 4
N 2950 2550 3550 2550 4
{
T 3250 2525 5 6 1 1 0 5 1
netname=x
}
N 3250 2950 3250 2550 4
N 2450 3150 2850 3150 4
N 2950 1950 2950 2150 4
{
T 2950 1950 5 10 1 1 0 5 1
netname=H0
}
N 3550 1950 3550 2150 4
{
T 3550 1950 5 10 1 1 0 5 1
netname=H1
}
C 3050 3450 1 0 0 vdd-1.sym
C 1900 5900 1 0 0 vdd-1.sym
C 1500 5800 1 0 0 in-1.sym
{
T 1500 6300 5 10 0 0 0 0 1
footprint=anchor
T 1500 6100 5 10 0 0 0 0 1
device=INPUT
T 1500 5900 5 10 1 1 0 7 1
refdes=Vdd
}
T 2800 5900 18 10 1 0 0 0 1
TODO: Rationalise decode & OE.
