Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Nov 25 10:35:08 2025
| Host         : DESKTOP-E28LK6R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file GPIO_demo_timing_summary_postroute_physopted.rpt -pb GPIO_demo_timing_summary_postroute_physopted.pb -rpx GPIO_demo_timing_summary_postroute_physopted.rpx
| Design       : GPIO_demo
| Device       : 7s25-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.004        0.000                      0                 5000        0.042        0.000                      0                 5000        4.500        0.000                       0                  2102  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.004        0.000                      0                 5000        0.042        0.000                      0                 5000        4.500        0.000                       0                  2102  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[28][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[26][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.951ns  (logic 1.716ns (17.244%)  route 8.235ns (82.756%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.976ns = ( 14.976 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.563     5.209    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  inst_LogicUnit/registers_reg[28][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  inst_LogicUnit/registers_reg[28][30]/Q
                         net (fo=2, routed)           1.124     6.789    inst_LogicUnit/registers_reg[28]_7[30]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.913 r  inst_LogicUnit/a_sub[30]_i_10/O
                         net (fo=1, routed)           0.000     6.913    inst_LogicUnit/a_sub[30]_i_10_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.130 r  inst_LogicUnit/a_sub_reg[30]_i_4/O
                         net (fo=1, routed)           0.848     7.978    inst_LogicUnit/a_sub_reg[30]_i_4_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.277 r  inst_LogicUnit/a_sub[30]_i_2/O
                         net (fo=44, routed)          1.577     9.854    inst_LogicUnit/registers[0]_35[30]
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.978 f  inst_LogicUnit/registers[3][14]_i_30/O
                         net (fo=5, routed)           1.071    11.049    inst_LogicUnit/registers[3][14]_i_30_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.173 r  inst_LogicUnit/registers[3][14]_i_25/O
                         net (fo=4, routed)           1.064    12.237    inst_LogicUnit/registers[3][14]_i_25_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.361 r  inst_LogicUnit/registers[3][14]_i_15_comp/O
                         net (fo=1, routed)           0.580    12.941    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.065 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.889    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.013 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.147    15.160    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  inst_LogicUnit/registers_reg[26][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.514    14.976    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  inst_LogicUnit/registers_reg[26][14]/C
                         clock pessimism              0.264    15.240    
                         clock uncertainty           -0.035    15.204    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.040    15.164    inst_LogicUnit/registers_reg[26][14]
  -------------------------------------------------------------------
                         required time                         15.164    
                         arrival time                         -15.160    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[7][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.950ns  (logic 1.743ns (17.518%)  route 8.207ns (82.482%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          1.632     5.042    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X37Y45         FDRE                                         r  inst_LogicUnit/registers_reg[7][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  inst_LogicUnit/registers_reg[7][24]/Q
                         net (fo=2, routed)           1.178     6.676    inst_LogicUnit/registers_reg_n_0_[7][24]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.800 f  inst_LogicUnit/a_sub[24]_i_14/O
                         net (fo=1, routed)           0.000     6.800    inst_LogicUnit/a_sub[24]_i_14_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     7.045 f  inst_LogicUnit/a_sub_reg[24]_i_6/O
                         net (fo=1, routed)           0.784     7.829    inst_LogicUnit/a_sub_reg[24]_i_6_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.127 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.855    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.979 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=6, routed)           1.338    11.317    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.441 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=2, routed)           0.668    12.109    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.233 f  inst_LogicUnit/registers[3][16]_i_15/O
                         net (fo=1, routed)           0.717    12.950    inst_LogicUnit/registers[3][16]_i_15_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.074 f  inst_LogicUnit/registers[3][16]_i_5/O
                         net (fo=1, routed)           0.717    13.791    inst_LogicUnit/registers[3][16]_i_5_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.915 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          1.076    14.991    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X25Y45         FDRE                                         r  inst_LogicUnit/registers_reg[6][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.447    14.909    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X25Y45         FDRE                                         r  inst_LogicUnit/registers_reg[6][16]/C
                         clock pessimism              0.172    15.081    
                         clock uncertainty           -0.035    15.045    
    SLICE_X25Y45         FDRE (Setup_fdre_C_D)       -0.043    15.002    inst_LogicUnit/registers_reg[6][16]
  -------------------------------------------------------------------
                         required time                         15.002    
                         arrival time                         -14.991    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.013ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[28][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[6][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.899ns  (logic 1.716ns (17.334%)  route 8.183ns (82.666%))
  Logic Levels:           8  (LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.974ns = ( 14.974 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.563     5.209    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  inst_LogicUnit/registers_reg[28][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  inst_LogicUnit/registers_reg[28][30]/Q
                         net (fo=2, routed)           1.124     6.789    inst_LogicUnit/registers_reg[28]_7[30]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.913 r  inst_LogicUnit/a_sub[30]_i_10/O
                         net (fo=1, routed)           0.000     6.913    inst_LogicUnit/a_sub[30]_i_10_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.130 r  inst_LogicUnit/a_sub_reg[30]_i_4/O
                         net (fo=1, routed)           0.848     7.978    inst_LogicUnit/a_sub_reg[30]_i_4_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.277 r  inst_LogicUnit/a_sub[30]_i_2/O
                         net (fo=44, routed)          1.577     9.854    inst_LogicUnit/registers[0]_35[30]
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.978 f  inst_LogicUnit/registers[3][14]_i_30/O
                         net (fo=5, routed)           1.071    11.049    inst_LogicUnit/registers[3][14]_i_30_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.173 r  inst_LogicUnit/registers[3][14]_i_25/O
                         net (fo=4, routed)           1.090    12.263    inst_LogicUnit/registers[3][14]_i_25_n_0
    SLICE_X37Y34         LUT5 (Prop_lut5_I2_O)        0.124    12.387 f  inst_LogicUnit/registers[3][11]_i_14/O
                         net (fo=1, routed)           0.655    13.042    inst_LogicUnit/registers[3][11]_i_14_n_0
    SLICE_X36Y34         LUT6 (Prop_lut6_I1_O)        0.124    13.166 f  inst_LogicUnit/registers[3][11]_i_5/O
                         net (fo=1, routed)           0.693    13.859    inst_LogicUnit/registers[3][11]_i_5_n_0
    SLICE_X34Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.983 r  inst_LogicUnit/registers[3][11]_i_1/O
                         net (fo=31, routed)          1.125    15.108    inst_LogicUnit/registers[3][11]_i_1_n_0
    SLICE_X37Y39         FDRE                                         r  inst_LogicUnit/registers_reg[6][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.512    14.974    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X37Y39         FDRE                                         r  inst_LogicUnit/registers_reg[6][11]/C
                         clock pessimism              0.264    15.238    
                         clock uncertainty           -0.035    15.202    
    SLICE_X37Y39         FDRE (Setup_fdre_C_D)       -0.081    15.121    inst_LogicUnit/registers_reg[6][11]
  -------------------------------------------------------------------
                         required time                         15.121    
                         arrival time                         -15.108    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.019ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[29][18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.757ns  (logic 3.322ns (34.046%)  route 6.435ns (65.954%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.601     5.246    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.700 r  <hidden>
                         net (fo=1, routed)           1.607     9.307    <hidden>
    SLICE_X18Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.431 r  <hidden>
                         net (fo=6, routed)           0.449     9.880    inst_LogicUnit/registers_reg[7][31]_0[15]
    SLICE_X17Y41         LUT6 (Prop_lut6_I3_O)        0.124    10.004 f  inst_LogicUnit/registers[3][31]_i_62/O
                         net (fo=1, routed)           0.283    10.287    inst_LogicUnit/registers[3][31]_i_62_n_0
    SLICE_X19Y41         LUT6 (Prop_lut6_I0_O)        0.124    10.411 f  inst_LogicUnit/registers[3][31]_i_49/O
                         net (fo=2, routed)           0.166    10.577    inst_LogicUnit/registers[3][31]_i_49_n_0
    SLICE_X19Y41         LUT2 (Prop_lut2_I1_O)        0.124    10.701 r  inst_LogicUnit/registers[3][31]_i_35/O
                         net (fo=12, routed)          1.280    11.981    inst_LogicUnit/registers[3][31]_i_35_n_0
    SLICE_X24Y42         LUT6 (Prop_lut6_I4_O)        0.124    12.105 r  inst_LogicUnit/registers[3][18]_i_12_comp/O
                         net (fo=1, routed)           0.994    13.099    inst_LogicUnit/registers[3][18]_i_12_n_0
    SLICE_X27Y50         LUT6 (Prop_lut6_I5_O)        0.124    13.223 r  inst_LogicUnit/registers[3][18]_i_3/O
                         net (fo=1, routed)           0.607    13.829    inst_LogicUnit/registers[3][18]_i_3_n_0
    SLICE_X29Y50         LUT6 (Prop_lut6_I2_O)        0.124    13.953 r  inst_LogicUnit/registers[3][18]_i_1/O
                         net (fo=31, routed)          1.050    15.003    inst_LogicUnit/registers[3][18]_i_1_n_0
    SLICE_X28Y49         FDRE                                         r  inst_LogicUnit/registers_reg[29][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.449    14.911    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X28Y49         FDRE                                         r  inst_LogicUnit/registers_reg[29][18]/C
                         clock pessimism              0.192    15.103    
                         clock uncertainty           -0.035    15.067    
    SLICE_X28Y49         FDRE (Setup_fdre_C_D)       -0.045    15.022    inst_LogicUnit/registers_reg[29][18]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -15.003    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.025ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[15][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.734ns  (logic 3.300ns (33.903%)  route 6.434ns (66.097%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.601     5.246    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.700 r  <hidden>
                         net (fo=1, routed)           1.607     9.307    <hidden>
    SLICE_X18Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.431 r  <hidden>
                         net (fo=6, routed)           0.699    10.130    inst_LogicUnit/registers_reg[7][31]_0[15]
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.119    10.249 r  inst_LogicUnit/registers[3][31]_i_19_comp_1/O
                         net (fo=1, routed)           1.455    11.704    inst_LogicUnit/registers[3][31]_i_19_n_0_repN_1
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.355    12.059 r  inst_LogicUnit/registers[3][27]_i_8_comp/O
                         net (fo=1, routed)           0.855    12.914    inst_LogicUnit/registers[3][27]_i_8_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.038 r  inst_LogicUnit/registers[3][27]_i_3/O
                         net (fo=1, routed)           0.648    13.686    inst_LogicUnit/registers[3][27]_i_3_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.810 r  inst_LogicUnit/registers[3][27]_i_1/O
                         net (fo=31, routed)          1.170    14.980    inst_LogicUnit/registers[3][27]_i_1_n_0
    SLICE_X20Y46         FDRE                                         r  inst_LogicUnit/registers_reg[15][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.444    14.906    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X20Y46         FDRE                                         r  inst_LogicUnit/registers_reg[15][27]/C
                         clock pessimism              0.192    15.098    
                         clock uncertainty           -0.035    15.062    
    SLICE_X20Y46         FDRE (Setup_fdre_C_D)       -0.058    15.004    inst_LogicUnit/registers_reg[15][27]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -14.980    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[16][27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 3.300ns (33.809%)  route 6.461ns (66.191%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.904ns = ( 14.904 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.601     5.246    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     7.700 r  <hidden>
                         net (fo=1, routed)           1.607     9.307    <hidden>
    SLICE_X18Y40         LUT6 (Prop_lut6_I1_O)        0.124     9.431 r  <hidden>
                         net (fo=6, routed)           0.699    10.130    inst_LogicUnit/registers_reg[7][31]_0[15]
    SLICE_X18Y39         LUT5 (Prop_lut5_I4_O)        0.119    10.249 r  inst_LogicUnit/registers[3][31]_i_19_comp_1/O
                         net (fo=1, routed)           1.455    11.704    inst_LogicUnit/registers[3][31]_i_19_n_0_repN_1
    SLICE_X17Y42         LUT6 (Prop_lut6_I5_O)        0.355    12.059 r  inst_LogicUnit/registers[3][27]_i_8_comp/O
                         net (fo=1, routed)           0.855    12.914    inst_LogicUnit/registers[3][27]_i_8_n_0
    SLICE_X14Y46         LUT6 (Prop_lut6_I0_O)        0.124    13.038 r  inst_LogicUnit/registers[3][27]_i_3/O
                         net (fo=1, routed)           0.648    13.686    inst_LogicUnit/registers[3][27]_i_3_n_0
    SLICE_X13Y46         LUT6 (Prop_lut6_I2_O)        0.124    13.810 r  inst_LogicUnit/registers[3][27]_i_1/O
                         net (fo=31, routed)          1.197    15.007    inst_LogicUnit/registers[3][27]_i_1_n_0
    SLICE_X18Y42         FDRE                                         r  inst_LogicUnit/registers_reg[16][27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.442    14.904    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X18Y42         FDRE                                         r  inst_LogicUnit/registers_reg[16][27]/C
                         clock pessimism              0.192    15.096    
                         clock uncertainty           -0.035    15.060    
    SLICE_X18Y42         FDRE (Setup_fdre_C_D)       -0.028    15.032    inst_LogicUnit/registers_reg[16][27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -15.007    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[7][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[13][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.872ns  (logic 1.743ns (17.656%)  route 8.129ns (82.344%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          1.632     5.042    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X37Y45         FDRE                                         r  inst_LogicUnit/registers_reg[7][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  inst_LogicUnit/registers_reg[7][24]/Q
                         net (fo=2, routed)           1.178     6.676    inst_LogicUnit/registers_reg_n_0_[7][24]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.800 f  inst_LogicUnit/a_sub[24]_i_14/O
                         net (fo=1, routed)           0.000     6.800    inst_LogicUnit/a_sub[24]_i_14_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     7.045 f  inst_LogicUnit/a_sub_reg[24]_i_6/O
                         net (fo=1, routed)           0.784     7.829    inst_LogicUnit/a_sub_reg[24]_i_6_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.127 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.855    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.979 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=6, routed)           1.338    11.317    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.441 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=2, routed)           0.668    12.109    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.233 f  inst_LogicUnit/registers[3][16]_i_15/O
                         net (fo=1, routed)           0.717    12.950    inst_LogicUnit/registers[3][16]_i_15_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.074 f  inst_LogicUnit/registers[3][16]_i_5/O
                         net (fo=1, routed)           0.717    13.791    inst_LogicUnit/registers[3][16]_i_5_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.915 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          0.998    14.914    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X23Y45         FDRE                                         r  inst_LogicUnit/registers_reg[13][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.444    14.906    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X23Y45         FDRE                                         r  inst_LogicUnit/registers_reg[13][16]/C
                         clock pessimism              0.172    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X23Y45         FDRE (Setup_fdre_C_D)       -0.103    14.939    inst_LogicUnit/registers_reg[13][16]
  -------------------------------------------------------------------
                         required time                         14.939    
                         arrival time                         -14.914    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[14][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[16][19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.696ns  (logic 1.872ns (19.307%)  route 7.824ns (80.693%))
  Logic Levels:           8  (LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.193ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns = ( 14.896 - 10.000 ) 
    Source Clock Delay      (SCD):    5.273ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.627     5.273    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X34Y36         FDRE                                         r  inst_LogicUnit/registers_reg[14][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y36         FDRE (Prop_fdre_C_Q)         0.456     5.729 r  inst_LogicUnit/registers_reg[14][3]/Q
                         net (fo=2, routed)           1.208     6.937    inst_LogicUnit/registers_reg_n_0_[14][3]
    SLICE_X32Y39         LUT6 (Prop_lut6_I1_O)        0.124     7.061 r  inst_LogicUnit/b_sub[3]_i_8/O
                         net (fo=1, routed)           0.500     7.561    inst_LogicUnit/b_sub[3]_i_8_n_0
    SLICE_X33Y39         LUT4 (Prop_lut4_I3_O)        0.124     7.685 f  inst_LogicUnit/b_sub[3]_i_2/O
                         net (fo=1, routed)           0.593     8.277    inst_LogicUnit/b_sub[3]_i_2_n_0
    SLICE_X32Y41         LUT6 (Prop_lut6_I0_O)        0.124     8.401 r  inst_LogicUnit/b_sub[3]_i_1/O
                         net (fo=104, routed)         1.222     9.623    inst_LogicUnit/b_sub[3]_i_1_n_0
    SLICE_X27Y49         LUT3 (Prop_lut3_I0_O)        0.118     9.741 r  inst_LogicUnit/registers[3][26]_i_25/O
                         net (fo=15, routed)          1.203    10.944    inst_LogicUnit/registers[3][26]_i_25_n_0
    SLICE_X34Y46         LUT6 (Prop_lut6_I5_O)        0.326    11.270 f  inst_LogicUnit/registers[3][19]_i_26/O
                         net (fo=2, routed)           1.090    12.360    inst_LogicUnit/registers[3][19]_i_26_n_0
    SLICE_X27Y47         LUT4 (Prop_lut4_I3_O)        0.150    12.510 f  inst_LogicUnit/registers[3][19]_i_16/O
                         net (fo=1, routed)           0.539    13.049    inst_LogicUnit/registers[3][19]_i_16_n_0
    SLICE_X29Y48         LUT5 (Prop_lut5_I2_O)        0.326    13.375 f  inst_LogicUnit/registers[3][19]_i_5/O
                         net (fo=1, routed)           0.429    13.804    inst_LogicUnit/registers[3][19]_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I5_O)        0.124    13.928 r  inst_LogicUnit/registers[3][19]_i_1/O
                         net (fo=31, routed)          1.041    14.969    inst_LogicUnit/registers[3][19]_i_1_n_0
    SLICE_X26Y51         FDRE                                         r  inst_LogicUnit/registers_reg[16][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.435    14.896    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  inst_LogicUnit/registers_reg[16][19]/C
                         clock pessimism              0.184    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)       -0.045    15.000    inst_LogicUnit/registers_reg[16][19]
  -------------------------------------------------------------------
                         required time                         15.000    
                         arrival time                         -14.969    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[28][30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[23][14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.881ns  (logic 1.716ns (17.367%)  route 8.165ns (82.633%))
  Logic Levels:           8  (LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 14.975 - 10.000 ) 
    Source Clock Delay      (SCD):    5.209ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.563     5.209    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X16Y48         FDRE                                         r  inst_LogicUnit/registers_reg[28][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.456     5.665 r  inst_LogicUnit/registers_reg[28][30]/Q
                         net (fo=2, routed)           1.124     6.789    inst_LogicUnit/registers_reg[28]_7[30]
    SLICE_X19Y48         LUT6 (Prop_lut6_I5_O)        0.124     6.913 r  inst_LogicUnit/a_sub[30]_i_10/O
                         net (fo=1, routed)           0.000     6.913    inst_LogicUnit/a_sub[30]_i_10_n_0
    SLICE_X19Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     7.130 r  inst_LogicUnit/a_sub_reg[30]_i_4/O
                         net (fo=1, routed)           0.848     7.978    inst_LogicUnit/a_sub_reg[30]_i_4_n_0
    SLICE_X21Y48         LUT6 (Prop_lut6_I1_O)        0.299     8.277 r  inst_LogicUnit/a_sub[30]_i_2/O
                         net (fo=44, routed)          1.577     9.854    inst_LogicUnit/registers[0]_35[30]
    SLICE_X31Y34         LUT5 (Prop_lut5_I2_O)        0.124     9.978 f  inst_LogicUnit/registers[3][14]_i_30/O
                         net (fo=5, routed)           1.071    11.049    inst_LogicUnit/registers[3][14]_i_30_n_0
    SLICE_X33Y44         LUT5 (Prop_lut5_I4_O)        0.124    11.173 r  inst_LogicUnit/registers[3][14]_i_25/O
                         net (fo=4, routed)           1.064    12.237    inst_LogicUnit/registers[3][14]_i_25_n_0
    SLICE_X36Y37         LUT6 (Prop_lut6_I3_O)        0.124    12.361 r  inst_LogicUnit/registers[3][14]_i_15_comp/O
                         net (fo=1, routed)           0.580    12.941    inst_LogicUnit/registers[3][14]_i_15_n_0
    SLICE_X39Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.065 f  inst_LogicUnit/registers[3][14]_i_5/O
                         net (fo=1, routed)           0.824    13.889    inst_LogicUnit/registers[3][14]_i_5_n_0
    SLICE_X36Y41         LUT6 (Prop_lut6_I5_O)        0.124    14.013 r  inst_LogicUnit/registers[3][14]_i_1/O
                         net (fo=31, routed)          1.077    15.089    inst_LogicUnit/registers[3][14]_i_1_n_0
    SLICE_X38Y38         FDRE                                         r  inst_LogicUnit/registers_reg[23][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.513    14.975    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X38Y38         FDRE                                         r  inst_LogicUnit/registers_reg[23][14]/C
                         clock pessimism              0.264    15.239    
                         clock uncertainty           -0.035    15.203    
    SLICE_X38Y38         FDRE (Setup_fdre_C_D)       -0.081    15.122    inst_LogicUnit/registers_reg[23][14]
  -------------------------------------------------------------------
                         required time                         15.122    
                         arrival time                         -15.089    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 inst_LogicUnit/registers_reg[7][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_LogicUnit/registers_reg[9][16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.883ns  (logic 1.743ns (17.637%)  route 8.140ns (82.363%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.906ns = ( 14.906 - 10.000 ) 
    Source Clock Delay      (SCD):    5.042ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          1.632     5.042    inst_LogicUnit/CLK_IBUF_BUFG_repN_alias
    SLICE_X37Y45         FDRE                                         r  inst_LogicUnit/registers_reg[7][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.456     5.498 r  inst_LogicUnit/registers_reg[7][24]/Q
                         net (fo=2, routed)           1.178     6.676    inst_LogicUnit/registers_reg_n_0_[7][24]
    SLICE_X33Y46         LUT6 (Prop_lut6_I0_O)        0.124     6.800 f  inst_LogicUnit/a_sub[24]_i_14/O
                         net (fo=1, routed)           0.000     6.800    inst_LogicUnit/a_sub[24]_i_14_n_0
    SLICE_X33Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     7.045 f  inst_LogicUnit/a_sub_reg[24]_i_6/O
                         net (fo=1, routed)           0.784     7.829    inst_LogicUnit/a_sub_reg[24]_i_6_n_0
    SLICE_X32Y46         LUT6 (Prop_lut6_I5_O)        0.298     8.127 r  inst_LogicUnit/a_sub[24]_i_2/O
                         net (fo=37, routed)          1.728     9.855    inst_LogicUnit/registers[0]_35[24]
    SLICE_X31Y33         LUT4 (Prop_lut4_I3_O)        0.124     9.979 r  inst_LogicUnit/registers[3][16]_i_30/O
                         net (fo=6, routed)           1.338    11.317    inst_LogicUnit/registers[3][16]_i_30_n_0
    SLICE_X34Y42         LUT3 (Prop_lut3_I2_O)        0.124    11.441 r  inst_LogicUnit/registers[3][16]_i_24/O
                         net (fo=2, routed)           0.668    12.109    inst_LogicUnit/registers[3][16]_i_24_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I1_O)        0.124    12.233 f  inst_LogicUnit/registers[3][16]_i_15/O
                         net (fo=1, routed)           0.717    12.950    inst_LogicUnit/registers[3][16]_i_15_n_0
    SLICE_X29Y45         LUT6 (Prop_lut6_I1_O)        0.124    13.074 f  inst_LogicUnit/registers[3][16]_i_5/O
                         net (fo=1, routed)           0.717    13.791    inst_LogicUnit/registers[3][16]_i_5_n_0
    SLICE_X18Y44         LUT6 (Prop_lut6_I5_O)        0.124    13.915 r  inst_LogicUnit/registers[3][16]_i_1/O
                         net (fo=31, routed)          1.009    14.924    inst_LogicUnit/registers[3][16]_i_1_n_0
    SLICE_X21Y45         FDRE                                         r  inst_LogicUnit/registers_reg[9][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839    10.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859    12.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    12.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133    12.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133    13.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133    13.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.444    14.906    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X21Y45         FDRE                                         r  inst_LogicUnit/registers_reg[9][16]/C
                         clock pessimism              0.172    15.078    
                         clock uncertainty           -0.035    15.042    
    SLICE_X21Y45         FDRE (Setup_fdre_C_D)       -0.081    14.961    inst_LogicUnit/registers_reg[9][16]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -14.924    
  -------------------------------------------------------------------
                         slack                                  0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.559     1.727    CLK_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.891 r  progRam_Data_In_Bytes_reg[7][3]/Q
                         net (fo=2, routed)           0.231     2.122    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.869     2.142    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.357     1.785    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.164ns (41.841%)  route 0.228ns (58.159%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.138ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.559     1.727    CLK_IBUF_BUFG
    SLICE_X8Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y15          FDRE (Prop_fdre_C_Q)         0.164     1.891 r  progRam_Data_In_Bytes_reg[7][3]/Q
                         net (fo=2, routed)           0.228     2.119    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.865     2.138    <hidden>
    RAMB36_X0Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.357     1.781    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.077    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.736%)  route 0.265ns (65.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.564     1.732    CLK_IBUF_BUFG
    SLICE_X33Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141     1.873 r  progRam_Data_In_Bytes_reg[4][3]/Q
                         net (fo=2, routed)           0.265     2.138    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.877     2.150    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.358     1.792    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.088    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[7][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.616%)  route 0.266ns (65.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.142ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.559     1.727    CLK_IBUF_BUFG
    SLICE_X9Y15          FDRE                                         r  progRam_Data_In_Bytes_reg[7][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.141     1.868 r  progRam_Data_In_Bytes_reg[7][6]/Q
                         net (fo=2, routed)           0.266     2.135    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.869     2.142    <hidden>
    RAMB36_X0Y2          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.357     1.785    
    RAMB36_X0Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     2.081    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.482%)  route 0.268ns (65.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.563     1.731    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X9Y44          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y44          FDRE (Prop_fdre_C_Q)         0.141     1.872 r  inst_LogicUnit/o_DM_Data_reg[11]/Q
                         net (fo=5, routed)           0.268     2.140    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.872     2.145    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.357     1.788    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296     2.084    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.128ns (34.230%)  route 0.246ns (65.770%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.559     1.727    CLK_IBUF_BUFG
    SLICE_X29Y16         FDRE                                         r  progRam_Data_In_Bytes_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y16         FDRE (Prop_fdre_C_Q)         0.128     1.855 r  progRam_Data_In_Bytes_reg[0][7]/Q
                         net (fo=2, routed)           0.246     2.101    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.867     2.140    <hidden>
    RAMB36_X1Y3          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.338     1.802    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.242     2.044    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.999%)  route 0.257ns (61.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.147ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.562     1.730    CLK_IBUF_BUFG
    SLICE_X8Y7           FDRE                                         r  progRam_Data_In_Bytes_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y7           FDRE (Prop_fdre_C_Q)         0.164     1.894 r  progRam_Data_In_Bytes_reg[5][2]/Q
                         net (fo=2, routed)           0.257     2.151    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.874     2.147    <hidden>
    RAMB36_X0Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.357     1.790    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.086    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.086    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 progRam_Data_In_Bytes_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.428ns  (logic 0.164ns (38.318%)  route 0.264ns (61.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.150ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.358ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.564     1.732    CLK_IBUF_BUFG
    SLICE_X32Y7          FDRE                                         r  progRam_Data_In_Bytes_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDRE (Prop_fdre_C_Q)         0.164     1.896 r  progRam_Data_In_Bytes_reg[4][4]/Q
                         net (fo=2, routed)           0.264     2.160    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.877     2.150    <hidden>
    RAMB36_X2Y0          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.358     1.792    
    RAMB36_X2Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.088    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.088    
                         arrival time                           2.160    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.234%)  route 0.276ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.562     1.730    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.894 r  inst_LogicUnit/o_DM_Data_reg[10]/Q
                         net (fo=5, routed)           0.276     2.171    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.872     2.145    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.357     1.788    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.296     2.084    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 inst_LogicUnit/o_DM_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.164ns (37.234%)  route 0.276ns (62.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.357ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.562     1.730    inst_LogicUnit/CLK_IBUF_BUFG
    SLICE_X8Y42          FDRE                                         r  inst_LogicUnit/o_DM_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y42          FDRE (Prop_fdre_C_Q)         0.164     1.894 r  inst_LogicUnit/o_DM_Data_reg[12]/Q
                         net (fo=5, routed)           0.276     2.171    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.872     2.145    <hidden>
    RAMB36_X0Y7          RAMB36E1                                     r  <hidden>
                         clock pessimism             -0.357     1.788    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     2.084    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.084    
                         arrival time                           2.171    
  -------------------------------------------------------------------
                         slack                                  0.087    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y13  <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y6   <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y4   <hidden>
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X18Y17  FSM_sequential_progRam_Uart_State_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y17  FSM_sequential_progRam_Uart_State_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y55   LED_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/o_TX_Active_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_Uart_TXD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.582ns  (logic 4.068ns (47.401%)  route 4.514ns (52.599%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.553     5.199    Inst_UART_TX_CTRL/CLK_IBUF_BUFG
    SLICE_X25Y20         FDRE                                         r  Inst_UART_TX_CTRL/o_TX_Active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y20         FDRE (Prop_fdre_C_Q)         0.456     5.655 f  Inst_UART_TX_CTRL/o_TX_Active_reg/Q
                         net (fo=6, routed)           1.515     7.170    Inst_UART_TX_CTRL/uart_TX_Active
    SLICE_X19Y17         LUT2 (Prop_lut2_I1_O)        0.124     7.294 r  Inst_UART_TX_CTRL/o_Uart_TXD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.999    10.292    o_Uart_TXD_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.488    13.780 r  o_Uart_TXD_OBUF_inst/O
                         net (fo=0)                   0.000    13.780    o_Uart_TXD
    R12                                                               r  o_Uart_TXD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.113ns  (logic 4.040ns (66.095%)  route 2.073ns (33.905%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.617     5.262    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.780 r  LED_reg[0]/Q
                         net (fo=1, routed)           2.073     7.853    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         3.522    11.375 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.375    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.104ns  (logic 4.038ns (66.147%)  route 2.066ns (33.853%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.617     5.262    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.780 r  LED_reg[1]/Q
                         net (fo=1, routed)           2.066     7.847    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         3.520    11.366 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.366    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 4.038ns (66.252%)  route 2.057ns (33.748%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.617     5.262    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.780 r  LED_reg[2]/Q
                         net (fo=1, routed)           2.057     7.837    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         3.520    11.358 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.358    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.077ns  (logic 4.036ns (66.412%)  route 2.041ns (33.588%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.617     5.262    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.518     5.780 r  LED_reg[3]/Q
                         net (fo=1, routed)           2.041     7.821    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         3.518    11.339 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.339    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.899ns  (logic 3.965ns (67.216%)  route 1.934ns (32.784%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.614     5.259    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.456     5.715 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           1.934     7.649    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         3.509    11.158 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.158    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.826ns  (logic 3.959ns (67.947%)  route 1.868ns (32.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           1.868     7.578    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         3.503    11.081 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000    11.081    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.803ns  (logic 3.985ns (68.668%)  route 1.818ns (31.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           1.818     7.528    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         3.529    11.057 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000    11.057    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.713ns  (logic 3.989ns (69.818%)  route 1.724ns (30.182%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           1.724     7.435    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         3.533    10.967 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000    10.967    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.670ns  (logic 3.960ns (69.840%)  route 1.710ns (30.160%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.880     0.880 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.962     2.841    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     2.937 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.140     3.077    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.173 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.140     3.313    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.409 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.140     3.549    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.645 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.609     5.254    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.456     5.710 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           1.710     7.420    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.504    10.924 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000    10.924    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.367ns (80.706%)  route 0.327ns (19.294%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg2_reg[0]/Q
                         net (fo=1, routed)           0.327     2.219    led1_g_OBUF
    F18                  OBUF (Prop_obuf_I_O)         1.226     3.445 r  led1_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.445    led1_g
    F18                                                               r  led1_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_g
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.698ns  (logic 1.346ns (79.266%)  route 0.352ns (20.734%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg1_reg[0]/Q
                         net (fo=1, routed)           0.352     2.245    led0_g_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.205     3.450 r  led0_g_OBUF_inst/O
                         net (fo=0)                   0.000     3.450    led0_g
    G17                                                               r  led0_g (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.375ns (79.460%)  route 0.355ns (20.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg2_reg[1]/Q
                         net (fo=1, routed)           0.355     2.248    led1_b_OBUF
    E14                  OBUF (Prop_obuf_I_O)         1.234     3.482 r  led1_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.482    led1_b
    E14                                                               r  led1_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led1_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.371ns (78.284%)  route 0.380ns (21.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg2_reg[2]/Q
                         net (fo=1, routed)           0.380     2.273    led1_r_OBUF
    E15                  OBUF (Prop_obuf_I_O)         1.230     3.502 r  led1_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.502    led1_r
    E15                                                               r  led1_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.765ns  (logic 1.345ns (76.223%)  route 0.420ns (23.777%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.583     1.751    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y67          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDRE (Prop_fdre_C_Q)         0.141     1.892 r  RGB_Core1/rgbLedReg1_reg[1]/Q
                         net (fo=1, routed)           0.420     2.312    led0_b_OBUF
    F15                  OBUF (Prop_obuf_I_O)         1.204     3.516 r  led0_b_OBUF_inst/O
                         net (fo=0)                   0.000     3.516    led0_b
    F15                                                               r  led0_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RGB_Core1/rgbLedReg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led0_r
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.793ns  (logic 1.351ns (75.351%)  route 0.442ns (24.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.586     1.754    RGB_Core1/CLK_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  RGB_Core1/rgbLedReg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.895 r  RGB_Core1/rgbLedReg1_reg[2]/Q
                         net (fo=1, routed)           0.442     2.337    led0_r_OBUF
    J15                  OBUF (Prop_obuf_I_O)         1.210     3.548 r  led0_r_OBUF_inst/O
                         net (fo=0)                   0.000     3.548    led0_r
    J15                                                               r  led0_r (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.862ns  (logic 1.383ns (74.270%)  route 0.479ns (25.730%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.588     1.756    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.920 r  LED_reg[3]/Q
                         net (fo=1, routed)           0.479     2.399    LED_OBUF[3]
    H15                  OBUF (Prop_obuf_I_O)         1.219     3.618 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.618    LED[3]
    H15                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.385ns (73.887%)  route 0.489ns (26.113%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.588     1.756    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.920 r  LED_reg[1]/Q
                         net (fo=1, routed)           0.489     2.410    LED_OBUF[1]
    F13                  OBUF (Prop_obuf_I_O)         1.221     3.630 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.630    LED[1]
    F13                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.876ns  (logic 1.385ns (73.830%)  route 0.491ns (26.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.588     1.756    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.920 r  LED_reg[2]/Q
                         net (fo=1, routed)           0.491     2.411    LED_OBUF[2]
    E13                  OBUF (Prop_obuf_I_O)         1.221     3.633 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.633    LED[2]
    E13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LED_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.880ns  (logic 1.387ns (73.795%)  route 0.493ns (26.205%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.345     0.345 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.630     0.975    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.001 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.030     1.031    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.057 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.030     1.087    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.113 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.030     1.143    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.169 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.588     1.756    CLK_IBUF_BUFG
    SLICE_X6Y55          FDRE                                         r  LED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y55          FDRE (Prop_fdre_C_Q)         0.164     1.920 r  LED_reg[0]/Q
                         net (fo=1, routed)           0.493     2.413    LED_OBUF[0]
    E18                  OBUF (Prop_obuf_I_O)         1.223     3.636 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.636    LED[0]
    E18                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            91 Endpoints
Min Delay            91 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.326ns  (logic 1.709ns (27.014%)  route 4.617ns (72.986%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.326    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.446     4.908    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.326ns  (logic 1.709ns (27.014%)  route 4.617ns (72.986%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.628     6.326    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.446     4.908    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[5]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.447     4.909    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[3]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.447     4.909    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.447     4.909    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[7]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.447     4.909    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.187ns  (logic 1.709ns (27.619%)  route 4.479ns (72.381%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          2.950     4.411    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y10         LUT5 (Prop_lut5_I3_O)        0.124     4.535 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0/O
                         net (fo=11, routed)          1.039     5.574    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_2__0_n_0
    SLICE_X28Y9          LUT6 (Prop_lut6_I0_O)        0.124     5.698 r  Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0/O
                         net (fo=7, routed)           0.490     6.187    Inst_UART_RX_CTRL/r_Clk_Count[9]_i_1__0_n_0
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.447     4.909    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X29Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_Clk_Count_reg[9]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.438     4.900    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][1]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.438     4.900    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][2]/C

Slack:                    inf
  Source:                 BTN[0]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.839ns  (logic 1.584ns (27.121%)  route 4.256ns (72.879%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  BTN[0] (IN)
                         net (fo=0)                   0.000     0.000    BTN[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.460     1.460 r  BTN_IBUF[0]_inst/O
                         net (fo=1, routed)           3.453     4.913    Inst_btn_debounce/BTN_IBUF[0]
    SLICE_X16Y17         LUT3 (Prop_lut3_I1_O)        0.124     5.037 r  Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1/O
                         net (fo=16, routed)          0.803     5.839    Inst_btn_debounce/sig_cntrs_ary[0][15]_i_1_n_0
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.839     0.839 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.859     2.698    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.789 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.133     2.922    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     3.013 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.133     3.146    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.237 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.133     3.370    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.461 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        1.438     4.900    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X17Y13         FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.274ns (19.869%)  route 1.105ns (80.131%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.105     1.334    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.379 r  Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1/O
                         net (fo=1, routed)           0.000     1.379    Inst_UART_RX_CTRL/r_RX_Byte[6]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.833     2.106    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[6]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.381ns  (logic 0.274ns (19.840%)  route 1.107ns (80.160%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.107     1.336    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.381 r  Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1/O
                         net (fo=1, routed)           0.000     1.381    Inst_UART_RX_CTRL/r_RX_Byte[2]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.833     2.106    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[2]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.450ns  (logic 0.274ns (18.896%)  route 1.176ns (81.104%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 f  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.176     1.405    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X28Y9          LUT6 (Prop_lut6_I4_O)        0.045     1.450 r  Inst_UART_RX_CTRL/r_SM_Main[1]_i_1/O
                         net (fo=1, routed)           0.000     1.450    Inst_UART_RX_CTRL/r_SM_Main[1]_i_1_n_0
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.833     2.106    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  Inst_UART_RX_CTRL/r_SM_Main_reg[1]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.463ns  (logic 0.274ns (18.728%)  route 1.189ns (81.272%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.189     1.418    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y8          LUT6 (Prop_lut6_I0_O)        0.045     1.463 r  Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1/O
                         net (fo=1, routed)           0.000     1.463    Inst_UART_RX_CTRL/r_RX_Byte[7]_i_1_n_0
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.833     2.106    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y8          FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.817     2.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][5]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.817     2.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][6]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.817     2.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][7]/C

Slack:                    inf
  Source:                 BTN[3]
                            (input port)
  Destination:            Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.469ns  (logic 0.270ns (18.415%)  route 1.198ns (81.585%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H13                                               0.000     0.000 r  BTN[3] (IN)
                         net (fo=0)                   0.000     0.000    BTN[3]
    H13                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  BTN_IBUF[3]_inst/O
                         net (fo=1, routed)           0.991     1.216    Inst_btn_debounce/BTN_IBUF[3]
    SLICE_X8Y24          LUT3 (Prop_lut3_I1_O)        0.045     1.261 r  Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1/O
                         net (fo=16, routed)          0.207     1.469    Inst_btn_debounce/sig_cntrs_ary[3][15]_i_1_n_0
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.817     2.090    Inst_btn_debounce/CLK_IBUF_BUFG
    SLICE_X9Y23          FDRE                                         r  Inst_btn_debounce/sig_cntrs_ary_reg[3][8]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.489ns  (logic 0.274ns (18.394%)  route 1.215ns (81.606%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.215     1.444    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.489 r  Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1/O
                         net (fo=1, routed)           0.000     1.489    Inst_UART_RX_CTRL/r_RX_Byte[4]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.832     2.105    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[4]/C

Slack:                    inf
  Source:                 i_Uart_RXD
                            (input port)
  Destination:            Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.491ns  (logic 0.274ns (18.369%)  route 1.217ns (81.631%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.105ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  i_Uart_RXD (IN)
                         net (fo=0)                   0.000     0.000    i_Uart_RXD
    V12                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  i_Uart_RXD_IBUF_inst/O
                         net (fo=11, routed)          1.217     1.446    Inst_UART_RX_CTRL/i_Uart_RXD_IBUF
    SLICE_X26Y10         LUT6 (Prop_lut6_I0_O)        0.045     1.491 r  Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1/O
                         net (fo=1, routed)           0.000     1.491    Inst_UART_RX_CTRL/r_RX_Byte[1]_i_1_n_0
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    R2                   IBUF (Prop_ibuf_I_O)         0.375     0.375 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.058    CLK_IBUF
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     1.087 r  CLK_IBUF_BUFG_inst_replica_2/O
                         net (fo=3, routed)           0.033     1.120    CLK_IBUF_BUFG_repN_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.149 r  CLK_IBUF_BUFG_inst_replica_1/O
                         net (fo=14, routed)          0.033     1.182    CLK_IBUF_BUFG_repN_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.211 r  CLK_IBUF_BUFG_inst_replica/O
                         net (fo=28, routed)          0.033     1.244    CLK_IBUF_BUFG_repN
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.273 r  CLK_IBUF_BUFG_inst/O
                         net (fo=2056, routed)        0.832     2.105    Inst_UART_RX_CTRL/CLK_IBUF_BUFG
    SLICE_X26Y10         FDRE                                         r  Inst_UART_RX_CTRL/r_RX_Byte_reg[1]/C





