<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7z020clg400-1" LaunchTime="1668280897">
  <File Type="BITSTR-BMM" Name="embedded_system_wrapper_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="embedded_system_wrapper_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="embedded_system_wrapper_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="embedded_system_wrapper_power_routed.rpt"/>
  <File Type="PA-TCL" Name="embedded_system_wrapper.tcl"/>
  <File Type="OPT-TIMING" Name="embedded_system_wrapper_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="embedded_system_wrapper_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="embedded_system_wrapper_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="embedded_system_wrapper_reports.tcl"/>
  <File Type="OPT-DRC" Name="embedded_system_wrapper_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="embedded_system_wrapper.hwdef"/>
  <File Type="PWROPT-DCP" Name="embedded_system_wrapper_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="embedded_system_wrapper_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="embedded_system_wrapper_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="embedded_system_wrapper_placed.dcp"/>
  <File Type="PLACE-IO" Name="embedded_system_wrapper_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="embedded_system_wrapper_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="embedded_system_wrapper_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="embedded_system_wrapper_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="embedded_system_wrapper_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="embedded_system_wrapper_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="embedded_system_wrapper_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="embedded_system_wrapper.bgn"/>
  <File Type="PLACE-TIMING" Name="embedded_system_wrapper_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="embedded_system_wrapper_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="embedded_system_wrapper.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="embedded_system_wrapper_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="embedded_system_wrapper_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="embedded_system_wrapper_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="embedded_system_wrapper.msk"/>
  <File Type="PHYSOPT-TIMING" Name="embedded_system_wrapper_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="embedded_system_wrapper_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="embedded_system_wrapper_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="embedded_system_wrapper_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="embedded_system_wrapper_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="embedded_system_wrapper_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="embedded_system_wrapper.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="embedded_system_wrapper_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="embedded_system_wrapper.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="embedded_system_wrapper_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="embedded_system_wrapper_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="embedded_system_wrapper.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="embedded_system_wrapper_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="embedded_system_wrapper_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="embedded_system_wrapper_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="embedded_system_wrapper_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="embedded_system_wrapper_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="embedded_system_wrapper_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="embedded_system_wrapper_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="embedded_system_wrapper_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="embedded_system_wrapper_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="embedded_system_wrapper_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="embedded_system_wrapper_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="embedded_system_wrapper_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="embedded_system_wrapper_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="embedded_system_wrapper_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="embedded_system_wrapper_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="embedded_system_wrapper_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="embedded_system_wrapper_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="embedded_system_wrapper_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="embedded_system_wrapper_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="embedded_system_wrapper.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="embedded_system_wrapper_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="embedded_system_wrapper.rbt"/>
  <File Type="BITSTR-NKY" Name="embedded_system_wrapper.nky"/>
  <File Type="BG-DRC" Name="embedded_system_wrapper.drc"/>
  <File Type="RDI-RDI" Name="embedded_system_wrapper.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/incremental_pipe.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/incremental_pipe.vhd"/>
        <Attr Name="ImportTime" Val="1656056718"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/SVM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/SVM.vhd"/>
        <Attr Name="ImportTime" Val="1654786216"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Classifier.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/Classifier.vhd"/>
        <Attr Name="ImportTime" Val="1654938262"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/DSP_AxB_Cascade.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/DSP_AxB_Cascade.vhd"/>
        <Attr Name="ImportTime" Val="1653989960"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/DSP_AxB_Cascade_wo_PCIN.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/DSP_AxB_Cascade_wo_PCIN.vhd"/>
        <Attr Name="ImportTime" Val="1654331641"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/DSP_AxB_plus_C.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/DSP_AxB_plus_C.vhd"/>
        <Attr Name="ImportTime" Val="1659006471"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FSM_SIPO_PCV.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/FSM_SIPO_PCV.vhd"/>
        <Attr Name="ImportTime" Val="1659970266"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FSM_Kernel_Bias.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/FSM_Kernel_Bias.vhd"/>
        <Attr Name="ImportTime" Val="1659962219"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FSM_Voting.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/FSM_Voting.vhd"/>
        <Attr Name="ImportTime" Val="1659966032"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FSM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/FSM.vhd"/>
        <Attr Name="ImportTime" Val="1659962850"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/xilinx_single_port_ram_no_change.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/xilinx_single_port_ram_no_change.vhd"/>
        <Attr Name="ImportTime" Val="1659622296"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RAM_Bias.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/RAM_Bias.vhd"/>
        <Attr Name="ImportTime" Val="1653411788"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RAM_Kernel_Scale.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/RAM_Kernel_Scale.vhd"/>
        <Attr Name="ImportTime" Val="1653665710"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RAM_Pre_Computed_Vector.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/RAM_Pre_Computed_Vector.vhd"/>
        <Attr Name="ImportTime" Val="1659619711"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/SIPO_buffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/SIPO_buffer.vhd"/>
        <Attr Name="ImportTime" Val="1659808720"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/counter_3b.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/counter_3b.vhd"/>
        <Attr Name="ImportTime" Val="1656361576"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Voting_w_ce.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/Voting_w_ce.vhd"/>
        <Attr Name="ImportTime" Val="1659025120"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/double_shift_reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/double_shift_reg.vhd"/>
        <Attr Name="ImportTime" Val="1655979306"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/PL_CLASSIFIER_w_VOTING.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/PL_CLASSIFIER_w_VOTING.vhd"/>
        <Attr Name="ImportTime" Val="1659560166"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/AXIS_BRAM_mng.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/SIPO_shift_reg_w_full.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/axis_to_bram_PCV.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/axis_to_bram_Bias.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/axis_to_bram_Kernel.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/embedded_system/embedded_system.bd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/embedded_system/hdl/embedded_system_wrapper.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/FSM_axis_to_bram.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RAM_DP_Kernel_Scale.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/RAM_DP_Kernel_Scale.vhd"/>
        <Attr Name="ImportTime" Val="1657183008"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RAM_DP_Pre_Comp_Vector.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/RAM_DP_Pre_Comp_Vector.vhd"/>
        <Attr Name="ImportTime" Val="1657182582"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Voting.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/Voting.vhd"/>
        <Attr Name="ImportTime" Val="1656348680"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/PIPE_SVM.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/PIPE_SVM.vhd"/>
        <Attr Name="ImportTime" Val="1654791203"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/xilinx_simple_dual_port_1_clock_ram.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/xilinx_simple_dual_port_1_clock_ram.vhd"/>
        <Attr Name="ImportTime" Val="1657182573"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RAM_DP_Bias.vhd">
      <FileInfo>
        <Attr Name="UserDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../../../../../Desktop/Giuseppe/Unical/CdL_LM_Tesi/Classifier_HW/MultiClass_Classifier_SVM_v4/MultiClass_Classifier_SVM_v4.srcs/sources_1/imports/new/RAM_DP_Bias.vhd"/>
        <Attr Name="ImportTime" Val="1657183310"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="embedded_system_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/new/clock_constraint.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/new/clock_constraint.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_xbar_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_rst_ps7_0_50M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_pc_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_PL_CLASSIFIER_w_VOTI_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_axis_to_bram_Bias_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_axis_to_bram_PCV_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_system_ila_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_axi_dma_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_ds_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_axi_dma_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_axi_dma_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_axis_to_bram_Kernel_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_pc_4"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_ds_4"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_ds_3"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_pc_3"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_pc_2"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_pc_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_us_5"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_us_4"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_ds_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_us_1"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_us_2"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_pc_6"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_pc_5"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_ds_5"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_ds_2"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_us_0"/>
  <BlockFileSet Type="BlockSrcs" Name="embedded_system_auto_us_3"/>
</GenRun>
