ARM GAS  /tmp/ccl3OLnL.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"gpio.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/gpio.c"
  20              		.section	.text.MX_GPIO_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_GPIO_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_GPIO_Init:
  28              	.LFB141:
   1:Core/Src/gpio.c **** /* USER CODE BEGIN Header */
   2:Core/Src/gpio.c **** /**
   3:Core/Src/gpio.c ****   ******************************************************************************
   4:Core/Src/gpio.c ****   * @file    gpio.c
   5:Core/Src/gpio.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/gpio.c ****   *          of all used GPIO pins.
   7:Core/Src/gpio.c ****   ******************************************************************************
   8:Core/Src/gpio.c ****   * @attention
   9:Core/Src/gpio.c ****   *
  10:Core/Src/gpio.c ****   * Copyright (c) 2024 STMicroelectronics.
  11:Core/Src/gpio.c ****   * All rights reserved.
  12:Core/Src/gpio.c ****   *
  13:Core/Src/gpio.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/gpio.c ****   * in the root directory of this software component.
  15:Core/Src/gpio.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/gpio.c ****   *
  17:Core/Src/gpio.c ****   ******************************************************************************
  18:Core/Src/gpio.c ****   */
  19:Core/Src/gpio.c **** /* USER CODE END Header */
  20:Core/Src/gpio.c **** 
  21:Core/Src/gpio.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/gpio.c **** #include "gpio.h"
  23:Core/Src/gpio.c **** 
  24:Core/Src/gpio.c **** /* USER CODE BEGIN 0 */
  25:Core/Src/gpio.c **** 
  26:Core/Src/gpio.c **** /* USER CODE END 0 */
  27:Core/Src/gpio.c **** 
  28:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
  29:Core/Src/gpio.c **** /* Configure GPIO                                                             */
  30:Core/Src/gpio.c **** /*----------------------------------------------------------------------------*/
ARM GAS  /tmp/ccl3OLnL.s 			page 2


  31:Core/Src/gpio.c **** /* USER CODE BEGIN 1 */
  32:Core/Src/gpio.c **** 
  33:Core/Src/gpio.c **** /* USER CODE END 1 */
  34:Core/Src/gpio.c **** 
  35:Core/Src/gpio.c **** /** Configure pins as
  36:Core/Src/gpio.c ****         * Analog
  37:Core/Src/gpio.c ****         * Input
  38:Core/Src/gpio.c ****         * Output
  39:Core/Src/gpio.c ****         * EVENT_OUT
  40:Core/Src/gpio.c ****         * EXTI
  41:Core/Src/gpio.c **** */
  42:Core/Src/gpio.c **** void MX_GPIO_Init(void)
  43:Core/Src/gpio.c **** {
  29              		.loc 1 43 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 40
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 24
  36              		.cfi_offset 4, -24
  37              		.cfi_offset 5, -20
  38              		.cfi_offset 6, -16
  39              		.cfi_offset 7, -12
  40              		.cfi_offset 8, -8
  41              		.cfi_offset 14, -4
  42 0004 8AB0     		sub	sp, sp, #40
  43              	.LCFI1:
  44              		.cfi_def_cfa_offset 64
  44:Core/Src/gpio.c **** 
  45:Core/Src/gpio.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  45              		.loc 1 45 3 view .LVU1
  46              		.loc 1 45 20 is_stmt 0 view .LVU2
  47 0006 0024     		movs	r4, #0
  48 0008 0594     		str	r4, [sp, #20]
  49 000a 0694     		str	r4, [sp, #24]
  50 000c 0794     		str	r4, [sp, #28]
  51 000e 0894     		str	r4, [sp, #32]
  52 0010 0994     		str	r4, [sp, #36]
  46:Core/Src/gpio.c **** 
  47:Core/Src/gpio.c ****   /* GPIO Ports Clock Enable */
  48:Core/Src/gpio.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
  53              		.loc 1 48 3 is_stmt 1 view .LVU3
  54              	.LBB2:
  55              		.loc 1 48 3 view .LVU4
  56              		.loc 1 48 3 view .LVU5
  57 0012 244B     		ldr	r3, .L3
  58 0014 1A6B     		ldr	r2, [r3, #48]
  59 0016 42F01002 		orr	r2, r2, #16
  60 001a 1A63     		str	r2, [r3, #48]
  61              		.loc 1 48 3 view .LVU6
  62 001c 1A6B     		ldr	r2, [r3, #48]
  63 001e 02F01002 		and	r2, r2, #16
  64 0022 0192     		str	r2, [sp, #4]
  65              		.loc 1 48 3 view .LVU7
  66 0024 019A     		ldr	r2, [sp, #4]
  67              	.LBE2:
ARM GAS  /tmp/ccl3OLnL.s 			page 3


  68              		.loc 1 48 3 view .LVU8
  49:Core/Src/gpio.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  69              		.loc 1 49 3 view .LVU9
  70              	.LBB3:
  71              		.loc 1 49 3 view .LVU10
  72              		.loc 1 49 3 view .LVU11
  73 0026 1A6B     		ldr	r2, [r3, #48]
  74 0028 42F00102 		orr	r2, r2, #1
  75 002c 1A63     		str	r2, [r3, #48]
  76              		.loc 1 49 3 view .LVU12
  77 002e 1A6B     		ldr	r2, [r3, #48]
  78 0030 02F00102 		and	r2, r2, #1
  79 0034 0292     		str	r2, [sp, #8]
  80              		.loc 1 49 3 view .LVU13
  81 0036 029A     		ldr	r2, [sp, #8]
  82              	.LBE3:
  83              		.loc 1 49 3 view .LVU14
  50:Core/Src/gpio.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
  84              		.loc 1 50 3 view .LVU15
  85              	.LBB4:
  86              		.loc 1 50 3 view .LVU16
  87              		.loc 1 50 3 view .LVU17
  88 0038 1A6B     		ldr	r2, [r3, #48]
  89 003a 42F00802 		orr	r2, r2, #8
  90 003e 1A63     		str	r2, [r3, #48]
  91              		.loc 1 50 3 view .LVU18
  92 0040 1A6B     		ldr	r2, [r3, #48]
  93 0042 02F00802 		and	r2, r2, #8
  94 0046 0392     		str	r2, [sp, #12]
  95              		.loc 1 50 3 view .LVU19
  96 0048 039A     		ldr	r2, [sp, #12]
  97              	.LBE4:
  98              		.loc 1 50 3 view .LVU20
  51:Core/Src/gpio.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  99              		.loc 1 51 3 view .LVU21
 100              	.LBB5:
 101              		.loc 1 51 3 view .LVU22
 102              		.loc 1 51 3 view .LVU23
 103 004a 1A6B     		ldr	r2, [r3, #48]
 104 004c 42F08002 		orr	r2, r2, #128
 105 0050 1A63     		str	r2, [r3, #48]
 106              		.loc 1 51 3 view .LVU24
 107 0052 1B6B     		ldr	r3, [r3, #48]
 108 0054 03F08003 		and	r3, r3, #128
 109 0058 0493     		str	r3, [sp, #16]
 110              		.loc 1 51 3 view .LVU25
 111 005a 049B     		ldr	r3, [sp, #16]
 112              	.LBE5:
 113              		.loc 1 51 3 view .LVU26
  52:Core/Src/gpio.c **** 
  53:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  54:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD3_PE3_GPIO_Port, LD3_PE3_Pin, GPIO_PIN_SET);
 114              		.loc 1 54 3 view .LVU27
 115 005c DFF84C80 		ldr	r8, .L3+8
 116 0060 0122     		movs	r2, #1
 117 0062 0821     		movs	r1, #8
 118 0064 4046     		mov	r0, r8
ARM GAS  /tmp/ccl3OLnL.s 			page 4


 119 0066 FFF7FEFF 		bl	HAL_GPIO_WritePin
 120              	.LVL0:
  55:Core/Src/gpio.c **** 
  56:Core/Src/gpio.c ****   /*Configure GPIO pin Output Level */
  57:Core/Src/gpio.c ****   HAL_GPIO_WritePin(LD6_PD4_GPIO_Port, LD6_PD4_Pin, GPIO_PIN_SET);
 121              		.loc 1 57 3 view .LVU28
 122 006a 0F4D     		ldr	r5, .L3+4
 123 006c 0122     		movs	r2, #1
 124 006e 1021     		movs	r1, #16
 125 0070 2846     		mov	r0, r5
 126 0072 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL1:
  58:Core/Src/gpio.c **** 
  59:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  60:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD3_PE3_Pin;
 128              		.loc 1 60 3 view .LVU29
 129              		.loc 1 60 23 is_stmt 0 view .LVU30
 130 0076 0823     		movs	r3, #8
 131 0078 0593     		str	r3, [sp, #20]
  61:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 132              		.loc 1 61 3 is_stmt 1 view .LVU31
 133              		.loc 1 61 24 is_stmt 0 view .LVU32
 134 007a 0127     		movs	r7, #1
 135 007c 0697     		str	r7, [sp, #24]
  62:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 136              		.loc 1 62 3 is_stmt 1 view .LVU33
 137              		.loc 1 62 24 is_stmt 0 view .LVU34
 138 007e 0794     		str	r4, [sp, #28]
  63:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 139              		.loc 1 63 3 is_stmt 1 view .LVU35
 140              		.loc 1 63 25 is_stmt 0 view .LVU36
 141 0080 0226     		movs	r6, #2
 142 0082 0896     		str	r6, [sp, #32]
  64:Core/Src/gpio.c ****   HAL_GPIO_Init(LD3_PE3_GPIO_Port, &GPIO_InitStruct);
 143              		.loc 1 64 3 is_stmt 1 view .LVU37
 144 0084 05A9     		add	r1, sp, #20
 145 0086 4046     		mov	r0, r8
 146 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 147              	.LVL2:
  65:Core/Src/gpio.c **** 
  66:Core/Src/gpio.c ****   /*Configure GPIO pin : PtPin */
  67:Core/Src/gpio.c ****   GPIO_InitStruct.Pin = LD6_PD4_Pin;
 148              		.loc 1 67 3 view .LVU38
 149              		.loc 1 67 23 is_stmt 0 view .LVU39
 150 008c 1023     		movs	r3, #16
 151 008e 0593     		str	r3, [sp, #20]
  68:Core/Src/gpio.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 152              		.loc 1 68 3 is_stmt 1 view .LVU40
 153              		.loc 1 68 24 is_stmt 0 view .LVU41
 154 0090 0697     		str	r7, [sp, #24]
  69:Core/Src/gpio.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 155              		.loc 1 69 3 is_stmt 1 view .LVU42
 156              		.loc 1 69 24 is_stmt 0 view .LVU43
 157 0092 0794     		str	r4, [sp, #28]
  70:Core/Src/gpio.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 158              		.loc 1 70 3 is_stmt 1 view .LVU44
 159              		.loc 1 70 25 is_stmt 0 view .LVU45
ARM GAS  /tmp/ccl3OLnL.s 			page 5


 160 0094 0896     		str	r6, [sp, #32]
  71:Core/Src/gpio.c ****   HAL_GPIO_Init(LD6_PD4_GPIO_Port, &GPIO_InitStruct);
 161              		.loc 1 71 3 is_stmt 1 view .LVU46
 162 0096 05A9     		add	r1, sp, #20
 163 0098 2846     		mov	r0, r5
 164 009a FFF7FEFF 		bl	HAL_GPIO_Init
 165              	.LVL3:
  72:Core/Src/gpio.c **** 
  73:Core/Src/gpio.c **** }
 166              		.loc 1 73 1 is_stmt 0 view .LVU47
 167 009e 0AB0     		add	sp, sp, #40
 168              	.LCFI2:
 169              		.cfi_def_cfa_offset 24
 170              		@ sp needed
 171 00a0 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 172              	.L4:
 173              		.align	2
 174              	.L3:
 175 00a4 00380240 		.word	1073887232
 176 00a8 000C0240 		.word	1073875968
 177 00ac 00100240 		.word	1073876992
 178              		.cfi_endproc
 179              	.LFE141:
 181              		.text
 182              	.Letext0:
 183              		.file 2 "/home/rlai/Tools/arm-none-eabi/arm-none-eabi/include/machine/_default_types.h"
 184              		.file 3 "/home/rlai/Tools/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h"
 185              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f746xx.h"
 186              		.file 5 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
ARM GAS  /tmp/ccl3OLnL.s 			page 6


DEFINED SYMBOLS
                            *ABS*:00000000 gpio.c
     /tmp/ccl3OLnL.s:21     .text.MX_GPIO_Init:00000000 $t
     /tmp/ccl3OLnL.s:27     .text.MX_GPIO_Init:00000000 MX_GPIO_Init
     /tmp/ccl3OLnL.s:175    .text.MX_GPIO_Init:000000a4 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
