# Info: [9566]: Logging session transcript to file /home/jx2xu/ECE_327/ece327-proj/precision.log
//  Precision RTL Synthesis 64-bit 2015.2.16 (PS2015.2.1 Production Release) Tue Jan  5 23:04:49 PST 2016
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2016, All Rights Reserved.
//             Portions copyright 1991-2008 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Linux jx2xu@ecelinux5.uwaterloo.ca #1 SMP PREEMPT Sun Feb 14 10:43:50 EST 2016 3.2.77-1.el5.elrepo x86_64
//  
//  Start time Thu Mar 24 00:34:10 2016
# -------------------------------------------------
# Info: [9566]: Logging session transcript to file /home/jx2xu/ECE_327/ece327-proj/precision.log
# Info: [9575]: The Results Directory has been set to: /home/jx2xu/ECE_327/ece327-proj/uw_tmp
# Info: [9569]: Moving session transcript to file /home/jx2xu/ECE_327/ece327-proj/uw_tmp/precision.log
# Info: [15298]: Setting up the design to use synthesis library "cycloneii.syn"
# Info: [574]: The global max fanout is currently set to 1000 for Altera - Cyclone II.
# Info: [15324]: Setting Part to: "EP2C35F672C".
# Info: [15325]: Setting Process to: "7".
# Info: [3022]: Reading file: /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/techlibs/cycloneii.syn.
# Info: [633]: Loading library initialization file /opt-src/CMC/local/maagaard/tools/mentor/precision/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: vhdlorder, Release 2015b.13
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015b.13
# Info: [42502]: Analyzing input file "/home/jx2xu/ECE_327/ece327-proj/mem.vhd" ...
# Info: [42502]: Analyzing input file "/home/jx2xu/ECE_327/ece327-proj/kirsch_synth_pkg.vhd" ...
# Info: [42502]: Analyzing input file "/home/jx2xu/ECE_327/ece327-proj/kirsch.vhd" ...
# Info: [656]: Current working directory: /home/jx2xu/ECE_327/ece327-proj/uw_tmp.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015b.13
# Info: [40000]: Last compiled on Dec 24 2015 14:33:45
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Warning: [45472]: Generic/parameter test_num for which -overrides option was specified, does not exist. This value will be ignored.
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015b.13
# Info: [40000]: Last compiled on Dec 24 2015 15:06:12
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
# Info: [44506]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': mem.mem depth = 256, width = 8'.
# Info: [44506]: Module work.stage1_hardware(main): Pre-processing...
# Info: [44506]: Module work.custom_max(main){generic map (width => 8)}: Pre-processing...
# Info: [44506]: Module work.stage2_hardware(main): Pre-processing...
# Info: [44506]: Module work.custom_max(main){generic map (width => 10)}: Pre-processing...
# Warning: [45729]: "/home/jx2xu/ECE_327/ece327-proj/kirsch.vhd", line 156: Input port debug_key has never been used.
# Warning: [45729]: "/home/jx2xu/ECE_327/ece327-proj/kirsch.vhd", line 157: Input port debug_switch has never been used.
# Info: [44508]: Module work.mem(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
# Info: [44508]: Module work.custom_max(main){generic map (width => 8)}: Compiling...
# Info: [44508]: Module work.stage1_hardware(main): Compiling...
# Info: [44508]: Module work.custom_max(main){generic map (width => 10)}: Compiling...
# Info: [44508]: Module work.stage2_hardware(main): Compiling...
# Info: [44523]: Root Module work.kirsch(main){generic map (data_width => 8 addr_width => 8)}: Compiling...
# Info: [44838]: "/home/jx2xu/ECE_327/ece327-proj/kirsch.vhd", line 348: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "row_virtual".
# Info: [44838]: "/home/jx2xu/ECE_327/ece327-proj/kirsch.vhd", line 351: Macro Modgen_Counter "counter_up_sclear_clock_cnt_en_0_8" inferred for node "column".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 2, Inferred (Modgen/Selcounter/AddSub) : 2 (2 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 641.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: /home/jx2xu/ECE_327/ece327-proj/uw_tmp.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
# Info: i_clock
# Info: [3027]: Writing file: /home/jx2xu/ECE_327/ece327-proj/uw_tmp/kirsch_gate.vhd.
# Info: Info, Command 'auto_write' finished successfully
# Info: *** synthesis to generic gates succeeded ***
# COMMAND: close_results_dir
# Info: [9578]: The Results Directory has been closed.
close_results_dir
