{
  "creator": "Yosys 0.9 (git sha1 1979e0b)",
  "modules": {
    "M": {
      "attributes": {
        "src": "design.v:1"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "c": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$and$design.v:5$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "design.v:5"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 2 ],
            "B": [ 3 ],
            "Y": [ 4 ]
          }
        }
      },
      "netnames": {
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "design.v:2"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "design.v:2"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "design.v:3"
          }
        }
      }
    },
    "des": {
      "attributes": {
        "top": 1,
        "src": "design.v:9"
      },
      "ports": {
        "a": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "b": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "s": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "c": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$logic_not$design.v:16$2": {
          "hide_name": 1,
          "type": "$logic_not",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "design.v:16"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "Y": [ 6 ]
          }
        },
        "$ternary$design.v:16$3": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": 1
          },
          "attributes": {
            "src": "design.v:16"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 6 ],
            "B": [ 7 ],
            "S": [ 4 ],
            "Y": [ 5 ]
          }
        },
        "m1": {
          "hide_name": 0,
          "type": "M",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "design.v:14"
          },
          "port_directions": {
            "a": "input",
            "b": "input",
            "c": "output"
          },
          "connections": {
            "a": [ 2 ],
            "b": [ 3 ],
            "c": [ 7 ]
          }
        }
      },
      "netnames": {
        "$logic_not$design.v:16$2_Y": {
          "hide_name": 1,
          "bits": [ 6 ],
          "attributes": {
            "src": "design.v:16"
          }
        },
        "a": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "design.v:10"
          }
        },
        "b": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "design.v:10"
          }
        },
        "c": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "design.v:12"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "design.v:11"
          }
        },
        "s": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "design.v:10"
          }
        }
      }
    }
  }
}
