Running in Lattice mode

sourcing C:\lscc\diamond\3.5_x64\synpbase\lib\message_override.tcl


Starting:    C:\lscc\diamond\3.5_x64\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\diamond\3.5_x64\synpbase
Hostname:    MAXFEDORA
Date:        Fri Jan 22 00:15:13 2016
Version:     J-2015.03L

Arguments:   -product synplify_pro -batch project_project_synplify.tcl
ProductType: synplify_pro





log file: "C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srr"

Running: hdl_info_gen in foreground



Generating HDL info...


hdl_info_gen Completed
Return Code: 0
Run Time:0h:00m:01s

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srr to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srf

log file: "C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srr"

Running: project in foreground



Running proj_1|project


Running: compile (Compile) on proj_1|project


Running: compile_flow (Compile Process) on proj_1|project


Running: compiler (Compile Input) on proj_1|project

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\synwork\project_project_comp.srs to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srs


compiler Completed
Return Code: 0
Run Time:0h:00m:03s


Running: multi_srs_gen (Multi-srs Generator) on proj_1|project

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\synwork\project_project_comp.srs to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\synwork\project_project_s.srs


multi_srs_gen Completed
Return Code: 0
Run Time:0h:00m:00s

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\synwork\project_project_mult.srs to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srs

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srr to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srf

Complete: Compile Process on proj_1|project


Running: premap (Pre-mapping) on proj_1|project

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.fse to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\synwork\project_project_s.fse


premap Completed with warnings
Return Code: 1
Run Time:0h:00m:01s

Complete: Compile on proj_1|project


Running: map (Map) on proj_1|project


Running: fpga_mapper (Map & Optimize) on proj_1|project

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\synwork\project_project_m.srm to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srm


fpga_mapper Completed with warnings
Return Code: 1
Run Time:0h:00m:07s

Complete: Map on proj_1|project

Copied C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srr to C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\project_project.srf

Complete: Logic Synthesis on proj_1|project

TCL script complete: "project_project_synplify.tcl"

exit status=0

exit status=0

Save changes for project:
C:\Users\Bojan\Documents\rngfinal\flearadio-master-final\rtl\proj\lattice\ulx2s\project\proj_1.prj

batch mode default:no

