{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1564827548784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1564827548793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 03 18:19:08 2019 " "Processing started: Sat Aug 03 18:19:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1564827548793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827548793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MyFIFO1024x8 -c MyFIFO1024x8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MyFIFO1024x8 -c MyFIFO1024x8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827548793 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1564827550155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1564827550155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuboy/desktop/sdram/src/fifo/ngm_lib.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/xuboy/desktop/sdram/src/fifo/ngm_lib.v" { { "Info" "ISGN_ENTITY_NAME" "1 Norm2Gray " "Found entity 1: Norm2Gray" {  } { { "../../NGM_Lib.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/NGM_Lib.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564827564411 ""} { "Info" "ISGN_ENTITY_NAME" "2 Gray2Norm " "Found entity 2: Gray2Norm" {  } { { "../../NGM_Lib.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/NGM_Lib.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564827564411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuboy/desktop/sdram/src/fifo/myfifo1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuboy/desktop/sdram/src/fifo/myfifo1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFIFO1024x8 " "Found entity 1: MyFIFO1024x8" {  } { { "../../MyFIFO1024x8.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO1024x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564827564416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/xuboy/desktop/sdram/src/fifo/myfifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/xuboy/desktop/sdram/src/fifo/myfifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFIFO_Ctrl " "Found entity 1: MyFIFO_Ctrl" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564827564420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bram_1024x8.v 1 1 " "Found 1 design units, including 1 entities, in source file bram_1024x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 bram_1024x8 " "Found entity 1: bram_1024x8" {  } { { "bram_1024x8.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/proj/MyFIFO1024x8/bram_1024x8.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1564827564425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564425 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyFIFO1024x8 " "Elaborating entity \"MyFIFO1024x8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1564827564475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MyFIFO_Ctrl MyFIFO_Ctrl:U_MyFIFO_Ctrl " "Elaborating entity \"MyFIFO_Ctrl\" for hierarchy \"MyFIFO_Ctrl:U_MyFIFO_Ctrl\"" {  } { { "../../MyFIFO1024x8.v" "U_MyFIFO_Ctrl" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO1024x8.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564827564498 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(37) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(37): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 37 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564499 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_Waddr MyFIFO_Ctrl.v(35) " "Verilog HDL Always Construct warning at MyFIFO_Ctrl.v(35): inferring latch(es) for variable \"RAM_Waddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564499 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(58) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(58): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 58 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564499 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(67) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(67): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 67 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564500 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RAM_Raddr MyFIFO_Ctrl.v(65) " "Verilog HDL Always Construct warning at MyFIFO_Ctrl.v(65): inferring latch(es) for variable \"RAM_Raddr\", which holds its previous value in one or more paths through the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564500 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(90) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(90): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 90 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564500 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(101) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(101): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 101 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564500 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(125) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(125): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 125 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564500 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(138) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(138): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 138 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564501 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(155) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(155): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 155 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564501 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(181) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(181): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 181 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564501 ""}
{ "Error" "EVRFX_VERI_IF_CONDITION_DOES_NOT_MATCH_SENSITIVITY_LIST_EDGE" "MyFIFO_Ctrl.v(194) " "Verilog HDL Conditional Statement error at MyFIFO_Ctrl.v(194): cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 194 0 0 } }  } 0 10200 "Verilog HDL Conditional Statement error at %1!s!: cannot match operand(s) in the condition to the corresponding edges in the enclosing event control of the always construct" 0 0 "Analysis & Synthesis" 0 -1 1564827564501 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[0\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[0\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[1\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[1\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[2\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[2\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[3\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[3\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[4\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[4\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[5\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[5\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[6\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[6\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[7\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[7\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[8\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[8\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Raddr\[9\] MyFIFO_Ctrl.v(65) " "Inferred latch for \"RAM_Raddr\[9\]\" at MyFIFO_Ctrl.v(65)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 65 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564502 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[0\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[0\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[1\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[1\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[2\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[2\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[3\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[3\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[4\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[4\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[5\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[5\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[6\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[6\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[7\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[7\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RAM_Waddr\[8\] MyFIFO_Ctrl.v(35) " "Inferred latch for \"RAM_Waddr\[8\]\" at MyFIFO_Ctrl.v(35)" {  } { { "../../MyFIFO_Ctrl.v" "" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO_Ctrl.v" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564503 "|MyFIFO1024x8|MyFIFO_Ctrl:U_MyFIFO_Ctrl"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "MyFIFO_Ctrl:U_MyFIFO_Ctrl " "Can't elaborate user hierarchy \"MyFIFO_Ctrl:U_MyFIFO_Ctrl\"" {  } { { "../../MyFIFO1024x8.v" "U_MyFIFO_Ctrl" { Text "C:/Users/xuboy/Desktop/sdram/src/fifo/MyFIFO1024x8.v" 46 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1564827564505 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1564827564628 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Aug 03 18:19:24 2019 " "Processing ended: Sat Aug 03 18:19:24 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1564827564628 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1564827564628 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1564827564628 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1564827564628 ""}
