{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 22 21:55:15 2022 " "Info: Processing started: Tue Nov 22 21:55:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Main -c Main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Main -c Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Main EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Main" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 385 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "58 58 " "Critical Warning: No exact pin location assignment(s) for 58 pins of 58 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MSYN " "Info: Pin MSYN not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { MSYN } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 304 1408 1584 320 "MSYN" "" } { 296 1296 1408 312 "MSYN" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 278 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SSYN " "Info: Pin SSYN not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { SSYN } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 328 1408 1584 344 "SSYN" "" } { 320 1352 1408 336 "SSYN" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { SSYN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 282 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Info: Pin address\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { address[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 280 1408 1584 296 "address\[1..0\]" "" } { 272 1312 1408 288 "address\[1..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 228 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Info: Pin address\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { address[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 280 1408 1584 296 "address\[1..0\]" "" } { 272 1312 1408 288 "address\[1..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 229 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Info: Pin data\[7\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[7] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 234 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Info: Pin data\[6\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[6] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 235 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Info: Pin data\[5\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[5] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 236 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Info: Pin data\[4\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[4] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 237 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Info: Pin data\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 238 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Info: Pin data\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 239 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Info: Pin data\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 240 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Info: Pin data\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { data[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 256 1408 1584 272 "data\[7..0\]" "" } { 248 1328 1408 264 "data\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 241 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[7\] " "Info: Pin S1\[7\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[7] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 246 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[6\] " "Info: Pin S1\[6\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[6] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 247 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[5\] " "Info: Pin S1\[5\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[5] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 248 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[4\] " "Info: Pin S1\[4\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[4] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 249 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Info: Pin S1\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 250 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Info: Pin S1\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 251 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Info: Pin S1\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 252 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Info: Pin S1\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S1[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 464 456 632 480 "S1\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 253 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[7\] " "Info: Pin S2\[7\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[7] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 254 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[6\] " "Info: Pin S2\[6\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[6] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 255 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[5\] " "Info: Pin S2\[5\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[5] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 256 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[4\] " "Info: Pin S2\[4\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[4] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 257 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[3\] " "Info: Pin S2\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 258 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[2\] " "Info: Pin S2\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 259 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[1\] " "Info: Pin S2\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 260 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2\[0\] " "Info: Pin S2\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S2[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 760 936 464 "S2\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 261 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[7\] " "Info: Pin S3\[7\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[7] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 262 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[6\] " "Info: Pin S3\[6\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[6] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 263 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[5\] " "Info: Pin S3\[5\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[5] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 264 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[4\] " "Info: Pin S3\[4\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[4] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 265 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[3\] " "Info: Pin S3\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 266 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[2\] " "Info: Pin S3\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 267 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[1\] " "Info: Pin S3\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 268 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3\[0\] " "Info: Pin S3\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S3[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 456 1072 1248 472 "S3\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 269 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[7\] " "Info: Pin S4\[7\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[7] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 270 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[6\] " "Info: Pin S4\[6\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[6] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 271 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[5\] " "Info: Pin S4\[5\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[5] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 272 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[4\] " "Info: Pin S4\[4\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[4] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 273 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[3\] " "Info: Pin S4\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 274 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[2\] " "Info: Pin S4\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 275 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[1\] " "Info: Pin S4\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 276 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4\[0\] " "Info: Pin S4\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { S4[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 448 1368 1544 464 "S4\[7..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 277 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "perm\[3\] " "Info: Pin perm\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { perm[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 56 512 688 72 "perm\[3..0\]" "" } { 152 1064 1120 164 "perm\[3\]" "" } { 152 750 816 164 "perm\[2\]" "" } { 152 448 512 164 "perm\[1\]" "" } { 152 144 208 164 "perm\[0\]" "" } { 56 407 512 68 "perm\[3..0\]" "" } { 152 88 146 168 "perm\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { perm[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 224 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "perm\[2\] " "Info: Pin perm\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { perm[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 56 512 688 72 "perm\[3..0\]" "" } { 152 1064 1120 164 "perm\[3\]" "" } { 152 750 816 164 "perm\[2\]" "" } { 152 448 512 164 "perm\[1\]" "" } { 152 144 208 164 "perm\[0\]" "" } { 56 407 512 68 "perm\[3..0\]" "" } { 152 88 146 168 "perm\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { perm[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 225 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "perm\[1\] " "Info: Pin perm\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { perm[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 56 512 688 72 "perm\[3..0\]" "" } { 152 1064 1120 164 "perm\[3\]" "" } { 152 750 816 164 "perm\[2\]" "" } { 152 448 512 164 "perm\[1\]" "" } { 152 144 208 164 "perm\[0\]" "" } { 56 407 512 68 "perm\[3..0\]" "" } { 152 88 146 168 "perm\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { perm[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 226 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "perm\[0\] " "Info: Pin perm\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { perm[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 56 512 688 72 "perm\[3..0\]" "" } { 152 1064 1120 164 "perm\[3\]" "" } { 152 750 816 164 "perm\[2\]" "" } { 152 448 512 164 "perm\[1\]" "" } { 152 144 208 164 "perm\[0\]" "" } { 56 407 512 68 "perm\[3..0\]" "" } { 152 88 146 168 "perm\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { perm[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 227 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_END " "Info: Pin M_END not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { M_END } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 72 512 688 88 "M_END" "" } { 232 -136 -93 244 "M_END" "" } { 72 414 512 84 "M_END" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_END } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 280 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_REQ\[3\] " "Info: Pin M_REQ\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { M_REQ[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 40 512 688 56 "M_REQ\[3..0\]" "" } { 176 368 470 192 "M_REQ\[0\]" "" } { 176 672 773 192 "M_REQ\[1\]" "" } { 176 976 1075 192 "M_REQ\[2\]" "" } { 176 1280 1387 192 "M_REQ\[3\]" "" } { 32 408 512 48 "M_REQ\[3..0\]" "" } { 152 -160 -81 168 "M_REQ\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_REQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 242 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_REQ\[2\] " "Info: Pin M_REQ\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { M_REQ[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 40 512 688 56 "M_REQ\[3..0\]" "" } { 176 368 470 192 "M_REQ\[0\]" "" } { 176 672 773 192 "M_REQ\[1\]" "" } { 176 976 1075 192 "M_REQ\[2\]" "" } { 176 1280 1387 192 "M_REQ\[3\]" "" } { 32 408 512 48 "M_REQ\[3..0\]" "" } { 152 -160 -81 168 "M_REQ\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_REQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 243 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_REQ\[1\] " "Info: Pin M_REQ\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { M_REQ[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 40 512 688 56 "M_REQ\[3..0\]" "" } { 176 368 470 192 "M_REQ\[0\]" "" } { 176 672 773 192 "M_REQ\[1\]" "" } { 176 976 1075 192 "M_REQ\[2\]" "" } { 176 1280 1387 192 "M_REQ\[3\]" "" } { 32 408 512 48 "M_REQ\[3..0\]" "" } { 152 -160 -81 168 "M_REQ\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_REQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 244 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M_REQ\[0\] " "Info: Pin M_REQ\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { M_REQ[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 40 512 688 56 "M_REQ\[3..0\]" "" } { 176 368 470 192 "M_REQ\[0\]" "" } { 176 672 773 192 "M_REQ\[1\]" "" } { 176 976 1075 192 "M_REQ\[2\]" "" } { 176 1280 1387 192 "M_REQ\[3\]" "" } { 32 408 512 48 "M_REQ\[3..0\]" "" } { 152 -160 -81 168 "M_REQ\[3..0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { M_REQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 245 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { clk } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REQ\[3\] " "Info: Pin REQ\[3\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { REQ[3] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 312 -280 -112 328 "REQ\[3..0\]" "" } { 192 1088 1124 212 "REQ\[3\]" "" } { 192 784 820 212 "REQ\[2\]" "" } { 192 481 517 212 "REQ\[1\]" "" } { 192 176 212 212 "REQ\[0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { REQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 230 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REQ\[2\] " "Info: Pin REQ\[2\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { REQ[2] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 312 -280 -112 328 "REQ\[3..0\]" "" } { 192 1088 1124 212 "REQ\[3\]" "" } { 192 784 820 212 "REQ\[2\]" "" } { 192 481 517 212 "REQ\[1\]" "" } { 192 176 212 212 "REQ\[0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { REQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 231 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REQ\[1\] " "Info: Pin REQ\[1\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { REQ[1] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 312 -280 -112 328 "REQ\[3..0\]" "" } { 192 1088 1124 212 "REQ\[3\]" "" } { 192 784 820 212 "REQ\[2\]" "" } { 192 481 517 212 "REQ\[1\]" "" } { 192 176 212 212 "REQ\[0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { REQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 232 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "REQ\[0\] " "Info: Pin REQ\[0\] not assigned to an exact location on the device" {  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { REQ[0] } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 312 -280 -112 328 "REQ\[3..0\]" "" } { 192 1088 1124 212 "REQ\[3\]" "" } { 192 784 820 212 "REQ\[2\]" "" } { 192 481 517 212 "REQ\[1\]" "" } { 192 176 212 212 "REQ\[0\]" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { REQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 233 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Master1:inst\|inst9 " "Info: Destination node Master1:inst\|inst9" {  } { { "Master1.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master1.bdf" { { 336 640 704 416 "inst9" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Master1:inst|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 214 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Master3:inst3\|inst9 " "Info: Destination node Master3:inst3\|inst9" {  } { { "Master3.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master3.bdf" { { 304 496 560 384 "inst9" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Master3:inst3|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 170 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Master4:inst5\|inst9 " "Info: Destination node Master4:inst5\|inst9" {  } { { "Master4.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master4.bdf" { { 288 496 560 368 "inst9" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Master4:inst5|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 169 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Master2:inst2\|inst9 " "Info: Destination node Master2:inst2\|inst9" {  } { { "Master2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Master2.bdf" { { 296 496 560 376 "inst9" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Master2:inst2|inst9 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 168 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Arbiter2:inst7\|inst14 " "Info: Destination node Arbiter2:inst7\|inst14" {  } { { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Arbiter2:inst7|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/5semestr/quartus/bin/pin_planner.ppl" { clk } } } { "Main.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Main.bdf" { { 176 -304 -136 192 "clk" "" } { 136 1080 1120 148 "clk" "" } { 136 770 816 148 "clk" "" } { 136 464 512 148 "clk" "" } { 136 160 208 148 "clk" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 279 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Arbiter2:inst7\|inst14  " "Info: Automatically promoted node Arbiter2:inst7\|inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 352 280 344 400 "inst14" "" } } } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Arbiter2:inst7|inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 186 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Master4:inst5\|lpm_compare0:inst17\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node Master4:inst5\|lpm_compare0:inst17\|lpm_compare:lpm_compare_component\|cmpr_aig:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_aig.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cmpr_aig.tdf" 30 18 0 } } { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Master4:inst5|lpm_compare0:inst17|lpm_compare:lpm_compare_component|cmpr_aig:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/5semestr/SIFO/LR5/" 0 { } { { 0 { 0 ""} 0 331 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "57 unused 3.3V 4 53 0 " "Info: Number of I/O pins in group: 57 (unused VREF, 3.3V VCCIO, 4 input, 53 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "1.497 ns register register " "Info: Estimated most critical path is register to register delay of 1.497 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\] 1 REG LAB_X6_Y10 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X6_Y10; Fanout = 9; REG Node = 'Arbiter2:inst7\|lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_q3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_q3i.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_q3i.tdf" 55 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.025 ns) + CELL(0.378 ns) 0.403 ns Arbiter2:inst7\|inst18~0 2 COMB LAB_X6_Y10 3 " "Info: 2: + IC(0.025 ns) + CELL(0.378 ns) = 0.403 ns; Loc. = LAB_X6_Y10; Fanout = 3; COMB Node = 'Arbiter2:inst7\|inst18~0'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst18~0 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 408 1064 1128 456 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 0.804 ns Arbiter2:inst7\|inst18 3 COMB LAB_X6_Y10 9 " "Info: 3: + IC(0.129 ns) + CELL(0.272 ns) = 0.804 ns; Loc. = LAB_X6_Y10; Fanout = 9; COMB Node = 'Arbiter2:inst7\|inst18'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Arbiter2:inst7|inst18~0 Arbiter2:inst7|inst18 } "NODE_NAME" } } { "Arbiter2.bdf" "" { Schematic "D:/5semestr/SIFO/LR5/Arbiter2.bdf" { { 408 1064 1128 456 "inst18" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.397 ns) 1.497 ns Master3:inst3\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 4 REG LAB_X5_Y10 4 " "Info: 4: + IC(0.296 ns) + CELL(0.397 ns) = 1.497 ns; Loc. = LAB_X5_Y10; Fanout = 4; REG Node = 'Master3:inst3\|lpm_counter1:inst18\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "0.693 ns" { Arbiter2:inst7|inst18 Master3:inst3|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "D:/5semestr/SIFO/LR5/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.047 ns ( 69.94 % ) " "Info: Total cell delay = 1.047 ns ( 69.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 30.06 % ) " "Info: Total interconnect delay = 0.450 ns ( 30.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/5semestr/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { Arbiter2:inst7|lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_q3i:auto_generated|safe_q[0] Arbiter2:inst7|inst18~0 Arbiter2:inst7|inst18 Master3:inst3|lpm_counter1:inst18|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X12_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X12_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "53 " "Warning: Found 53 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "MSYN 0 " "Info: Pin \"MSYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SSYN 0 " "Info: Pin \"SSYN\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[1\] 0 " "Info: Pin \"address\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "address\[0\] 0 " "Info: Pin \"address\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Info: Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Info: Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Info: Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Info: Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Info: Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Info: Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Info: Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Info: Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[7\] 0 " "Info: Pin \"S1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[6\] 0 " "Info: Pin \"S1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[5\] 0 " "Info: Pin \"S1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[4\] 0 " "Info: Pin \"S1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[3\] 0 " "Info: Pin \"S1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[2\] 0 " "Info: Pin \"S1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[1\] 0 " "Info: Pin \"S1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[0\] 0 " "Info: Pin \"S1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[7\] 0 " "Info: Pin \"S2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[6\] 0 " "Info: Pin \"S2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[5\] 0 " "Info: Pin \"S2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[4\] 0 " "Info: Pin \"S2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[3\] 0 " "Info: Pin \"S2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[2\] 0 " "Info: Pin \"S2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[1\] 0 " "Info: Pin \"S2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2\[0\] 0 " "Info: Pin \"S2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[7\] 0 " "Info: Pin \"S3\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[6\] 0 " "Info: Pin \"S3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[5\] 0 " "Info: Pin \"S3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[4\] 0 " "Info: Pin \"S3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[3\] 0 " "Info: Pin \"S3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[2\] 0 " "Info: Pin \"S3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[1\] 0 " "Info: Pin \"S3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3\[0\] 0 " "Info: Pin \"S3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[7\] 0 " "Info: Pin \"S4\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[6\] 0 " "Info: Pin \"S4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[5\] 0 " "Info: Pin \"S4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[4\] 0 " "Info: Pin \"S4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[3\] 0 " "Info: Pin \"S4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[2\] 0 " "Info: Pin \"S4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[1\] 0 " "Info: Pin \"S4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4\[0\] 0 " "Info: Pin \"S4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "perm\[3\] 0 " "Info: Pin \"perm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "perm\[2\] 0 " "Info: Pin \"perm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "perm\[1\] 0 " "Info: Pin \"perm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "perm\[0\] 0 " "Info: Pin \"perm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_END 0 " "Info: Pin \"M_END\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_REQ\[3\] 0 " "Info: Pin \"M_REQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_REQ\[2\] 0 " "Info: Pin \"M_REQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_REQ\[1\] 0 " "Info: Pin \"M_REQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M_REQ\[0\] 0 " "Info: Pin \"M_REQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 22 21:55:18 2022 " "Info: Processing ended: Tue Nov 22 21:55:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
