Warning (10268): Verilog HDL information at and_tb.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/siyun/OneDrive/Desktop/ELEC374/elec374test/and_tb.v Line: 47
