#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Mar 21 22:20:47 2022
# Process ID: 13260
# Current directory: /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.runs/synth_1
# Command line: vivado -log qltest_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source qltest_top.tcl
# Log file: /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.runs/synth_1/qltest_top.vds
# Journal file: /home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source qltest_top.tcl -notrace
Command: synth_design -top qltest_top -part xc7a15tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a15t'
INFO: [Device 21-403] Loading part xc7a15tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 13308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 5635 ; free virtual = 11298
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'qltest_top' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/qltest_top.vhd:73]
	Parameter CLK_I_PERIOD bound to: 40.000000 - type: double 
INFO: [Synth 8-3491] module 'QLinkMaster' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:54' bound to instance 'QLINK1' of component 'QLinkMaster' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/qltest_top.vhd:118]
INFO: [Synth 8-638] synthesizing module 'QLinkMaster' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:72]
	Parameter CLK_I_PERIOD bound to: 40.000000 - type: double 
	Parameter BLINK_SEQUENCE bound to: 230'b10111011101110101011101110101010101110101011101110101110100010101011101011101011101110101010101011101000101011101110101011101010101011101010111010101110001110111011101110111010111010111011101010111010111010111010111011101110101000 
	Parameter CLK_I_PERIOD bound to: 40.000000 - type: double 
INFO: [Synth 8-3491] module 'mmcm48' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/mmcm48.vhd:17' bound to instance 'MMCM48_INST' of component 'mmcm48' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:211]
INFO: [Synth 8-638] synthesizing module 'mmcm48' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/mmcm48.vhd:26]
	Parameter CLK_I_PERIOD bound to: 40.000000 - type: double 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 40.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 40.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 62.500000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: double 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'MMCME2_BASE_inst' to cell 'MMCME2_BASE' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/mmcm48.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'mmcm48' (1#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/mmcm48.vhd:26]
INFO: [Synth 8-3491] module 'decode_serial' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/decode_serial.vhd:18' bound to instance 'U1' of component 'decode_serial' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:231]
INFO: [Synth 8-638] synthesizing module 'decode_serial' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/decode_serial.vhd:26]
WARNING: [Synth 8-614] signal 'bitcnt' is read in the process but is not in the sensitivity list [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/decode_serial.vhd:66]
WARNING: [Synth 8-614] signal 'subcnt' is read in the process but is not in the sensitivity list [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/decode_serial.vhd:66]
WARNING: [Synth 8-614] signal 'data' is read in the process but is not in the sensitivity list [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/decode_serial.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'decode_serial' (2#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/decode_serial.vhd:26]
INFO: [Synth 8-3491] module 'encode_serial' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/encode_serial.vhd:19' bound to instance 'U2' of component 'encode_serial' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:239]
INFO: [Synth 8-638] synthesizing module 'encode_serial' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/encode_serial.vhd:29]
INFO: [Synth 8-256] done synthesizing module 'encode_serial' (3#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/encode_serial.vhd:29]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-226] default block is never used [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'QLinkMaster' (4#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/QLINK/qlinkmaster.vhd:72]
INFO: [Synth 8-3491] module 'memory' declared at '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/new/memory.vhd:10' bound to instance 'DPRAM' of component 'memory' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/qltest_top.vhd:134]
INFO: [Synth 8-638] synthesizing module 'memory' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/new/memory.vhd:19]
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
INFO: [Synth 8-3491] module 'xpm_memory_spram' declared at '/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8571' bound to instance 'xpm_memory_spram_inst' of component 'xpm_memory_spram' [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/new/memory.vhd:30]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_spram' [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8571]
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter WAKEUP_TIME bound to: disable_sleep - type: string 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: read_first - type: string 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter P_CLOCKING_MODE bound to: 0 - type: integer 
	Parameter P_ECC_MODE bound to: 0 - type: integer 
	Parameter P_WAKEUP_TIME bound to: 0 - type: integer 
	Parameter P_WRITE_MODE_A bound to: 1 - type: integer 
	Parameter P_MEMORY_OPTIMIZATION bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
	Parameter MEMORY_TYPE bound to: 0 - type: integer 
	Parameter MEMORY_SIZE bound to: 8192 - type: integer 
	Parameter MEMORY_PRIMITIVE bound to: 0 - type: integer 
	Parameter CLOCKING_MODE bound to: 0 - type: integer 
	Parameter ECC_MODE bound to: 0 - type: integer 
	Parameter MEMORY_INIT_FILE bound to: none - type: string 
	Parameter MEMORY_INIT_PARAM bound to: 0 - type: string 
	Parameter USE_MEM_INIT_MMI bound to: 0 - type: integer 
	Parameter USE_MEM_INIT bound to: 1 - type: integer 
	Parameter MEMORY_OPTIMIZATION bound to: true - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
	Parameter AUTO_SLEEP_TIME bound to: 0 - type: integer 
	Parameter MESSAGE_CONTROL bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter USE_EMBEDDED_CONSTRAINT bound to: 0 - type: integer 
	Parameter CASCADE_HEIGHT bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter WRITE_PROTECT bound to: 1 - type: integer 
	Parameter WRITE_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_A bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_A bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_A bound to: 0 - type: string 
	Parameter READ_LATENCY_A bound to: 2 - type: integer 
	Parameter WRITE_MODE_A bound to: 1 - type: integer 
	Parameter RST_MODE_A bound to: SYNC - type: string 
	Parameter WRITE_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter READ_DATA_WIDTH_B bound to: 32 - type: integer 
	Parameter BYTE_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter ADDR_WIDTH_B bound to: 8 - type: integer 
	Parameter READ_RESET_VALUE_B bound to: 0 - type: string 
	Parameter READ_LATENCY_B bound to: 2 - type: integer 
	Parameter WRITE_MODE_B bound to: 1 - type: integer 
	Parameter RST_MODE_B bound to: SYNC - type: string 
	Parameter P_MEMORY_PRIMITIVE bound to: auto - type: string 
	Parameter P_MIN_WIDTH_DATA_A bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_B bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_ECC bound to: 32 - type: integer 
	Parameter P_MAX_DEPTH_DATA bound to: 256 - type: integer 
	Parameter P_ECC_MODE bound to: no_ecc - type: string 
	Parameter P_MEMORY_OPT bound to: yes - type: string 
	Parameter P_WIDTH_COL_WRITE_A bound to: 32 - type: integer 
	Parameter P_WIDTH_COL_WRITE_B bound to: 32 - type: integer 
	Parameter P_NUM_COLS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_COLS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_WRITE_B bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_A bound to: 1 - type: integer 
	Parameter P_NUM_ROWS_READ_B bound to: 1 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_WRITE_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_A bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_READ_B bound to: 8 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_WRITE_B bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_A bound to: 0 - type: integer 
	Parameter P_WIDTH_ADDR_LSB_READ_B bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_A bound to: 0 - type: integer 
	Parameter P_ENABLE_BYTE_WRITE_B bound to: 0 - type: integer 
	Parameter P_SDP_WRITE_MODE bound to: yes - type: string 
	Parameter rsta_loop_iter bound to: 32 - type: integer 
	Parameter rstb_loop_iter bound to: 32 - type: integer 
	Parameter NUM_CHAR_LOC bound to: 0 - type: integer 
	Parameter MAX_NUM_CHAR bound to: 0 - type: integer 
	Parameter P_MIN_WIDTH_DATA_SHFT bound to: 32 - type: integer 
	Parameter P_MIN_WIDTH_DATA_LDW bound to: 4 - type: integer 
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:488]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-2] MEMORY_INIT_FILE (none), MEMORY_INIT_PARAM together specify no memory initialization. Initial memory contents will be all 0's.   [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:490]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (5#1) [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_spram' (6#1) [/opt/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:8571]
INFO: [Synth 8-256] done synthesizing module 'memory' (7#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/new/memory.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'qltest_top' (8#1) [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/sources_1/imports/Qlink_SRC_2021_03_19/qltest_top.vhd:73]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 5665 ; free virtual = 11328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 5672 ; free virtual = 11335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 5672 ; free virtual = 11335
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2146.234 ; gain = 0.000 ; free physical = 5665 ; free virtual = 11328
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/constrs_1/imports/Qlink_SRC_2021_03_19/constraints.xdc]
Finished Parsing XDC File [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/constrs_1/imports/Qlink_SRC_2021_03_19/constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.srcs/constrs_1/imports/Qlink_SRC_2021_03_19/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/qltest_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/qltest_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.949 ; gain = 0.000 ; free physical = 5546 ; free virtual = 11209
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2298.949 ; gain = 0.000 ; free physical = 5546 ; free virtual = 11210
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5582 ; free virtual = 11248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a15tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5582 ; free virtual = 11248
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5582 ; free virtual = 11248
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'QLinkMaster'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 hashtag |              0000000000000000001 |                            00000
                     cmd |              0000000000000000010 |                            00001
             write_colon |              0000000000000000100 |                            00111
             write_addr0 |              0000000000000001000 |                            01000
             write_addr1 |              0000000000000010000 |                            01001
             write_data0 |              0000000000000100000 |                            01010
             write_data1 |              0000000000001000000 |                            01011
             write_data2 |              0000000000010000000 |                            01100
             write_data3 |              0000000000100000000 |                            01101
             write_data4 |              0000000001000000000 |                            01110
             write_data5 |              0000000010000000000 |                            01111
             write_data6 |              0000000100000000000 |                            10000
             write_data7 |              0000001000000000000 |                            10001
            write_commit |              0000010000000000000 |                            10010
              read_colon |              0000100000000000000 |                            00010
              read_addr0 |              0001000000000000000 |                            00011
              read_addr1 |              0010000000000000000 |                            00100
               read_bus0 |              0100000000000000000 |                            00101
               read_bus1 |              1000000000000000000 |                            00110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'one-hot' in module 'QLinkMaster'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5573 ; free virtual = 11240
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                8 Bit    Registers := 5     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 13    
+---RAMs : 
	               8K Bit	(256 X 32 bit)          RAMs := 1     
+---Muxes : 
	  19 Input   32 Bit        Muxes := 2     
	  19 Input   19 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 16    
	   5 Input   19 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 4     
	  19 Input    8 Bit        Muxes := 2     
	   2 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 20    
	   5 Input    1 Bit        Muxes := 3     
	  19 Input    1 Bit        Muxes := 3     
	  23 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 45 (col length:60)
BRAMs: 50 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5545 ; free virtual = 11217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5439 ; free virtual = 11107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5439 ; free virtual = 11107
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                        | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\DPRAM/xpm_memory_spram_inst/xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 256 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+---------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5436 ; free virtual = 11104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5434 ; free virtual = 11102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5433 ; free virtual = 11101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5421 ; free virtual = 11090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5421 ; free virtual = 11089
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5419 ; free virtual = 11087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5419 ; free virtual = 11087
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BUFG        |     2|
|2     |CARRY4      |     8|
|3     |LUT1        |     6|
|4     |LUT2        |    45|
|5     |LUT3        |    68|
|6     |LUT4        |    52|
|7     |LUT5        |    61|
|8     |LUT6        |   103|
|9     |MMCME2_BASE |     1|
|10    |MUXF7       |    13|
|11    |MUXF8       |     1|
|12    |RAMB18E1    |     1|
|13    |FDRE        |   188|
|14    |FDSE        |     5|
|15    |IBUF        |     2|
|16    |OBUF        |    10|
+------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5419 ; free virtual = 11088
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2298.949 ; gain = 0.000 ; free physical = 5483 ; free virtual = 11152
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2298.949 ; gain = 152.715 ; free physical = 5483 ; free virtual = 11152
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2298.949 ; gain = 0.000 ; free physical = 5479 ; free virtual = 11147
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2298.949 ; gain = 0.000 ; free physical = 5469 ; free virtual = 11139
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  MMCME2_BASE => MMCME2_ADV: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
63 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:38 . Memory (MB): peak = 2298.949 ; gain = 152.812 ; free physical = 5594 ; free virtual = 11264
INFO: [Common 17-1381] The checkpoint '/home/sebastian/Desktop/Git/AdvancedProgrammableElectronics/Lab6/Lab6.runs/synth_1/qltest_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file qltest_top_utilization_synth.rpt -pb qltest_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 22:21:36 2022...
