// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "03/21/2019 13:00:21"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module snake_2 (
	KEY,
	CLOCK_50,
	VGA_HS,
	VGA_VS,
	VGA_BLANK,
	VGA_SYNC,
	VGA_CLK,
	VGA_R,
	VGA_G,
	VGA_B,
	PS2_CLK,
	PS2_DAT);
input 	[3:0] KEY;
input 	CLOCK_50;
output 	VGA_HS;
output 	VGA_VS;
output 	VGA_BLANK;
output 	VGA_SYNC;
output 	VGA_CLK;
output 	[9:0] VGA_R;
output 	[9:0] VGA_G;
output 	[9:0] VGA_B;
inout 	PS2_CLK;
inout 	PS2_DAT;

// Design Ports Information
// KEY[2]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_U16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_HS	=>  Location: PIN_L17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_VS	=>  Location: PIN_L18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK	=>  Location: PIN_L19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_M20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_M18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_M22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_N16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_N19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[8]	=>  Location: PIN_K17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[9]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_T18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_R14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_P22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_T19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_P14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[8]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[9]	=>  Location: PIN_T20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_R17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_U20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[8]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[9]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_CLK	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PS2_DAT	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_P19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_P16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \KEY[2]~input_o ;
wire \KEY[3]~input_o ;
wire \PS2_CLK~input_o ;
wire \PS2_DAT~input_o ;
wire \CLOCK_50~input_o ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ;
wire \u0|a0|mypll|altpll_component|auto_generated|fb_clkin ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ;
wire \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ;
wire \u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ;
wire \u0|a0|controller|Add0~37_sumout ;
wire \KEY[0]~input_o ;
wire \u0|a0|controller|Equal0~0_combout ;
wire \u0|a0|controller|Add0~26 ;
wire \u0|a0|controller|Add0~21_sumout ;
wire \u0|a0|controller|xCounter[5]~DUPLICATE_q ;
wire \u0|a0|controller|Equal0~1_combout ;
wire \u0|a0|controller|Equal0~2_combout ;
wire \u0|a0|controller|Add0~38 ;
wire \u0|a0|controller|Add0~33_sumout ;
wire \u0|a0|controller|Add0~34 ;
wire \u0|a0|controller|Add0~1_sumout ;
wire \u0|a0|controller|Add0~2 ;
wire \u0|a0|controller|Add0~5_sumout ;
wire \u0|a0|controller|Add0~6 ;
wire \u0|a0|controller|Add0~9_sumout ;
wire \u0|a0|controller|Add0~10 ;
wire \u0|a0|controller|Add0~13_sumout ;
wire \u0|a0|controller|Add0~14 ;
wire \u0|a0|controller|Add0~17_sumout ;
wire \u0|a0|controller|Add0~18 ;
wire \u0|a0|controller|Add0~29_sumout ;
wire \u0|a0|controller|Add0~30 ;
wire \u0|a0|controller|Add0~25_sumout ;
wire \u0|a0|controller|VGA_HS1~0_combout ;
wire \u0|a0|controller|VGA_HS1~1_combout ;
wire \u0|a0|controller|VGA_HS1~q ;
wire \u0|a0|controller|VGA_HS~feeder_combout ;
wire \u0|a0|controller|VGA_HS~q ;
wire \u0|a0|controller|Add1~9_sumout ;
wire \u0|a0|controller|Add1~10 ;
wire \u0|a0|controller|Add1~5_sumout ;
wire \u0|a0|controller|Add1~6 ;
wire \u0|a0|controller|Add1~37_sumout ;
wire \u0|a0|controller|Add1~38 ;
wire \u0|a0|controller|Add1~33_sumout ;
wire \u0|a0|controller|Add1~34 ;
wire \u0|a0|controller|Add1~29_sumout ;
wire \u0|a0|controller|always1~2_combout ;
wire \u0|a0|controller|Add1~30 ;
wire \u0|a0|controller|Add1~25_sumout ;
wire \u0|a0|controller|Add1~26 ;
wire \u0|a0|controller|Add1~21_sumout ;
wire \u0|a0|controller|Add1~22 ;
wire \u0|a0|controller|Add1~17_sumout ;
wire \u0|a0|controller|Add1~18 ;
wire \u0|a0|controller|Add1~13_sumout ;
wire \u0|a0|controller|Add1~14 ;
wire \u0|a0|controller|Add1~1_sumout ;
wire \u0|a0|controller|always1~1_combout ;
wire \u0|a0|controller|always1~3_combout ;
wire \u0|a0|controller|VGA_VS1~0_combout ;
wire \u0|a0|controller|always1~0_combout ;
wire \u0|a0|controller|VGA_VS1~1_combout ;
wire \u0|a0|controller|VGA_VS1~q ;
wire \u0|a0|controller|VGA_VS~feeder_combout ;
wire \u0|a0|controller|VGA_VS~q ;
wire \u0|a0|controller|yCounter[9]~DUPLICATE_q ;
wire \u0|a0|controller|VGA_BLANK1~0_combout ;
wire \u0|a0|controller|VGA_BLANK1~q ;
wire \u0|a0|controller|VGA_BLANK~feeder_combout ;
wire \u0|a0|controller|VGA_BLANK~q ;
wire \u0|a0|controller|yCounter[7]~DUPLICATE_q ;
wire \u0|a0|controller|controller_translator|Add1~10 ;
wire \u0|a0|controller|controller_translator|Add1~11 ;
wire \u0|a0|controller|controller_translator|Add1~14 ;
wire \u0|a0|controller|controller_translator|Add1~15 ;
wire \u0|a0|controller|controller_translator|Add1~18 ;
wire \u0|a0|controller|controller_translator|Add1~19 ;
wire \u0|a0|controller|controller_translator|Add1~22 ;
wire \u0|a0|controller|controller_translator|Add1~23 ;
wire \u0|a0|controller|controller_translator|Add1~26 ;
wire \u0|a0|controller|controller_translator|Add1~27 ;
wire \u0|a0|controller|controller_translator|Add1~30 ;
wire \u0|a0|controller|controller_translator|Add1~31 ;
wire \u0|a0|controller|controller_translator|Add1~34 ;
wire \u0|a0|controller|controller_translator|Add1~35 ;
wire \u0|a0|controller|controller_translator|Add1~38 ;
wire \u0|a0|controller|controller_translator|Add1~39 ;
wire \u0|a0|controller|controller_translator|Add1~2 ;
wire \u0|a0|controller|controller_translator|Add1~3 ;
wire \u0|a0|controller|controller_translator|Add1~5_sumout ;
wire \u0|a0|controller|controller_translator|Add1~1_sumout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \u0|C0|current_state~19_combout ;
wire \u0|C0|current_state.DRAW1~q ;
wire \u0|D0|count~0_combout ;
wire \u0|C0|current_state~18_combout ;
wire \u0|C0|current_state.FOOD1~q ;
wire \u0|C0|current_state~16_combout ;
wire \u0|C0|current_state.FOOD~q ;
wire \u0|r0|Add0~65_sumout ;
wire \~GND~combout ;
wire \u0|r0|Add0~74 ;
wire \u0|r0|Add0~77_sumout ;
wire \u0|r0|Add0~78 ;
wire \u0|r0|Add0~81_sumout ;
wire \u0|r0|Add0~82 ;
wire \u0|r0|Add0~85_sumout ;
wire \u0|r0|Add0~86 ;
wire \u0|r0|Add0~89_sumout ;
wire \u0|r0|Add0~90 ;
wire \u0|r0|Add0~93_sumout ;
wire \u0|r0|Add0~94 ;
wire \u0|r0|Add0~97_sumout ;
wire \u0|r0|count[8]~DUPLICATE_q ;
wire \u0|r0|Add0~98 ;
wire \u0|r0|Add0~101_sumout ;
wire \u0|r0|Add0~102 ;
wire \u0|r0|Add0~105_sumout ;
wire \u0|r0|count[10]~DUPLICATE_q ;
wire \u0|r0|Add0~106 ;
wire \u0|r0|Add0~109_sumout ;
wire \u0|r0|Add0~110 ;
wire \u0|r0|Add0~41_sumout ;
wire \u0|r0|Add0~42 ;
wire \u0|r0|Add0~45_sumout ;
wire \u0|r0|Add0~46 ;
wire \u0|r0|Add0~49_sumout ;
wire \u0|r0|Add0~50 ;
wire \u0|r0|Add0~53_sumout ;
wire \u0|r0|Add0~54 ;
wire \u0|r0|Add0~57_sumout ;
wire \u0|r0|Add0~58 ;
wire \u0|r0|Add0~61_sumout ;
wire \u0|r0|Add0~62 ;
wire \u0|r0|Add0~17_sumout ;
wire \u0|r0|Add0~18 ;
wire \u0|r0|Add0~21_sumout ;
wire \u0|r0|Add0~22 ;
wire \u0|r0|Add0~25_sumout ;
wire \u0|r0|Add0~26 ;
wire \u0|r0|Add0~29_sumout ;
wire \u0|r0|Add0~30 ;
wire \u0|r0|Add0~33_sumout ;
wire \u0|r0|Add0~34 ;
wire \u0|r0|Add0~37_sumout ;
wire \u0|r0|Add0~38 ;
wire \u0|r0|Add0~1_sumout ;
wire \u0|r0|Add0~2 ;
wire \u0|r0|Add0~5_sumout ;
wire \u0|r0|Add0~6 ;
wire \u0|r0|Add0~9_sumout ;
wire \u0|r0|count[26]~DUPLICATE_q ;
wire \u0|r0|Add0~10 ;
wire \u0|r0|Add0~13_sumout ;
wire \u0|r0|Equal0~0_combout ;
wire \u0|r0|Equal0~4_combout ;
wire \u0|r0|count[17]~DUPLICATE_q ;
wire \u0|r0|count[13]~DUPLICATE_q ;
wire \u0|r0|Equal0~2_combout ;
wire \u0|r0|Equal0~1_combout ;
wire \u0|C0|Selector2~0_combout ;
wire \u0|C0|current_state.WAIT~q ;
wire \u0|r0|count[10]~0_combout ;
wire \u0|r0|Add0~66 ;
wire \u0|r0|Add0~69_sumout ;
wire \u0|r0|Add0~70 ;
wire \u0|r0|Add0~73_sumout ;
wire \u0|r0|Equal0~3_combout ;
wire \u0|r0|Equal0~5_combout ;
wire \u0|C0|current_state~21_combout ;
wire \u0|C0|current_state.BLACK1~q ;
wire \u0|C0|Selector3~0_combout ;
wire \u0|C0|current_state.BLACK~q ;
wire \u0|D0|count[3]~1_combout ;
wire \u0|D0|count~2_combout ;
wire \u0|D0|count~4_combout ;
wire \u0|D0|count~3_combout ;
wire \u0|D0|Equal2~0_combout ;
wire \u0|D0|stop~0_combout ;
wire \u0|D0|stop~q ;
wire \KEY[1]~input_o ;
wire \u0|C0|current_state~22_combout ;
wire \u0|C0|current_state.START~q ;
wire \u0|C0|current_state~20_combout ;
wire \u0|C0|current_state.START_WAIT~q ;
wire \u0|C0|current_state~17_combout ;
wire \u0|C0|current_state.MOVE~q ;
wire \u0|C0|Selector1~0_combout ;
wire \u0|C0|current_state.DRAW~q ;
wire \u0|C0|WideOr5~0_combout ;
wire \u0|comb_3|x[4]~DUPLICATE_q ;
wire \u0|comb_3|Add0~10 ;
wire \u0|comb_3|Add0~5_sumout ;
wire \u0|comb_3|x~1_combout ;
wire \u0|comb_3|Add0~25_sumout ;
wire \u0|comb_3|x~6_combout ;
wire \u0|comb_3|Add0~26 ;
wire \u0|comb_3|Add0~21_sumout ;
wire \u0|comb_3|x~5_combout ;
wire \u0|comb_3|Add0~22 ;
wire \u0|comb_3|Add0~17_sumout ;
wire \u0|comb_3|x~4_combout ;
wire \u0|comb_3|Add0~18 ;
wire \u0|comb_3|Add0~13_sumout ;
wire \u0|comb_3|x~3_combout ;
wire \u0|comb_3|x[3]~DUPLICATE_q ;
wire \u0|comb_3|Add0~14 ;
wire \u0|comb_3|Add0~9_sumout ;
wire \u0|comb_3|x~2_combout ;
wire \u0|comb_3|Add0~6 ;
wire \u0|comb_3|Add0~1_sumout ;
wire \u0|comb_3|x~0_combout ;
wire \u0|comb_3|x[6]~DUPLICATE_q ;
wire \u0|comb_3|Add1~21_sumout ;
wire \u0|comb_3|Add1~6 ;
wire \u0|comb_3|Add1~1_sumout ;
wire \u0|comb_3|y~0_combout ;
wire \u0|comb_3|y[5]~DUPLICATE_q ;
wire \u0|comb_3|y~5_combout ;
wire \u0|comb_3|y[0]~DUPLICATE_q ;
wire \u0|comb_3|Add1~22 ;
wire \u0|comb_3|Add1~17_sumout ;
wire \u0|comb_3|y~4_combout ;
wire \u0|comb_3|y[1]~DUPLICATE_q ;
wire \u0|comb_3|Add1~18 ;
wire \u0|comb_3|Add1~13_sumout ;
wire \u0|comb_3|y~3_combout ;
wire \u0|comb_3|y[2]~DUPLICATE_q ;
wire \u0|comb_3|Add1~14 ;
wire \u0|comb_3|Add1~9_sumout ;
wire \u0|comb_3|y~2_combout ;
wire \u0|comb_3|y[3]~DUPLICATE_q ;
wire \u0|comb_3|Add1~10 ;
wire \u0|comb_3|Add1~5_sumout ;
wire \u0|comb_3|y~1_combout ;
wire \u0|comb_3|LessThan1~0_combout ;
wire \u0|comb_3|Add1~2 ;
wire \u0|comb_3|Add1~25_sumout ;
wire \u0|comb_3|y~6_combout ;
wire \u0|comb_3|y[6]~DUPLICATE_q ;
wire \u0|comb_3|randomY[6]~3_combout ;
wire \u0|D0|always1~1_combout ;
wire \u0|comb_3|randomY[3]~1_combout ;
wire \u0|comb_3|randomY[2]~2_combout ;
wire \u0|comb_3|randomY[4]~0_combout ;
wire \u0|D0|always1~0_combout ;
wire \u0|comb_3|randomX[4]~1_combout ;
wire \u0|comb_3|randomX[5]~0_combout ;
wire \u0|D0|food_gen~0_combout ;
wire \u0|D0|food_gen~q ;
wire \u0|comb_3|randomY[6]~DUPLICATE_q ;
wire \u0|D0|Add7~22 ;
wire \u0|D0|Add7~26 ;
wire \u0|D0|Add7~18 ;
wire \u0|D0|Add7~14 ;
wire \u0|D0|Add7~10 ;
wire \u0|D0|Add7~6 ;
wire \u0|D0|Add7~1_sumout ;
wire \u0|D0|Add7~5_sumout ;
wire \u0|D0|Add7~9_sumout ;
wire \u0|D0|Add7~13_sumout ;
wire \u0|D0|Add7~17_sumout ;
wire \u0|D0|Add7~25_sumout ;
wire \u0|D0|Add7~21_sumout ;
wire \u0|D0|Add5~2 ;
wire \u0|D0|Add5~6 ;
wire \u0|D0|Add5~10 ;
wire \u0|D0|Add5~14 ;
wire \u0|D0|Add5~18 ;
wire \u0|D0|Add5~22 ;
wire \u0|D0|Add5~25_sumout ;
wire \u0|D0|Add5~21_sumout ;
wire \u0|a0|user_input_translator|Add0~10 ;
wire \u0|a0|user_input_translator|Add0~14 ;
wire \u0|a0|user_input_translator|Add0~18 ;
wire \u0|a0|user_input_translator|Add0~22 ;
wire \u0|a0|user_input_translator|Add0~26 ;
wire \u0|a0|user_input_translator|Add0~30 ;
wire \u0|a0|user_input_translator|Add0~34 ;
wire \u0|a0|user_input_translator|Add0~38 ;
wire \u0|a0|user_input_translator|Add0~5_sumout ;
wire \u0|a0|user_input_translator|Add0~6 ;
wire \u0|a0|user_input_translator|Add0~1_sumout ;
wire \u0|a0|writeEn~0_combout ;
wire \u0|D0|Add5~1_sumout ;
wire \u0|D0|x_out[0]~0_combout ;
wire \u0|D0|Add5~5_sumout ;
wire \u0|D0|x_out[1]~1_combout ;
wire \u0|D0|Add5~9_sumout ;
wire \u0|D0|x_out[2]~2_combout ;
wire \u0|D0|Add5~13_sumout ;
wire \u0|D0|x_out[3]~3_combout ;
wire \u0|D0|Add5~17_sumout ;
wire \u0|D0|x_out[4]~4_combout ;
wire \u0|a0|user_input_translator|Add0~9_sumout ;
wire \u0|a0|user_input_translator|Add0~13_sumout ;
wire \u0|a0|user_input_translator|Add0~17_sumout ;
wire \u0|a0|user_input_translator|Add0~21_sumout ;
wire \u0|a0|user_input_translator|Add0~25_sumout ;
wire \u0|a0|user_input_translator|Add0~29_sumout ;
wire \u0|a0|user_input_translator|Add0~33_sumout ;
wire \u0|a0|user_input_translator|Add0~37_sumout ;
wire \u0|a0|controller|controller_translator|Add1~9_sumout ;
wire \u0|a0|controller|controller_translator|Add1~13_sumout ;
wire \u0|a0|controller|controller_translator|Add1~17_sumout ;
wire \u0|a0|controller|controller_translator|Add1~21_sumout ;
wire \u0|a0|controller|controller_translator|Add1~25_sumout ;
wire \u0|a0|controller|controller_translator|Add1~29_sumout ;
wire \u0|a0|controller|controller_translator|Add1~33_sumout ;
wire \u0|a0|controller|controller_translator|Add1~37_sumout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a2~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a5~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a8 ;
wire \u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a7~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a4~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a1~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a0~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a6~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|ram_block1a3~portbdataout ;
wire \u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ;
wire [5:0] \u0|a0|mypll|altpll_component|auto_generated|clk ;
wire [6:0] \u0|comb_3|y ;
wire [6:0] \u0|comb_3|x ;
wire [6:0] \u0|comb_3|randomY ;
wire [6:0] \u0|comb_3|randomX ;
wire [2:0] \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w ;
wire [2:0] \u0|a0|VideoMemory|auto_generated|decode2|w_anode105w ;
wire [9:0] \u0|a0|controller|yCounter ;
wire [1:0] \u0|a0|VideoMemory|auto_generated|address_reg_b ;
wire [2:0] \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w ;
wire [27:0] \u0|r0|count ;
wire [2:0] \u0|C0|colour ;
wire [2:0] \u0|a0|VideoMemory|auto_generated|decode2|w_anode126w ;
wire [1:0] \u0|a0|VideoMemory|auto_generated|out_address_reg_b ;
wire [9:0] \u0|a0|controller|xCounter ;
wire [2:0] \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w ;
wire [3:0] \u0|D0|count ;
wire [2:0] \u0|a0|VideoMemory|auto_generated|decode2|w_anode118w ;

wire [0:0] \u0|a0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \u0|a0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [1:0] \u0|a0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \u0|a0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \u0|a0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [1:0] \u0|a0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \u0|a0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \u0|a0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [7:0] \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ;

assign \u0|a0|VideoMemory|auto_generated|ram_block1a5~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \u0|a0|VideoMemory|auto_generated|ram_block1a2~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \u0|a0|VideoMemory|auto_generated|ram_block1a7~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];
assign \u0|a0|VideoMemory|auto_generated|ram_block1a8  = \u0|a0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus [1];

assign \u0|a0|VideoMemory|auto_generated|ram_block1a4~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \u0|a0|VideoMemory|auto_generated|ram_block1a1~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \u0|a0|VideoMemory|auto_generated|ram_block1a6~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \u0|a0|VideoMemory|auto_generated|ram_block1a3~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \u0|a0|VideoMemory|auto_generated|ram_block1a0~portbdataout  = \u0|a0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [0];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [1];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [2];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [3];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [4];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [5];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [6];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus [7];

assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [0];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [1];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [2];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [3];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [4];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [5];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [6];
assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus [7];

assign \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8  = \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus [8];

// Location: IOOBUF_X89_Y37_N22
cyclonev_io_obuf \VGA_HS~output (
	.i(\u0|a0|controller|VGA_HS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_HS),
	.obar());
// synopsys translate_off
defparam \VGA_HS~output .bus_hold = "false";
defparam \VGA_HS~output .open_drain_output = "false";
defparam \VGA_HS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N22
cyclonev_io_obuf \VGA_VS~output (
	.i(\u0|a0|controller|VGA_VS~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_VS),
	.obar());
// synopsys translate_off
defparam \VGA_VS~output .bus_hold = "false";
defparam \VGA_VS~output .open_drain_output = "false";
defparam \VGA_VS~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y38_N5
cyclonev_io_obuf \VGA_BLANK~output (
	.i(\u0|a0|controller|VGA_BLANK~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK~output .bus_hold = "false";
defparam \VGA_BLANK~output .open_drain_output = "false";
defparam \VGA_BLANK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \VGA_SYNC~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N19
cyclonev_io_obuf \VGA_CLK~output (
	.i(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N39
cyclonev_io_obuf \VGA_R[0]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N22
cyclonev_io_obuf \VGA_R[1]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N39
cyclonev_io_obuf \VGA_R[2]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N45
cyclonev_io_obuf \VGA_R[3]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N5
cyclonev_io_obuf \VGA_R[4]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N96
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N56
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y37_N5
cyclonev_io_obuf \VGA_R[8]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[8]),
	.obar());
// synopsys translate_off
defparam \VGA_R[8]~output .bus_hold = "false";
defparam \VGA_R[8]~output .open_drain_output = "false";
defparam \VGA_R[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y36_N56
cyclonev_io_obuf \VGA_R[9]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[9]),
	.obar());
// synopsys translate_off
defparam \VGA_R[9]~output .bus_hold = "false";
defparam \VGA_R[9]~output .open_drain_output = "false";
defparam \VGA_R[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \VGA_G[0]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \VGA_G[1]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \VGA_G[2]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \VGA_G[3]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \VGA_G[4]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \VGA_G[8]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[8]),
	.obar());
// synopsys translate_off
defparam \VGA_G[8]~output .bus_hold = "false";
defparam \VGA_G[8]~output .open_drain_output = "false";
defparam \VGA_G[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \VGA_G[9]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[9]),
	.obar());
// synopsys translate_off
defparam \VGA_G[9]~output .bus_hold = "false";
defparam \VGA_G[9]~output .open_drain_output = "false";
defparam \VGA_G[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \VGA_B[0]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \VGA_B[1]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \VGA_B[2]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \VGA_B[3]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \VGA_B[4]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \VGA_B[7]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \VGA_B[8]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[8]),
	.obar());
// synopsys translate_off
defparam \VGA_B[8]~output .bus_hold = "false";
defparam \VGA_B[8]~output .open_drain_output = "false";
defparam \VGA_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \VGA_B[9]~output (
	.i(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[9]),
	.obar());
// synopsys translate_off
defparam \VGA_B[9]~output .bus_hold = "false";
defparam \VGA_B[9]~output .open_drain_output = "false";
defparam \VGA_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \PS2_CLK~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_CLK),
	.obar());
// synopsys translate_off
defparam \PS2_CLK~output .bus_hold = "false";
defparam \PS2_CLK~output .open_drain_output = "true";
defparam \PS2_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y81_N42
cyclonev_io_obuf \PS2_DAT~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PS2_DAT),
	.obar());
// synopsys translate_off
defparam \PS2_DAT~output .bus_hold = "false";
defparam \PS2_DAT~output .open_drain_output = "true";
defparam \PS2_DAT~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X56_Y81_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X89_Y80_N0
cyclonev_pll_refclk_select \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X89_Y74_N0
cyclonev_fractional_pll \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL (
	.coreclkfb(\u0|a0|mypll|altpll_component|auto_generated|fb_clkin ),
	.ecnc1test(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiften(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\u0|a0|mypll|altpll_component|auto_generated|fb_clkin ),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .forcelock = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .nreset_invert = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_atb = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_enable = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vccr_pd = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X89_Y78_N0
cyclonev_pll_reconfig \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI7 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI6 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI5 ,
\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI4 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI3 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI2 ,
\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI1 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFTENM ),
	.up(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X89_Y73_N1
cyclonev_pll_output_counter \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIGSHIFTEN8 ),
	.tclk0(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_TCLK ),
	.up0(\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_RECONFIG_O_UP ),
	.vco0ph({\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH7 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH6 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH5 ,
\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH4 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH3 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH2 ,
\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH1 ,\u0|a0|mypll|altpll_component|auto_generated|generic_pll1~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\u0|a0|mypll|altpll_component|auto_generated|clk [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \u0|a0|mypll|altpll_component|auto_generated|generic_pll1~PLL_OUTPUT_COUNTER .output_counter_index = 8;
// synopsys translate_on

// Location: CLKCTRL_G14
cyclonev_clkena \u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 (
	.inclk(\u0|a0|mypll|altpll_component|auto_generated|clk [0]),
	.ena(vcc),
	.outclk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .clock_type = "global clock";
defparam \u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .disable_mode = "low";
defparam \u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .ena_register_power_up = "high";
defparam \u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N0
cyclonev_lcell_comb \u0|a0|controller|Add0~37 (
// Equation(s):
// \u0|a0|controller|Add0~37_sumout  = SUM(( \u0|a0|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))
// \u0|a0|controller|Add0~38  = CARRY(( \u0|a0|controller|xCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~37_sumout ),
	.cout(\u0|a0|controller|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~37 .extended_lut = "off";
defparam \u0|a0|controller|Add0~37 .lut_mask = 64'h00000000000000FF;
defparam \u0|a0|controller|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N42
cyclonev_lcell_comb \u0|a0|controller|Equal0~0 (
// Equation(s):
// \u0|a0|controller|Equal0~0_combout  = ( \u0|a0|controller|xCounter [3] & ( (\u0|a0|controller|xCounter [8] & (!\u0|a0|controller|xCounter [7] & (\u0|a0|controller|xCounter [4] & \u0|a0|controller|xCounter [2]))) ) )

	.dataa(!\u0|a0|controller|xCounter [8]),
	.datab(!\u0|a0|controller|xCounter [7]),
	.datac(!\u0|a0|controller|xCounter [4]),
	.datad(!\u0|a0|controller|xCounter [2]),
	.datae(!\u0|a0|controller|xCounter [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Equal0~0 .extended_lut = "off";
defparam \u0|a0|controller|Equal0~0 .lut_mask = 64'h0000000400000004;
defparam \u0|a0|controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N24
cyclonev_lcell_comb \u0|a0|controller|Add0~25 (
// Equation(s):
// \u0|a0|controller|Add0~25_sumout  = SUM(( \u0|a0|controller|xCounter [8] ) + ( GND ) + ( \u0|a0|controller|Add0~30  ))
// \u0|a0|controller|Add0~26  = CARRY(( \u0|a0|controller|xCounter [8] ) + ( GND ) + ( \u0|a0|controller|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~25_sumout ),
	.cout(\u0|a0|controller|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~25 .extended_lut = "off";
defparam \u0|a0|controller|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N27
cyclonev_lcell_comb \u0|a0|controller|Add0~21 (
// Equation(s):
// \u0|a0|controller|Add0~21_sumout  = SUM(( \u0|a0|controller|xCounter [9] ) + ( GND ) + ( \u0|a0|controller|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~21_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~21 .extended_lut = "off";
defparam \u0|a0|controller|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N28
dffeas \u0|a0|controller|xCounter[9] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[9] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N16
dffeas \u0|a0|controller|xCounter[5]~DUPLICATE (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N39
cyclonev_lcell_comb \u0|a0|controller|Equal0~1 (
// Equation(s):
// \u0|a0|controller|Equal0~1_combout  = ( !\u0|a0|controller|xCounter [6] & ( (\u0|a0|controller|xCounter [0] & (!\u0|a0|controller|xCounter[5]~DUPLICATE_q  & \u0|a0|controller|xCounter [1])) ) )

	.dataa(gnd),
	.datab(!\u0|a0|controller|xCounter [0]),
	.datac(!\u0|a0|controller|xCounter[5]~DUPLICATE_q ),
	.datad(!\u0|a0|controller|xCounter [1]),
	.datae(gnd),
	.dataf(!\u0|a0|controller|xCounter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Equal0~1 .extended_lut = "off";
defparam \u0|a0|controller|Equal0~1 .lut_mask = 64'h0030003000000000;
defparam \u0|a0|controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N48
cyclonev_lcell_comb \u0|a0|controller|Equal0~2 (
// Equation(s):
// \u0|a0|controller|Equal0~2_combout  = ( \u0|a0|controller|Equal0~1_combout  & ( (\u0|a0|controller|Equal0~0_combout  & \u0|a0|controller|xCounter [9]) ) )

	.dataa(!\u0|a0|controller|Equal0~0_combout ),
	.datab(!\u0|a0|controller|xCounter [9]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|a0|controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Equal0~2 .extended_lut = "off";
defparam \u0|a0|controller|Equal0~2 .lut_mask = 64'h0000000011111111;
defparam \u0|a0|controller|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N1
dffeas \u0|a0|controller|xCounter[0] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[0] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N3
cyclonev_lcell_comb \u0|a0|controller|Add0~33 (
// Equation(s):
// \u0|a0|controller|Add0~33_sumout  = SUM(( \u0|a0|controller|xCounter [1] ) + ( GND ) + ( \u0|a0|controller|Add0~38  ))
// \u0|a0|controller|Add0~34  = CARRY(( \u0|a0|controller|xCounter [1] ) + ( GND ) + ( \u0|a0|controller|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~33_sumout ),
	.cout(\u0|a0|controller|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~33 .extended_lut = "off";
defparam \u0|a0|controller|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N5
dffeas \u0|a0|controller|xCounter[1] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[1] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N6
cyclonev_lcell_comb \u0|a0|controller|Add0~1 (
// Equation(s):
// \u0|a0|controller|Add0~1_sumout  = SUM(( \u0|a0|controller|xCounter [2] ) + ( GND ) + ( \u0|a0|controller|Add0~34  ))
// \u0|a0|controller|Add0~2  = CARRY(( \u0|a0|controller|xCounter [2] ) + ( GND ) + ( \u0|a0|controller|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~1_sumout ),
	.cout(\u0|a0|controller|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~1 .extended_lut = "off";
defparam \u0|a0|controller|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N8
dffeas \u0|a0|controller|xCounter[2] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[2] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N9
cyclonev_lcell_comb \u0|a0|controller|Add0~5 (
// Equation(s):
// \u0|a0|controller|Add0~5_sumout  = SUM(( \u0|a0|controller|xCounter [3] ) + ( GND ) + ( \u0|a0|controller|Add0~2  ))
// \u0|a0|controller|Add0~6  = CARRY(( \u0|a0|controller|xCounter [3] ) + ( GND ) + ( \u0|a0|controller|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~5_sumout ),
	.cout(\u0|a0|controller|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~5 .extended_lut = "off";
defparam \u0|a0|controller|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N10
dffeas \u0|a0|controller|xCounter[3] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[3] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N12
cyclonev_lcell_comb \u0|a0|controller|Add0~9 (
// Equation(s):
// \u0|a0|controller|Add0~9_sumout  = SUM(( \u0|a0|controller|xCounter [4] ) + ( GND ) + ( \u0|a0|controller|Add0~6  ))
// \u0|a0|controller|Add0~10  = CARRY(( \u0|a0|controller|xCounter [4] ) + ( GND ) + ( \u0|a0|controller|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~9_sumout ),
	.cout(\u0|a0|controller|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~9 .extended_lut = "off";
defparam \u0|a0|controller|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N13
dffeas \u0|a0|controller|xCounter[4] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[4] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N15
cyclonev_lcell_comb \u0|a0|controller|Add0~13 (
// Equation(s):
// \u0|a0|controller|Add0~13_sumout  = SUM(( \u0|a0|controller|xCounter [5] ) + ( GND ) + ( \u0|a0|controller|Add0~10  ))
// \u0|a0|controller|Add0~14  = CARRY(( \u0|a0|controller|xCounter [5] ) + ( GND ) + ( \u0|a0|controller|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~13_sumout ),
	.cout(\u0|a0|controller|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~13 .extended_lut = "off";
defparam \u0|a0|controller|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N17
dffeas \u0|a0|controller|xCounter[5] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[5] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N18
cyclonev_lcell_comb \u0|a0|controller|Add0~17 (
// Equation(s):
// \u0|a0|controller|Add0~17_sumout  = SUM(( \u0|a0|controller|xCounter [6] ) + ( GND ) + ( \u0|a0|controller|Add0~14  ))
// \u0|a0|controller|Add0~18  = CARRY(( \u0|a0|controller|xCounter [6] ) + ( GND ) + ( \u0|a0|controller|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~17_sumout ),
	.cout(\u0|a0|controller|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~17 .extended_lut = "off";
defparam \u0|a0|controller|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N19
dffeas \u0|a0|controller|xCounter[6] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[6] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N21
cyclonev_lcell_comb \u0|a0|controller|Add0~29 (
// Equation(s):
// \u0|a0|controller|Add0~29_sumout  = SUM(( \u0|a0|controller|xCounter [7] ) + ( GND ) + ( \u0|a0|controller|Add0~18  ))
// \u0|a0|controller|Add0~30  = CARRY(( \u0|a0|controller|xCounter [7] ) + ( GND ) + ( \u0|a0|controller|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|xCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add0~29_sumout ),
	.cout(\u0|a0|controller|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add0~29 .extended_lut = "off";
defparam \u0|a0|controller|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N22
dffeas \u0|a0|controller|xCounter[7] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[7] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y25_N26
dffeas \u0|a0|controller|xCounter[8] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|Equal0~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|xCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|xCounter[8] .is_wysiwyg = "true";
defparam \u0|a0|controller|xCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N36
cyclonev_lcell_comb \u0|a0|controller|VGA_HS1~0 (
// Equation(s):
// \u0|a0|controller|VGA_HS1~0_combout  = ( \u0|a0|controller|xCounter [2] & ( \u0|a0|controller|xCounter [4] ) ) # ( !\u0|a0|controller|xCounter [2] & ( (\u0|a0|controller|xCounter [4] & (((\u0|a0|controller|xCounter [1] & \u0|a0|controller|xCounter [0])) # 
// (\u0|a0|controller|xCounter [3]))) ) )

	.dataa(!\u0|a0|controller|xCounter [1]),
	.datab(!\u0|a0|controller|xCounter [0]),
	.datac(!\u0|a0|controller|xCounter [4]),
	.datad(!\u0|a0|controller|xCounter [3]),
	.datae(gnd),
	.dataf(!\u0|a0|controller|xCounter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_HS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_HS1~0 .extended_lut = "off";
defparam \u0|a0|controller|VGA_HS1~0 .lut_mask = 64'h010F010F0F0F0F0F;
defparam \u0|a0|controller|VGA_HS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N30
cyclonev_lcell_comb \u0|a0|controller|VGA_HS1~1 (
// Equation(s):
// \u0|a0|controller|VGA_HS1~1_combout  = ( \u0|a0|controller|VGA_HS1~0_combout  & ( \u0|a0|controller|xCounter [9] & ( ((!\u0|a0|controller|xCounter [7]) # ((\u0|a0|controller|xCounter [6] & \u0|a0|controller|xCounter [5]))) # (\u0|a0|controller|xCounter 
// [8]) ) ) ) # ( !\u0|a0|controller|VGA_HS1~0_combout  & ( \u0|a0|controller|xCounter [9] & ( ((!\u0|a0|controller|xCounter [7]) # ((!\u0|a0|controller|xCounter [6] & !\u0|a0|controller|xCounter [5]))) # (\u0|a0|controller|xCounter [8]) ) ) ) # ( 
// \u0|a0|controller|VGA_HS1~0_combout  & ( !\u0|a0|controller|xCounter [9] ) ) # ( !\u0|a0|controller|VGA_HS1~0_combout  & ( !\u0|a0|controller|xCounter [9] ) )

	.dataa(!\u0|a0|controller|xCounter [8]),
	.datab(!\u0|a0|controller|xCounter [7]),
	.datac(!\u0|a0|controller|xCounter [6]),
	.datad(!\u0|a0|controller|xCounter [5]),
	.datae(!\u0|a0|controller|VGA_HS1~0_combout ),
	.dataf(!\u0|a0|controller|xCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_HS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_HS1~1 .extended_lut = "off";
defparam \u0|a0|controller|VGA_HS1~1 .lut_mask = 64'hFFFFFFFFFDDDDDDF;
defparam \u0|a0|controller|VGA_HS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y25_N31
dffeas \u0|a0|controller|VGA_HS1 (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|VGA_HS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|VGA_HS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|VGA_HS1 .is_wysiwyg = "true";
defparam \u0|a0|controller|VGA_HS1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N33
cyclonev_lcell_comb \u0|a0|controller|VGA_HS~feeder (
// Equation(s):
// \u0|a0|controller|VGA_HS~feeder_combout  = ( \u0|a0|controller|VGA_HS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|a0|controller|VGA_HS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_HS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_HS~feeder .extended_lut = "off";
defparam \u0|a0|controller|VGA_HS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|a0|controller|VGA_HS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N34
dffeas \u0|a0|controller|VGA_HS (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|VGA_HS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|VGA_HS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|VGA_HS .is_wysiwyg = "true";
defparam \u0|a0|controller|VGA_HS .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N30
cyclonev_lcell_comb \u0|a0|controller|Add1~9 (
// Equation(s):
// \u0|a0|controller|Add1~9_sumout  = SUM(( \u0|a0|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))
// \u0|a0|controller|Add1~10  = CARRY(( \u0|a0|controller|yCounter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~9_sumout ),
	.cout(\u0|a0|controller|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~9 .extended_lut = "off";
defparam \u0|a0|controller|Add1~9 .lut_mask = 64'h00000000000000FF;
defparam \u0|a0|controller|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N33
cyclonev_lcell_comb \u0|a0|controller|Add1~5 (
// Equation(s):
// \u0|a0|controller|Add1~5_sumout  = SUM(( \u0|a0|controller|yCounter [1] ) + ( GND ) + ( \u0|a0|controller|Add1~10  ))
// \u0|a0|controller|Add1~6  = CARRY(( \u0|a0|controller|yCounter [1] ) + ( GND ) + ( \u0|a0|controller|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~5_sumout ),
	.cout(\u0|a0|controller|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~5 .extended_lut = "off";
defparam \u0|a0|controller|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N35
dffeas \u0|a0|controller|yCounter[1] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[1] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N36
cyclonev_lcell_comb \u0|a0|controller|Add1~37 (
// Equation(s):
// \u0|a0|controller|Add1~37_sumout  = SUM(( \u0|a0|controller|yCounter [2] ) + ( GND ) + ( \u0|a0|controller|Add1~6  ))
// \u0|a0|controller|Add1~38  = CARRY(( \u0|a0|controller|yCounter [2] ) + ( GND ) + ( \u0|a0|controller|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~37_sumout ),
	.cout(\u0|a0|controller|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~37 .extended_lut = "off";
defparam \u0|a0|controller|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N38
dffeas \u0|a0|controller|yCounter[2] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[2] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N39
cyclonev_lcell_comb \u0|a0|controller|Add1~33 (
// Equation(s):
// \u0|a0|controller|Add1~33_sumout  = SUM(( \u0|a0|controller|yCounter [3] ) + ( GND ) + ( \u0|a0|controller|Add1~38  ))
// \u0|a0|controller|Add1~34  = CARRY(( \u0|a0|controller|yCounter [3] ) + ( GND ) + ( \u0|a0|controller|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~33_sumout ),
	.cout(\u0|a0|controller|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~33 .extended_lut = "off";
defparam \u0|a0|controller|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N40
dffeas \u0|a0|controller|yCounter[3] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[3] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N42
cyclonev_lcell_comb \u0|a0|controller|Add1~29 (
// Equation(s):
// \u0|a0|controller|Add1~29_sumout  = SUM(( \u0|a0|controller|yCounter [4] ) + ( GND ) + ( \u0|a0|controller|Add1~34  ))
// \u0|a0|controller|Add1~30  = CARRY(( \u0|a0|controller|yCounter [4] ) + ( GND ) + ( \u0|a0|controller|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~29_sumout ),
	.cout(\u0|a0|controller|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~29 .extended_lut = "off";
defparam \u0|a0|controller|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N43
dffeas \u0|a0|controller|yCounter[4] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[4] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N18
cyclonev_lcell_comb \u0|a0|controller|always1~2 (
// Equation(s):
// \u0|a0|controller|always1~2_combout  = ( \u0|a0|controller|yCounter [2] & ( !\u0|a0|controller|yCounter [4] & ( (!\u0|a0|controller|yCounter [1] & (\u0|a0|controller|yCounter [3] & !\u0|a0|controller|yCounter [0])) ) ) )

	.dataa(!\u0|a0|controller|yCounter [1]),
	.datab(!\u0|a0|controller|yCounter [3]),
	.datac(!\u0|a0|controller|yCounter [0]),
	.datad(gnd),
	.datae(!\u0|a0|controller|yCounter [2]),
	.dataf(!\u0|a0|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|always1~2 .extended_lut = "off";
defparam \u0|a0|controller|always1~2 .lut_mask = 64'h0000202000000000;
defparam \u0|a0|controller|always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N45
cyclonev_lcell_comb \u0|a0|controller|Add1~25 (
// Equation(s):
// \u0|a0|controller|Add1~25_sumout  = SUM(( \u0|a0|controller|yCounter [5] ) + ( GND ) + ( \u0|a0|controller|Add1~30  ))
// \u0|a0|controller|Add1~26  = CARRY(( \u0|a0|controller|yCounter [5] ) + ( GND ) + ( \u0|a0|controller|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~25_sumout ),
	.cout(\u0|a0|controller|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~25 .extended_lut = "off";
defparam \u0|a0|controller|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N47
dffeas \u0|a0|controller|yCounter[5] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[5] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N48
cyclonev_lcell_comb \u0|a0|controller|Add1~21 (
// Equation(s):
// \u0|a0|controller|Add1~21_sumout  = SUM(( \u0|a0|controller|yCounter [6] ) + ( GND ) + ( \u0|a0|controller|Add1~26  ))
// \u0|a0|controller|Add1~22  = CARRY(( \u0|a0|controller|yCounter [6] ) + ( GND ) + ( \u0|a0|controller|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~21_sumout ),
	.cout(\u0|a0|controller|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~21 .extended_lut = "off";
defparam \u0|a0|controller|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N50
dffeas \u0|a0|controller|yCounter[6] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[6] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N51
cyclonev_lcell_comb \u0|a0|controller|Add1~17 (
// Equation(s):
// \u0|a0|controller|Add1~17_sumout  = SUM(( \u0|a0|controller|yCounter [7] ) + ( GND ) + ( \u0|a0|controller|Add1~22  ))
// \u0|a0|controller|Add1~18  = CARRY(( \u0|a0|controller|yCounter [7] ) + ( GND ) + ( \u0|a0|controller|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~17_sumout ),
	.cout(\u0|a0|controller|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~17 .extended_lut = "off";
defparam \u0|a0|controller|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N53
dffeas \u0|a0|controller|yCounter[7] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[7] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N54
cyclonev_lcell_comb \u0|a0|controller|Add1~13 (
// Equation(s):
// \u0|a0|controller|Add1~13_sumout  = SUM(( \u0|a0|controller|yCounter [8] ) + ( GND ) + ( \u0|a0|controller|Add1~18  ))
// \u0|a0|controller|Add1~14  = CARRY(( \u0|a0|controller|yCounter [8] ) + ( GND ) + ( \u0|a0|controller|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~13_sumout ),
	.cout(\u0|a0|controller|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~13 .extended_lut = "off";
defparam \u0|a0|controller|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N55
dffeas \u0|a0|controller|yCounter[8] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[8] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N57
cyclonev_lcell_comb \u0|a0|controller|Add1~1 (
// Equation(s):
// \u0|a0|controller|Add1~1_sumout  = SUM(( \u0|a0|controller|yCounter [9] ) + ( GND ) + ( \u0|a0|controller|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|Add1~1 .extended_lut = "off";
defparam \u0|a0|controller|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|a0|controller|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N59
dffeas \u0|a0|controller|yCounter[9] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[9] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N12
cyclonev_lcell_comb \u0|a0|controller|always1~1 (
// Equation(s):
// \u0|a0|controller|always1~1_combout  = ( !\u0|a0|controller|yCounter [8] & ( (!\u0|a0|controller|yCounter [6] & (\u0|a0|controller|yCounter [9] & (!\u0|a0|controller|yCounter [7] & !\u0|a0|controller|yCounter [5]))) ) )

	.dataa(!\u0|a0|controller|yCounter [6]),
	.datab(!\u0|a0|controller|yCounter [9]),
	.datac(!\u0|a0|controller|yCounter [7]),
	.datad(!\u0|a0|controller|yCounter [5]),
	.datae(!\u0|a0|controller|yCounter [8]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|always1~1 .extended_lut = "off";
defparam \u0|a0|controller|always1~1 .lut_mask = 64'h2000000020000000;
defparam \u0|a0|controller|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y25_N51
cyclonev_lcell_comb \u0|a0|controller|always1~3 (
// Equation(s):
// \u0|a0|controller|always1~3_combout  = ( \u0|a0|controller|always1~1_combout  & ( (\u0|a0|controller|Equal0~0_combout  & (\u0|a0|controller|xCounter [9] & (\u0|a0|controller|Equal0~1_combout  & \u0|a0|controller|always1~2_combout ))) ) )

	.dataa(!\u0|a0|controller|Equal0~0_combout ),
	.datab(!\u0|a0|controller|xCounter [9]),
	.datac(!\u0|a0|controller|Equal0~1_combout ),
	.datad(!\u0|a0|controller|always1~2_combout ),
	.datae(gnd),
	.dataf(!\u0|a0|controller|always1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|always1~3 .extended_lut = "off";
defparam \u0|a0|controller|always1~3 .lut_mask = 64'h0000000000010001;
defparam \u0|a0|controller|always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N31
dffeas \u0|a0|controller|yCounter[0] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[0] .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N9
cyclonev_lcell_comb \u0|a0|controller|VGA_VS1~0 (
// Equation(s):
// \u0|a0|controller|VGA_VS1~0_combout  = ( \u0|a0|controller|yCounter [8] & ( \u0|a0|controller|yCounter [7] & ( (\u0|a0|controller|yCounter [6] & \u0|a0|controller|yCounter [5]) ) ) )

	.dataa(!\u0|a0|controller|yCounter [6]),
	.datab(gnd),
	.datac(!\u0|a0|controller|yCounter [5]),
	.datad(gnd),
	.datae(!\u0|a0|controller|yCounter [8]),
	.dataf(!\u0|a0|controller|yCounter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_VS1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_VS1~0 .extended_lut = "off";
defparam \u0|a0|controller|VGA_VS1~0 .lut_mask = 64'h0000000000000505;
defparam \u0|a0|controller|VGA_VS1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N3
cyclonev_lcell_comb \u0|a0|controller|always1~0 (
// Equation(s):
// \u0|a0|controller|always1~0_combout  = ( !\u0|a0|controller|yCounter [4] & ( (\u0|a0|controller|yCounter [3] & \u0|a0|controller|yCounter [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|yCounter [3]),
	.datad(!\u0|a0|controller|yCounter [2]),
	.datae(gnd),
	.dataf(!\u0|a0|controller|yCounter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|always1~0 .extended_lut = "off";
defparam \u0|a0|controller|always1~0 .lut_mask = 64'h000F000F00000000;
defparam \u0|a0|controller|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X77_Y26_N0
cyclonev_lcell_comb \u0|a0|controller|VGA_VS1~1 (
// Equation(s):
// \u0|a0|controller|VGA_VS1~1_combout  = ( \u0|a0|controller|yCounter [9] ) # ( !\u0|a0|controller|yCounter [9] & ( (!\u0|a0|controller|VGA_VS1~0_combout ) # ((!\u0|a0|controller|always1~0_combout ) # (!\u0|a0|controller|yCounter [0] $ 
// (\u0|a0|controller|yCounter [1]))) ) )

	.dataa(!\u0|a0|controller|yCounter [0]),
	.datab(!\u0|a0|controller|VGA_VS1~0_combout ),
	.datac(!\u0|a0|controller|yCounter [1]),
	.datad(!\u0|a0|controller|always1~0_combout ),
	.datae(gnd),
	.dataf(!\u0|a0|controller|yCounter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_VS1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_VS1~1 .extended_lut = "off";
defparam \u0|a0|controller|VGA_VS1~1 .lut_mask = 64'hFFEDFFEDFFFFFFFF;
defparam \u0|a0|controller|VGA_VS1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X77_Y26_N1
dffeas \u0|a0|controller|VGA_VS1 (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|VGA_VS1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|VGA_VS1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|VGA_VS1 .is_wysiwyg = "true";
defparam \u0|a0|controller|VGA_VS1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y38_N0
cyclonev_lcell_comb \u0|a0|controller|VGA_VS~feeder (
// Equation(s):
// \u0|a0|controller|VGA_VS~feeder_combout  = ( \u0|a0|controller|VGA_VS1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|a0|controller|VGA_VS1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_VS~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_VS~feeder .extended_lut = "off";
defparam \u0|a0|controller|VGA_VS~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|a0|controller|VGA_VS~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y38_N1
dffeas \u0|a0|controller|VGA_VS (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|VGA_VS~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|VGA_VS~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|VGA_VS .is_wysiwyg = "true";
defparam \u0|a0|controller|VGA_VS .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N58
dffeas \u0|a0|controller|yCounter[9]~DUPLICATE (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter[9]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[9]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[9]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N6
cyclonev_lcell_comb \u0|a0|controller|VGA_BLANK1~0 (
// Equation(s):
// \u0|a0|controller|VGA_BLANK1~0_combout  = ( \u0|a0|controller|xCounter [7] & ( !\u0|a0|controller|yCounter[9]~DUPLICATE_q  & ( (!\u0|a0|controller|VGA_VS1~0_combout  & !\u0|a0|controller|xCounter [9]) ) ) ) # ( !\u0|a0|controller|xCounter [7] & ( 
// !\u0|a0|controller|yCounter[9]~DUPLICATE_q  & ( (!\u0|a0|controller|VGA_VS1~0_combout  & ((!\u0|a0|controller|xCounter [8]) # (!\u0|a0|controller|xCounter [9]))) ) ) )

	.dataa(gnd),
	.datab(!\u0|a0|controller|xCounter [8]),
	.datac(!\u0|a0|controller|VGA_VS1~0_combout ),
	.datad(!\u0|a0|controller|xCounter [9]),
	.datae(!\u0|a0|controller|xCounter [7]),
	.dataf(!\u0|a0|controller|yCounter[9]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_BLANK1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_BLANK1~0 .extended_lut = "off";
defparam \u0|a0|controller|VGA_BLANK1~0 .lut_mask = 64'hF0C0F00000000000;
defparam \u0|a0|controller|VGA_BLANK1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y26_N7
dffeas \u0|a0|controller|VGA_BLANK1 (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|VGA_BLANK1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|VGA_BLANK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|VGA_BLANK1 .is_wysiwyg = "true";
defparam \u0|a0|controller|VGA_BLANK1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y25_N6
cyclonev_lcell_comb \u0|a0|controller|VGA_BLANK~feeder (
// Equation(s):
// \u0|a0|controller|VGA_BLANK~feeder_combout  = ( \u0|a0|controller|VGA_BLANK1~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|a0|controller|VGA_BLANK1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|controller|VGA_BLANK~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|VGA_BLANK~feeder .extended_lut = "off";
defparam \u0|a0|controller|VGA_BLANK~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \u0|a0|controller|VGA_BLANK~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y25_N8
dffeas \u0|a0|controller|VGA_BLANK (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|VGA_BLANK~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|VGA_BLANK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|VGA_BLANK .is_wysiwyg = "true";
defparam \u0|a0|controller|VGA_BLANK .power_up = "low";
// synopsys translate_on

// Location: FF_X77_Y26_N52
dffeas \u0|a0|controller|yCounter[7]~DUPLICATE (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(\u0|a0|controller|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(\KEY[0]~input_o ),
	.aload(gnd),
	.sclr(\u0|a0|controller|always1~3_combout ),
	.sload(gnd),
	.ena(\u0|a0|controller|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|controller|yCounter[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|controller|yCounter[7]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|a0|controller|yCounter[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N30
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~9 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~9_sumout  = SUM(( !\u0|a0|controller|xCounter [7] $ (!\u0|a0|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \u0|a0|controller|controller_translator|Add1~10  = CARRY(( !\u0|a0|controller|xCounter [7] $ (!\u0|a0|controller|yCounter [2]) ) + ( !VCC ) + ( !VCC ))
// \u0|a0|controller|controller_translator|Add1~11  = SHARE((\u0|a0|controller|xCounter [7] & \u0|a0|controller|yCounter [2]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|xCounter [7]),
	.datad(!\u0|a0|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~9_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~10 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~11 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~9 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~9 .lut_mask = 64'h0000000F00000FF0;
defparam \u0|a0|controller|controller_translator|Add1~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N33
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~13 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~13_sumout  = SUM(( !\u0|a0|controller|yCounter [3] $ (!\u0|a0|controller|xCounter [8]) ) + ( \u0|a0|controller|controller_translator|Add1~11  ) + ( \u0|a0|controller|controller_translator|Add1~10  ))
// \u0|a0|controller|controller_translator|Add1~14  = CARRY(( !\u0|a0|controller|yCounter [3] $ (!\u0|a0|controller|xCounter [8]) ) + ( \u0|a0|controller|controller_translator|Add1~11  ) + ( \u0|a0|controller|controller_translator|Add1~10  ))
// \u0|a0|controller|controller_translator|Add1~15  = SHARE((\u0|a0|controller|yCounter [3] & \u0|a0|controller|xCounter [8]))

	.dataa(gnd),
	.datab(!\u0|a0|controller|yCounter [3]),
	.datac(!\u0|a0|controller|xCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~10 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~11 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~13_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~14 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~15 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~13 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~13 .lut_mask = 64'h0000030300003C3C;
defparam \u0|a0|controller|controller_translator|Add1~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N36
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~17 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~17_sumout  = SUM(( !\u0|a0|controller|xCounter [9] $ (!\u0|a0|controller|yCounter [4] $ (\u0|a0|controller|yCounter [2])) ) + ( \u0|a0|controller|controller_translator|Add1~15  ) + ( 
// \u0|a0|controller|controller_translator|Add1~14  ))
// \u0|a0|controller|controller_translator|Add1~18  = CARRY(( !\u0|a0|controller|xCounter [9] $ (!\u0|a0|controller|yCounter [4] $ (\u0|a0|controller|yCounter [2])) ) + ( \u0|a0|controller|controller_translator|Add1~15  ) + ( 
// \u0|a0|controller|controller_translator|Add1~14  ))
// \u0|a0|controller|controller_translator|Add1~19  = SHARE((!\u0|a0|controller|xCounter [9] & (\u0|a0|controller|yCounter [4] & \u0|a0|controller|yCounter [2])) # (\u0|a0|controller|xCounter [9] & ((\u0|a0|controller|yCounter [2]) # 
// (\u0|a0|controller|yCounter [4]))))

	.dataa(gnd),
	.datab(!\u0|a0|controller|xCounter [9]),
	.datac(!\u0|a0|controller|yCounter [4]),
	.datad(!\u0|a0|controller|yCounter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~14 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~15 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~17_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~18 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~19 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~17 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~17 .lut_mask = 64'h0000033F00003CC3;
defparam \u0|a0|controller|controller_translator|Add1~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N39
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~21 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~21_sumout  = SUM(( !\u0|a0|controller|yCounter [5] $ (!\u0|a0|controller|yCounter [3]) ) + ( \u0|a0|controller|controller_translator|Add1~19  ) + ( \u0|a0|controller|controller_translator|Add1~18  ))
// \u0|a0|controller|controller_translator|Add1~22  = CARRY(( !\u0|a0|controller|yCounter [5] $ (!\u0|a0|controller|yCounter [3]) ) + ( \u0|a0|controller|controller_translator|Add1~19  ) + ( \u0|a0|controller|controller_translator|Add1~18  ))
// \u0|a0|controller|controller_translator|Add1~23  = SHARE((\u0|a0|controller|yCounter [5] & \u0|a0|controller|yCounter [3]))

	.dataa(!\u0|a0|controller|yCounter [5]),
	.datab(gnd),
	.datac(!\u0|a0|controller|yCounter [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~18 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~19 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~21_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~22 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~23 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~21 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~21 .lut_mask = 64'h0000050500005A5A;
defparam \u0|a0|controller|controller_translator|Add1~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N42
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~25 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~25_sumout  = SUM(( !\u0|a0|controller|yCounter [4] $ (!\u0|a0|controller|yCounter [6]) ) + ( \u0|a0|controller|controller_translator|Add1~23  ) + ( \u0|a0|controller|controller_translator|Add1~22  ))
// \u0|a0|controller|controller_translator|Add1~26  = CARRY(( !\u0|a0|controller|yCounter [4] $ (!\u0|a0|controller|yCounter [6]) ) + ( \u0|a0|controller|controller_translator|Add1~23  ) + ( \u0|a0|controller|controller_translator|Add1~22  ))
// \u0|a0|controller|controller_translator|Add1~27  = SHARE((\u0|a0|controller|yCounter [4] & \u0|a0|controller|yCounter [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|yCounter [4]),
	.datad(!\u0|a0|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~22 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~23 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~25_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~26 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~27 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~25 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~25 .lut_mask = 64'h0000000F00000FF0;
defparam \u0|a0|controller|controller_translator|Add1~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N45
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~29 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~29_sumout  = SUM(( !\u0|a0|controller|yCounter [5] $ (!\u0|a0|controller|yCounter[7]~DUPLICATE_q ) ) + ( \u0|a0|controller|controller_translator|Add1~27  ) + ( \u0|a0|controller|controller_translator|Add1~26  
// ))
// \u0|a0|controller|controller_translator|Add1~30  = CARRY(( !\u0|a0|controller|yCounter [5] $ (!\u0|a0|controller|yCounter[7]~DUPLICATE_q ) ) + ( \u0|a0|controller|controller_translator|Add1~27  ) + ( \u0|a0|controller|controller_translator|Add1~26  ))
// \u0|a0|controller|controller_translator|Add1~31  = SHARE((\u0|a0|controller|yCounter [5] & \u0|a0|controller|yCounter[7]~DUPLICATE_q ))

	.dataa(!\u0|a0|controller|yCounter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|a0|controller|yCounter[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~26 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~27 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~29_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~30 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~31 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~29 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~29 .lut_mask = 64'h00000055000055AA;
defparam \u0|a0|controller|controller_translator|Add1~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N48
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~33 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~33_sumout  = SUM(( !\u0|a0|controller|yCounter [8] $ (!\u0|a0|controller|yCounter [6]) ) + ( \u0|a0|controller|controller_translator|Add1~31  ) + ( \u0|a0|controller|controller_translator|Add1~30  ))
// \u0|a0|controller|controller_translator|Add1~34  = CARRY(( !\u0|a0|controller|yCounter [8] $ (!\u0|a0|controller|yCounter [6]) ) + ( \u0|a0|controller|controller_translator|Add1~31  ) + ( \u0|a0|controller|controller_translator|Add1~30  ))
// \u0|a0|controller|controller_translator|Add1~35  = SHARE((\u0|a0|controller|yCounter [8] & \u0|a0|controller|yCounter [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|yCounter [8]),
	.datad(!\u0|a0|controller|yCounter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~30 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~31 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~33_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~34 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~35 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~33 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~33 .lut_mask = 64'h0000000F00000FF0;
defparam \u0|a0|controller|controller_translator|Add1~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N51
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~37 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~37_sumout  = SUM(( \u0|a0|controller|yCounter[7]~DUPLICATE_q  ) + ( \u0|a0|controller|controller_translator|Add1~35  ) + ( \u0|a0|controller|controller_translator|Add1~34  ))
// \u0|a0|controller|controller_translator|Add1~38  = CARRY(( \u0|a0|controller|yCounter[7]~DUPLICATE_q  ) + ( \u0|a0|controller|controller_translator|Add1~35  ) + ( \u0|a0|controller|controller_translator|Add1~34  ))
// \u0|a0|controller|controller_translator|Add1~39  = SHARE(GND)

	.dataa(!\u0|a0|controller|yCounter[7]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~34 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~35 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~37_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~38 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~39 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~37 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~37 .lut_mask = 64'h0000000000005555;
defparam \u0|a0|controller|controller_translator|Add1~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N54
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~1 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~1_sumout  = SUM(( \u0|a0|controller|yCounter [8] ) + ( \u0|a0|controller|controller_translator|Add1~39  ) + ( \u0|a0|controller|controller_translator|Add1~38  ))
// \u0|a0|controller|controller_translator|Add1~2  = CARRY(( \u0|a0|controller|yCounter [8] ) + ( \u0|a0|controller|controller_translator|Add1~39  ) + ( \u0|a0|controller|controller_translator|Add1~38  ))
// \u0|a0|controller|controller_translator|Add1~3  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|yCounter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~38 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~39 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~1_sumout ),
	.cout(\u0|a0|controller|controller_translator|Add1~2 ),
	.shareout(\u0|a0|controller|controller_translator|Add1~3 ));
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~1 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \u0|a0|controller|controller_translator|Add1~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N57
cyclonev_lcell_comb \u0|a0|controller|controller_translator|Add1~5 (
// Equation(s):
// \u0|a0|controller|controller_translator|Add1~5_sumout  = SUM(( GND ) + ( \u0|a0|controller|controller_translator|Add1~3  ) + ( \u0|a0|controller|controller_translator|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|controller|controller_translator|Add1~2 ),
	.sharein(\u0|a0|controller|controller_translator|Add1~3 ),
	.combout(),
	.sumout(\u0|a0|controller|controller_translator|Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|controller|controller_translator|Add1~5 .extended_lut = "off";
defparam \u0|a0|controller|controller_translator|Add1~5 .lut_mask = 64'h0000000000000000;
defparam \u0|a0|controller|controller_translator|Add1~5 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X74_Y26_N17
dffeas \u0|a0|VideoMemory|auto_generated|address_reg_b[1] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|a0|controller|controller_translator|Add1~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|VideoMemory|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \u0|a0|VideoMemory|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N4
dffeas \u0|a0|VideoMemory|auto_generated|out_address_reg_b[1] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|a0|VideoMemory|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \u0|a0|VideoMemory|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N20
dffeas \u0|a0|VideoMemory|auto_generated|address_reg_b[0] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|a0|controller|controller_translator|Add1~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|VideoMemory|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \u0|a0|VideoMemory|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y26_N53
dffeas \u0|a0|VideoMemory|auto_generated|out_address_reg_b[0] (
	.clk(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|a0|VideoMemory|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \u0|a0|VideoMemory|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: CLKCTRL_G15
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N48
cyclonev_lcell_comb \u0|C0|current_state~19 (
// Equation(s):
// \u0|C0|current_state~19_combout  = ( \u0|C0|current_state.DRAW~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.DRAW~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~19 .extended_lut = "off";
defparam \u0|C0|current_state~19 .lut_mask = 64'h0000000033333333;
defparam \u0|C0|current_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N50
dffeas \u0|C0|current_state.DRAW1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.DRAW1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.DRAW1 .is_wysiwyg = "true";
defparam \u0|C0|current_state.DRAW1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N6
cyclonev_lcell_comb \u0|D0|count~0 (
// Equation(s):
// \u0|D0|count~0_combout  = (\KEY[0]~input_o  & !\u0|D0|count [0])

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\u0|D0|count [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|count~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|count~0 .extended_lut = "off";
defparam \u0|D0|count~0 .lut_mask = 64'h3300330033003300;
defparam \u0|D0|count~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N36
cyclonev_lcell_comb \u0|C0|current_state~18 (
// Equation(s):
// \u0|C0|current_state~18_combout  = ( \u0|C0|current_state.FOOD~q  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.FOOD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~18 .extended_lut = "off";
defparam \u0|C0|current_state~18 .lut_mask = 64'h0000000000FF00FF;
defparam \u0|C0|current_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N38
dffeas \u0|C0|current_state.FOOD1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.FOOD1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.FOOD1 .is_wysiwyg = "true";
defparam \u0|C0|current_state.FOOD1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N6
cyclonev_lcell_comb \u0|C0|current_state~16 (
// Equation(s):
// \u0|C0|current_state~16_combout  = ( \u0|C0|current_state.FOOD1~q  & ( (!\u0|D0|stop~q  & \KEY[0]~input_o ) ) )

	.dataa(gnd),
	.datab(!\u0|D0|stop~q ),
	.datac(gnd),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.FOOD1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~16 .extended_lut = "off";
defparam \u0|C0|current_state~16 .lut_mask = 64'h0000000000CC00CC;
defparam \u0|C0|current_state~16 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N8
dffeas \u0|C0|current_state.FOOD (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.FOOD~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.FOOD .is_wysiwyg = "true";
defparam \u0|C0|current_state.FOOD .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N30
cyclonev_lcell_comb \u0|r0|Add0~65 (
// Equation(s):
// \u0|r0|Add0~65_sumout  = SUM(( \u0|r0|count [0] ) + ( VCC ) + ( !VCC ))
// \u0|r0|Add0~66  = CARRY(( \u0|r0|count [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|r0|count [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~65_sumout ),
	.cout(\u0|r0|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~65 .extended_lut = "off";
defparam \u0|r0|Add0~65 .lut_mask = 64'h0000000000003333;
defparam \u0|r0|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y24_N30
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N36
cyclonev_lcell_comb \u0|r0|Add0~73 (
// Equation(s):
// \u0|r0|Add0~73_sumout  = SUM(( \u0|r0|count [2] ) + ( VCC ) + ( \u0|r0|Add0~70  ))
// \u0|r0|Add0~74  = CARRY(( \u0|r0|count [2] ) + ( VCC ) + ( \u0|r0|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~73_sumout ),
	.cout(\u0|r0|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~73 .extended_lut = "off";
defparam \u0|r0|Add0~73 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N39
cyclonev_lcell_comb \u0|r0|Add0~77 (
// Equation(s):
// \u0|r0|Add0~77_sumout  = SUM(( \u0|r0|count [3] ) + ( VCC ) + ( \u0|r0|Add0~74  ))
// \u0|r0|Add0~78  = CARRY(( \u0|r0|count [3] ) + ( VCC ) + ( \u0|r0|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~77_sumout ),
	.cout(\u0|r0|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~77 .extended_lut = "off";
defparam \u0|r0|Add0~77 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N41
dffeas \u0|r0|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~77_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[3] .is_wysiwyg = "true";
defparam \u0|r0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N42
cyclonev_lcell_comb \u0|r0|Add0~81 (
// Equation(s):
// \u0|r0|Add0~81_sumout  = SUM(( \u0|r0|count [4] ) + ( VCC ) + ( \u0|r0|Add0~78  ))
// \u0|r0|Add0~82  = CARRY(( \u0|r0|count [4] ) + ( VCC ) + ( \u0|r0|Add0~78  ))

	.dataa(gnd),
	.datab(!\u0|r0|count [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~81_sumout ),
	.cout(\u0|r0|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~81 .extended_lut = "off";
defparam \u0|r0|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \u0|r0|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N43
dffeas \u0|r0|count[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~81_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[4] .is_wysiwyg = "true";
defparam \u0|r0|count[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N45
cyclonev_lcell_comb \u0|r0|Add0~85 (
// Equation(s):
// \u0|r0|Add0~85_sumout  = SUM(( \u0|r0|count [5] ) + ( VCC ) + ( \u0|r0|Add0~82  ))
// \u0|r0|Add0~86  = CARRY(( \u0|r0|count [5] ) + ( VCC ) + ( \u0|r0|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~85_sumout ),
	.cout(\u0|r0|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~85 .extended_lut = "off";
defparam \u0|r0|Add0~85 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N47
dffeas \u0|r0|count[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[5] .is_wysiwyg = "true";
defparam \u0|r0|count[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N48
cyclonev_lcell_comb \u0|r0|Add0~89 (
// Equation(s):
// \u0|r0|Add0~89_sumout  = SUM(( \u0|r0|count [6] ) + ( VCC ) + ( \u0|r0|Add0~86  ))
// \u0|r0|Add0~90  = CARRY(( \u0|r0|count [6] ) + ( VCC ) + ( \u0|r0|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~89_sumout ),
	.cout(\u0|r0|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~89 .extended_lut = "off";
defparam \u0|r0|Add0~89 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N50
dffeas \u0|r0|count[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~89_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[6] .is_wysiwyg = "true";
defparam \u0|r0|count[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N51
cyclonev_lcell_comb \u0|r0|Add0~93 (
// Equation(s):
// \u0|r0|Add0~93_sumout  = SUM(( \u0|r0|count [7] ) + ( VCC ) + ( \u0|r0|Add0~90  ))
// \u0|r0|Add0~94  = CARRY(( \u0|r0|count [7] ) + ( VCC ) + ( \u0|r0|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~93_sumout ),
	.cout(\u0|r0|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~93 .extended_lut = "off";
defparam \u0|r0|Add0~93 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N52
dffeas \u0|r0|count[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~93_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[7] .is_wysiwyg = "true";
defparam \u0|r0|count[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N54
cyclonev_lcell_comb \u0|r0|Add0~97 (
// Equation(s):
// \u0|r0|Add0~97_sumout  = SUM(( \u0|r0|count[8]~DUPLICATE_q  ) + ( VCC ) + ( \u0|r0|Add0~94  ))
// \u0|r0|Add0~98  = CARRY(( \u0|r0|count[8]~DUPLICATE_q  ) + ( VCC ) + ( \u0|r0|Add0~94  ))

	.dataa(gnd),
	.datab(!\u0|r0|count[8]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~97_sumout ),
	.cout(\u0|r0|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~97 .extended_lut = "off";
defparam \u0|r0|Add0~97 .lut_mask = 64'h0000000000003333;
defparam \u0|r0|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N55
dffeas \u0|r0|count[8]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~97_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count[8]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[8]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|r0|count[8]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N57
cyclonev_lcell_comb \u0|r0|Add0~101 (
// Equation(s):
// \u0|r0|Add0~101_sumout  = SUM(( \u0|r0|count [9] ) + ( VCC ) + ( \u0|r0|Add0~98  ))
// \u0|r0|Add0~102  = CARRY(( \u0|r0|count [9] ) + ( VCC ) + ( \u0|r0|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~101_sumout ),
	.cout(\u0|r0|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~101 .extended_lut = "off";
defparam \u0|r0|Add0~101 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N59
dffeas \u0|r0|count[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~101_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [9]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[9] .is_wysiwyg = "true";
defparam \u0|r0|count[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N0
cyclonev_lcell_comb \u0|r0|Add0~105 (
// Equation(s):
// \u0|r0|Add0~105_sumout  = SUM(( \u0|r0|count[10]~DUPLICATE_q  ) + ( VCC ) + ( \u0|r0|Add0~102  ))
// \u0|r0|Add0~106  = CARRY(( \u0|r0|count[10]~DUPLICATE_q  ) + ( VCC ) + ( \u0|r0|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count[10]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~105_sumout ),
	.cout(\u0|r0|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~105 .extended_lut = "off";
defparam \u0|r0|Add0~105 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N2
dffeas \u0|r0|count[10]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[10]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|r0|count[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N3
cyclonev_lcell_comb \u0|r0|Add0~109 (
// Equation(s):
// \u0|r0|Add0~109_sumout  = SUM(( \u0|r0|count [11] ) + ( VCC ) + ( \u0|r0|Add0~106  ))
// \u0|r0|Add0~110  = CARRY(( \u0|r0|count [11] ) + ( VCC ) + ( \u0|r0|Add0~106  ))

	.dataa(!\u0|r0|count [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~109_sumout ),
	.cout(\u0|r0|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~109 .extended_lut = "off";
defparam \u0|r0|Add0~109 .lut_mask = 64'h0000000000005555;
defparam \u0|r0|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N5
dffeas \u0|r0|count[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [11]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[11] .is_wysiwyg = "true";
defparam \u0|r0|count[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N6
cyclonev_lcell_comb \u0|r0|Add0~41 (
// Equation(s):
// \u0|r0|Add0~41_sumout  = SUM(( \u0|r0|count [12] ) + ( VCC ) + ( \u0|r0|Add0~110  ))
// \u0|r0|Add0~42  = CARRY(( \u0|r0|count [12] ) + ( VCC ) + ( \u0|r0|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~41_sumout ),
	.cout(\u0|r0|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~41 .extended_lut = "off";
defparam \u0|r0|Add0~41 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N7
dffeas \u0|r0|count[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [12]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[12] .is_wysiwyg = "true";
defparam \u0|r0|count[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N9
cyclonev_lcell_comb \u0|r0|Add0~45 (
// Equation(s):
// \u0|r0|Add0~45_sumout  = SUM(( \u0|r0|count [13] ) + ( VCC ) + ( \u0|r0|Add0~42  ))
// \u0|r0|Add0~46  = CARRY(( \u0|r0|count [13] ) + ( VCC ) + ( \u0|r0|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~45_sumout ),
	.cout(\u0|r0|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~45 .extended_lut = "off";
defparam \u0|r0|Add0~45 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N11
dffeas \u0|r0|count[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [13]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[13] .is_wysiwyg = "true";
defparam \u0|r0|count[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N12
cyclonev_lcell_comb \u0|r0|Add0~49 (
// Equation(s):
// \u0|r0|Add0~49_sumout  = SUM(( \u0|r0|count [14] ) + ( VCC ) + ( \u0|r0|Add0~46  ))
// \u0|r0|Add0~50  = CARRY(( \u0|r0|count [14] ) + ( VCC ) + ( \u0|r0|Add0~46  ))

	.dataa(gnd),
	.datab(!\u0|r0|count [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~49_sumout ),
	.cout(\u0|r0|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~49 .extended_lut = "off";
defparam \u0|r0|Add0~49 .lut_mask = 64'h0000000000003333;
defparam \u0|r0|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N14
dffeas \u0|r0|count[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~49_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [14]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[14] .is_wysiwyg = "true";
defparam \u0|r0|count[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N15
cyclonev_lcell_comb \u0|r0|Add0~53 (
// Equation(s):
// \u0|r0|Add0~53_sumout  = SUM(( \u0|r0|count [15] ) + ( VCC ) + ( \u0|r0|Add0~50  ))
// \u0|r0|Add0~54  = CARRY(( \u0|r0|count [15] ) + ( VCC ) + ( \u0|r0|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~53_sumout ),
	.cout(\u0|r0|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~53 .extended_lut = "off";
defparam \u0|r0|Add0~53 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N16
dffeas \u0|r0|count[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [15]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[15] .is_wysiwyg = "true";
defparam \u0|r0|count[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N18
cyclonev_lcell_comb \u0|r0|Add0~57 (
// Equation(s):
// \u0|r0|Add0~57_sumout  = SUM(( \u0|r0|count [16] ) + ( VCC ) + ( \u0|r0|Add0~54  ))
// \u0|r0|Add0~58  = CARRY(( \u0|r0|count [16] ) + ( VCC ) + ( \u0|r0|Add0~54  ))

	.dataa(gnd),
	.datab(!\u0|r0|count [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~57_sumout ),
	.cout(\u0|r0|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~57 .extended_lut = "off";
defparam \u0|r0|Add0~57 .lut_mask = 64'h0000000000003333;
defparam \u0|r0|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N19
dffeas \u0|r0|count[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~57_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [16]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[16] .is_wysiwyg = "true";
defparam \u0|r0|count[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N21
cyclonev_lcell_comb \u0|r0|Add0~61 (
// Equation(s):
// \u0|r0|Add0~61_sumout  = SUM(( \u0|r0|count [17] ) + ( VCC ) + ( \u0|r0|Add0~58  ))
// \u0|r0|Add0~62  = CARRY(( \u0|r0|count [17] ) + ( VCC ) + ( \u0|r0|Add0~58  ))

	.dataa(!\u0|r0|count [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~61_sumout ),
	.cout(\u0|r0|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~61 .extended_lut = "off";
defparam \u0|r0|Add0~61 .lut_mask = 64'h0000000000005555;
defparam \u0|r0|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N23
dffeas \u0|r0|count[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [17]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[17] .is_wysiwyg = "true";
defparam \u0|r0|count[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N24
cyclonev_lcell_comb \u0|r0|Add0~17 (
// Equation(s):
// \u0|r0|Add0~17_sumout  = SUM(( \u0|r0|count [18] ) + ( VCC ) + ( \u0|r0|Add0~62  ))
// \u0|r0|Add0~18  = CARRY(( \u0|r0|count [18] ) + ( VCC ) + ( \u0|r0|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~17_sumout ),
	.cout(\u0|r0|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~17 .extended_lut = "off";
defparam \u0|r0|Add0~17 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N26
dffeas \u0|r0|count[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [18]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[18] .is_wysiwyg = "true";
defparam \u0|r0|count[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N27
cyclonev_lcell_comb \u0|r0|Add0~21 (
// Equation(s):
// \u0|r0|Add0~21_sumout  = SUM(( \u0|r0|count [19] ) + ( VCC ) + ( \u0|r0|Add0~18  ))
// \u0|r0|Add0~22  = CARRY(( \u0|r0|count [19] ) + ( VCC ) + ( \u0|r0|Add0~18  ))

	.dataa(!\u0|r0|count [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~21_sumout ),
	.cout(\u0|r0|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~21 .extended_lut = "off";
defparam \u0|r0|Add0~21 .lut_mask = 64'h0000000000005555;
defparam \u0|r0|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N29
dffeas \u0|r0|count[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [19]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[19] .is_wysiwyg = "true";
defparam \u0|r0|count[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N30
cyclonev_lcell_comb \u0|r0|Add0~25 (
// Equation(s):
// \u0|r0|Add0~25_sumout  = SUM(( \u0|r0|count [20] ) + ( VCC ) + ( \u0|r0|Add0~22  ))
// \u0|r0|Add0~26  = CARRY(( \u0|r0|count [20] ) + ( VCC ) + ( \u0|r0|Add0~22  ))

	.dataa(gnd),
	.datab(!\u0|r0|count [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~25_sumout ),
	.cout(\u0|r0|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~25 .extended_lut = "off";
defparam \u0|r0|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \u0|r0|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N32
dffeas \u0|r0|count[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [20]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[20] .is_wysiwyg = "true";
defparam \u0|r0|count[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N33
cyclonev_lcell_comb \u0|r0|Add0~29 (
// Equation(s):
// \u0|r0|Add0~29_sumout  = SUM(( \u0|r0|count [21] ) + ( VCC ) + ( \u0|r0|Add0~26  ))
// \u0|r0|Add0~30  = CARRY(( \u0|r0|count [21] ) + ( VCC ) + ( \u0|r0|Add0~26  ))

	.dataa(!\u0|r0|count [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~29_sumout ),
	.cout(\u0|r0|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~29 .extended_lut = "off";
defparam \u0|r0|Add0~29 .lut_mask = 64'h0000000000005555;
defparam \u0|r0|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N35
dffeas \u0|r0|count[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [21]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[21] .is_wysiwyg = "true";
defparam \u0|r0|count[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N36
cyclonev_lcell_comb \u0|r0|Add0~33 (
// Equation(s):
// \u0|r0|Add0~33_sumout  = SUM(( \u0|r0|count [22] ) + ( VCC ) + ( \u0|r0|Add0~30  ))
// \u0|r0|Add0~34  = CARRY(( \u0|r0|count [22] ) + ( VCC ) + ( \u0|r0|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~33_sumout ),
	.cout(\u0|r0|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~33 .extended_lut = "off";
defparam \u0|r0|Add0~33 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N38
dffeas \u0|r0|count[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~33_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [22]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[22] .is_wysiwyg = "true";
defparam \u0|r0|count[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N39
cyclonev_lcell_comb \u0|r0|Add0~37 (
// Equation(s):
// \u0|r0|Add0~37_sumout  = SUM(( \u0|r0|count [23] ) + ( VCC ) + ( \u0|r0|Add0~34  ))
// \u0|r0|Add0~38  = CARRY(( \u0|r0|count [23] ) + ( VCC ) + ( \u0|r0|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [23]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~37_sumout ),
	.cout(\u0|r0|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~37 .extended_lut = "off";
defparam \u0|r0|Add0~37 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N41
dffeas \u0|r0|count[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [23]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[23] .is_wysiwyg = "true";
defparam \u0|r0|count[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N42
cyclonev_lcell_comb \u0|r0|Add0~1 (
// Equation(s):
// \u0|r0|Add0~1_sumout  = SUM(( \u0|r0|count [24] ) + ( VCC ) + ( \u0|r0|Add0~38  ))
// \u0|r0|Add0~2  = CARRY(( \u0|r0|count [24] ) + ( VCC ) + ( \u0|r0|Add0~38  ))

	.dataa(gnd),
	.datab(!\u0|r0|count [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~1_sumout ),
	.cout(\u0|r0|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~1 .extended_lut = "off";
defparam \u0|r0|Add0~1 .lut_mask = 64'h0000000000003333;
defparam \u0|r0|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N44
dffeas \u0|r0|count[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~1_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [24]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[24] .is_wysiwyg = "true";
defparam \u0|r0|count[24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N45
cyclonev_lcell_comb \u0|r0|Add0~5 (
// Equation(s):
// \u0|r0|Add0~5_sumout  = SUM(( \u0|r0|count [25] ) + ( VCC ) + ( \u0|r0|Add0~2  ))
// \u0|r0|Add0~6  = CARRY(( \u0|r0|count [25] ) + ( VCC ) + ( \u0|r0|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~5_sumout ),
	.cout(\u0|r0|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~5 .extended_lut = "off";
defparam \u0|r0|Add0~5 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N47
dffeas \u0|r0|count[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~5_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [25]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[25] .is_wysiwyg = "true";
defparam \u0|r0|count[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y25_N50
dffeas \u0|r0|count[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [26]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[26] .is_wysiwyg = "true";
defparam \u0|r0|count[26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N48
cyclonev_lcell_comb \u0|r0|Add0~9 (
// Equation(s):
// \u0|r0|Add0~9_sumout  = SUM(( \u0|r0|count [26] ) + ( VCC ) + ( \u0|r0|Add0~6  ))
// \u0|r0|Add0~10  = CARRY(( \u0|r0|count [26] ) + ( VCC ) + ( \u0|r0|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [26]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~9_sumout ),
	.cout(\u0|r0|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~9 .extended_lut = "off";
defparam \u0|r0|Add0~9 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N49
dffeas \u0|r0|count[26]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~9_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count[26]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[26]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|r0|count[26]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N51
cyclonev_lcell_comb \u0|r0|Add0~13 (
// Equation(s):
// \u0|r0|Add0~13_sumout  = SUM(( \u0|r0|count [27] ) + ( VCC ) + ( \u0|r0|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|r0|count [27]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~13 .extended_lut = "off";
defparam \u0|r0|Add0~13 .lut_mask = 64'h0000000000000F0F;
defparam \u0|r0|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N52
dffeas \u0|r0|count[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~13_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [27]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[27] .is_wysiwyg = "true";
defparam \u0|r0|count[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N3
cyclonev_lcell_comb \u0|r0|Equal0~0 (
// Equation(s):
// \u0|r0|Equal0~0_combout  = ( !\u0|r0|count [27] & ( (!\u0|r0|count [25] & (!\u0|r0|count[26]~DUPLICATE_q  & !\u0|r0|count [24])) ) )

	.dataa(!\u0|r0|count [25]),
	.datab(gnd),
	.datac(!\u0|r0|count[26]~DUPLICATE_q ),
	.datad(!\u0|r0|count [24]),
	.datae(gnd),
	.dataf(!\u0|r0|count [27]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|r0|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Equal0~0 .extended_lut = "off";
defparam \u0|r0|Equal0~0 .lut_mask = 64'hA000A00000000000;
defparam \u0|r0|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N56
dffeas \u0|r0|count[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~97_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[8] .is_wysiwyg = "true";
defparam \u0|r0|count[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y25_N1
dffeas \u0|r0|count[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [10]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[10] .is_wysiwyg = "true";
defparam \u0|r0|count[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N18
cyclonev_lcell_comb \u0|r0|Equal0~4 (
// Equation(s):
// \u0|r0|Equal0~4_combout  = ( !\u0|r0|count [9] & ( !\u0|r0|count [10] & ( (!\u0|r0|count [8] & (!\u0|r0|count [11] & (!\u0|r0|count [6] & !\u0|r0|count [7]))) ) ) )

	.dataa(!\u0|r0|count [8]),
	.datab(!\u0|r0|count [11]),
	.datac(!\u0|r0|count [6]),
	.datad(!\u0|r0|count [7]),
	.datae(!\u0|r0|count [9]),
	.dataf(!\u0|r0|count [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|r0|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Equal0~4 .extended_lut = "off";
defparam \u0|r0|Equal0~4 .lut_mask = 64'h8000000000000000;
defparam \u0|r0|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y25_N22
dffeas \u0|r0|count[17]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count[17]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[17]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|r0|count[17]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y25_N10
dffeas \u0|r0|count[13]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count[13]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[13]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|r0|count[13]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N6
cyclonev_lcell_comb \u0|r0|Equal0~2 (
// Equation(s):
// \u0|r0|Equal0~2_combout  = ( !\u0|r0|count [12] & ( !\u0|r0|count[13]~DUPLICATE_q  & ( (!\u0|r0|count [15] & (!\u0|r0|count [16] & (!\u0|r0|count [14] & !\u0|r0|count[17]~DUPLICATE_q ))) ) ) )

	.dataa(!\u0|r0|count [15]),
	.datab(!\u0|r0|count [16]),
	.datac(!\u0|r0|count [14]),
	.datad(!\u0|r0|count[17]~DUPLICATE_q ),
	.datae(!\u0|r0|count [12]),
	.dataf(!\u0|r0|count[13]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|r0|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Equal0~2 .extended_lut = "off";
defparam \u0|r0|Equal0~2 .lut_mask = 64'h8000000000000000;
defparam \u0|r0|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y25_N54
cyclonev_lcell_comb \u0|r0|Equal0~1 (
// Equation(s):
// \u0|r0|Equal0~1_combout  = ( !\u0|r0|count [22] & ( !\u0|r0|count [21] & ( (!\u0|r0|count [19] & (!\u0|r0|count [23] & (!\u0|r0|count [18] & !\u0|r0|count [20]))) ) ) )

	.dataa(!\u0|r0|count [19]),
	.datab(!\u0|r0|count [23]),
	.datac(!\u0|r0|count [18]),
	.datad(!\u0|r0|count [20]),
	.datae(!\u0|r0|count [22]),
	.dataf(!\u0|r0|count [21]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|r0|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Equal0~1 .extended_lut = "off";
defparam \u0|r0|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \u0|r0|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N51
cyclonev_lcell_comb \u0|C0|Selector2~0 (
// Equation(s):
// \u0|C0|Selector2~0_combout  = ( \u0|C0|current_state.DRAW1~q  & ( (!\u0|r0|count[10]~0_combout ) # (\u0|D0|stop~q ) ) ) # ( !\u0|C0|current_state.DRAW1~q  & ( !\u0|r0|count[10]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|stop~q ),
	.datad(!\u0|r0|count[10]~0_combout ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.DRAW1~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|Selector2~0 .extended_lut = "off";
defparam \u0|C0|Selector2~0 .lut_mask = 64'hFF00FF00FF0FFF0F;
defparam \u0|C0|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N53
dffeas \u0|C0|current_state.WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.WAIT .is_wysiwyg = "true";
defparam \u0|C0|current_state.WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N24
cyclonev_lcell_comb \u0|r0|count[10]~0 (
// Equation(s):
// \u0|r0|count[10]~0_combout  = ( \u0|r0|Equal0~1_combout  & ( \u0|C0|current_state.WAIT~q  & ( (\u0|r0|Equal0~0_combout  & (\u0|r0|Equal0~3_combout  & (\u0|r0|Equal0~4_combout  & \u0|r0|Equal0~2_combout ))) ) ) ) # ( \u0|r0|Equal0~1_combout  & ( 
// !\u0|C0|current_state.WAIT~q  ) ) # ( !\u0|r0|Equal0~1_combout  & ( !\u0|C0|current_state.WAIT~q  ) )

	.dataa(!\u0|r0|Equal0~0_combout ),
	.datab(!\u0|r0|Equal0~3_combout ),
	.datac(!\u0|r0|Equal0~4_combout ),
	.datad(!\u0|r0|Equal0~2_combout ),
	.datae(!\u0|r0|Equal0~1_combout ),
	.dataf(!\u0|C0|current_state.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|r0|count[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|count[10]~0 .extended_lut = "off";
defparam \u0|r0|count[10]~0 .lut_mask = 64'hFFFFFFFF00000001;
defparam \u0|r0|count[10]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N32
dffeas \u0|r0|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~65_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[0] .is_wysiwyg = "true";
defparam \u0|r0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N33
cyclonev_lcell_comb \u0|r0|Add0~69 (
// Equation(s):
// \u0|r0|Add0~69_sumout  = SUM(( \u0|r0|count [1] ) + ( VCC ) + ( \u0|r0|Add0~66  ))
// \u0|r0|Add0~70  = CARRY(( \u0|r0|count [1] ) + ( VCC ) + ( \u0|r0|Add0~66  ))

	.dataa(!\u0|r0|count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|r0|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|r0|Add0~69_sumout ),
	.cout(\u0|r0|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Add0~69 .extended_lut = "off";
defparam \u0|r0|Add0~69 .lut_mask = 64'h0000000000005555;
defparam \u0|r0|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y26_N35
dffeas \u0|r0|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~69_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[1] .is_wysiwyg = "true";
defparam \u0|r0|count[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y26_N38
dffeas \u0|r0|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|r0|Add0~73_sumout ),
	.asdata(\~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\u0|r0|count[10]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|r0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|r0|count[2] .is_wysiwyg = "true";
defparam \u0|r0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N12
cyclonev_lcell_comb \u0|r0|Equal0~3 (
// Equation(s):
// \u0|r0|Equal0~3_combout  = ( !\u0|r0|count [4] & ( !\u0|r0|count [3] & ( (!\u0|r0|count [2] & (!\u0|r0|count [0] & (!\u0|r0|count [1] & !\u0|r0|count [5]))) ) ) )

	.dataa(!\u0|r0|count [2]),
	.datab(!\u0|r0|count [0]),
	.datac(!\u0|r0|count [1]),
	.datad(!\u0|r0|count [5]),
	.datae(!\u0|r0|count [4]),
	.dataf(!\u0|r0|count [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|r0|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Equal0~3 .extended_lut = "off";
defparam \u0|r0|Equal0~3 .lut_mask = 64'h8000000000000000;
defparam \u0|r0|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y26_N0
cyclonev_lcell_comb \u0|r0|Equal0~5 (
// Equation(s):
// \u0|r0|Equal0~5_combout  = ( \u0|r0|Equal0~2_combout  & ( (\u0|r0|Equal0~3_combout  & (\u0|r0|Equal0~4_combout  & \u0|r0|Equal0~1_combout )) ) )

	.dataa(gnd),
	.datab(!\u0|r0|Equal0~3_combout ),
	.datac(!\u0|r0|Equal0~4_combout ),
	.datad(!\u0|r0|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\u0|r0|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|r0|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|r0|Equal0~5 .extended_lut = "off";
defparam \u0|r0|Equal0~5 .lut_mask = 64'h0000000000030003;
defparam \u0|r0|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N57
cyclonev_lcell_comb \u0|C0|current_state~21 (
// Equation(s):
// \u0|C0|current_state~21_combout  = ( \KEY[0]~input_o  & ( \u0|C0|current_state.BLACK~q  ) )

	.dataa(!\u0|C0|current_state.BLACK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~21 .extended_lut = "off";
defparam \u0|C0|current_state~21 .lut_mask = 64'h0000000055555555;
defparam \u0|C0|current_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N59
dffeas \u0|C0|current_state.BLACK1 (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.BLACK1~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.BLACK1 .is_wysiwyg = "true";
defparam \u0|C0|current_state.BLACK1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N39
cyclonev_lcell_comb \u0|C0|Selector3~0 (
// Equation(s):
// \u0|C0|Selector3~0_combout  = ( \u0|C0|current_state.WAIT~q  & ( (!\u0|r0|Equal0~5_combout  & (\u0|C0|current_state.BLACK1~q  & (!\u0|D0|stop~q ))) # (\u0|r0|Equal0~5_combout  & (((\u0|C0|current_state.BLACK1~q  & !\u0|D0|stop~q )) # 
// (\u0|r0|Equal0~0_combout ))) ) ) # ( !\u0|C0|current_state.WAIT~q  & ( (\u0|C0|current_state.BLACK1~q  & !\u0|D0|stop~q ) ) )

	.dataa(!\u0|r0|Equal0~5_combout ),
	.datab(!\u0|C0|current_state.BLACK1~q ),
	.datac(!\u0|D0|stop~q ),
	.datad(!\u0|r0|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.WAIT~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|Selector3~0 .extended_lut = "off";
defparam \u0|C0|Selector3~0 .lut_mask = 64'h3030303030753075;
defparam \u0|C0|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N41
dffeas \u0|C0|current_state.BLACK (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.BLACK~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.BLACK .is_wysiwyg = "true";
defparam \u0|C0|current_state.BLACK .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N57
cyclonev_lcell_comb \u0|D0|count[3]~1 (
// Equation(s):
// \u0|D0|count[3]~1_combout  = ( \KEY[0]~input_o  & ( \u0|C0|current_state.BLACK~q  ) ) # ( !\KEY[0]~input_o  & ( \u0|C0|current_state.BLACK~q  ) ) # ( \KEY[0]~input_o  & ( !\u0|C0|current_state.BLACK~q  & ( (\u0|C0|current_state.FOOD~q ) # 
// (\u0|C0|current_state.DRAW~q ) ) ) ) # ( !\KEY[0]~input_o  & ( !\u0|C0|current_state.BLACK~q  ) )

	.dataa(gnd),
	.datab(!\u0|C0|current_state.DRAW~q ),
	.datac(!\u0|C0|current_state.FOOD~q ),
	.datad(gnd),
	.datae(!\KEY[0]~input_o ),
	.dataf(!\u0|C0|current_state.BLACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|count[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|count[3]~1 .extended_lut = "off";
defparam \u0|D0|count[3]~1 .lut_mask = 64'hFFFF3F3FFFFFFFFF;
defparam \u0|D0|count[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N8
dffeas \u0|D0|count[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|count~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|count[0] .is_wysiwyg = "true";
defparam \u0|D0|count[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N9
cyclonev_lcell_comb \u0|D0|count~2 (
// Equation(s):
// \u0|D0|count~2_combout  = ( \u0|D0|count [0] & ( (\KEY[0]~input_o  & !\u0|D0|count [1]) ) ) # ( !\u0|D0|count [0] & ( (\KEY[0]~input_o  & \u0|D0|count [1]) ) )

	.dataa(gnd),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\u0|D0|count [1]),
	.datae(gnd),
	.dataf(!\u0|D0|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|count~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|count~2 .extended_lut = "off";
defparam \u0|D0|count~2 .lut_mask = 64'h0033003333003300;
defparam \u0|D0|count~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N11
dffeas \u0|D0|count[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|count~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|count[1] .is_wysiwyg = "true";
defparam \u0|D0|count[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N54
cyclonev_lcell_comb \u0|D0|count~4 (
// Equation(s):
// \u0|D0|count~4_combout  = ( \u0|D0|count [0] & ( (\KEY[0]~input_o  & (!\u0|D0|count [1] $ (!\u0|D0|count [2]))) ) ) # ( !\u0|D0|count [0] & ( (\KEY[0]~input_o  & \u0|D0|count [2]) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|D0|count [1]),
	.datac(gnd),
	.datad(!\u0|D0|count [2]),
	.datae(gnd),
	.dataf(!\u0|D0|count [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|count~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|count~4 .extended_lut = "off";
defparam \u0|D0|count~4 .lut_mask = 64'h0055005511441144;
defparam \u0|D0|count~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N56
dffeas \u0|D0|count[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|count~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|count[2] .is_wysiwyg = "true";
defparam \u0|D0|count[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N57
cyclonev_lcell_comb \u0|D0|count~3 (
// Equation(s):
// \u0|D0|count~3_combout  = ( \u0|D0|count [2] & ( (\KEY[0]~input_o  & (!\u0|D0|count [3] $ (((!\u0|D0|count [1]) # (!\u0|D0|count [0]))))) ) ) # ( !\u0|D0|count [2] & ( (\KEY[0]~input_o  & \u0|D0|count [3]) ) )

	.dataa(!\KEY[0]~input_o ),
	.datab(!\u0|D0|count [1]),
	.datac(!\u0|D0|count [0]),
	.datad(!\u0|D0|count [3]),
	.datae(gnd),
	.dataf(!\u0|D0|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|count~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|count~3 .extended_lut = "off";
defparam \u0|D0|count~3 .lut_mask = 64'h0055005501540154;
defparam \u0|D0|count~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N59
dffeas \u0|D0|count[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|count~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|count[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|count[3] .is_wysiwyg = "true";
defparam \u0|D0|count[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N27
cyclonev_lcell_comb \u0|D0|Equal2~0 (
// Equation(s):
// \u0|D0|Equal2~0_combout  = ( \u0|D0|count [2] & ( (\u0|D0|count [0] & (\u0|D0|count [3] & \u0|D0|count [1])) ) )

	.dataa(!\u0|D0|count [0]),
	.datab(!\u0|D0|count [3]),
	.datac(!\u0|D0|count [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|count [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Equal2~0 .extended_lut = "off";
defparam \u0|D0|Equal2~0 .lut_mask = 64'h0000000001010101;
defparam \u0|D0|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N42
cyclonev_lcell_comb \u0|D0|stop~0 (
// Equation(s):
// \u0|D0|stop~0_combout  = ( \u0|D0|stop~q  & ( \u0|C0|current_state.FOOD~q  & ( \u0|D0|Equal2~0_combout  ) ) ) # ( !\u0|D0|stop~q  & ( \u0|C0|current_state.FOOD~q  & ( \u0|D0|Equal2~0_combout  ) ) ) # ( \u0|D0|stop~q  & ( !\u0|C0|current_state.FOOD~q  & ( 
// ((!\u0|C0|current_state.DRAW~q  & !\u0|C0|current_state.BLACK~q )) # (\u0|D0|Equal2~0_combout ) ) ) ) # ( !\u0|D0|stop~q  & ( !\u0|C0|current_state.FOOD~q  & ( (\u0|D0|Equal2~0_combout  & ((\u0|C0|current_state.BLACK~q ) # (\u0|C0|current_state.DRAW~q ))) 
// ) ) )

	.dataa(gnd),
	.datab(!\u0|C0|current_state.DRAW~q ),
	.datac(!\u0|D0|Equal2~0_combout ),
	.datad(!\u0|C0|current_state.BLACK~q ),
	.datae(!\u0|D0|stop~q ),
	.dataf(!\u0|C0|current_state.FOOD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|stop~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|stop~0 .extended_lut = "off";
defparam \u0|D0|stop~0 .lut_mask = 64'h030FCF0F0F0F0F0F;
defparam \u0|D0|stop~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N44
dffeas \u0|D0|stop (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|stop~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|stop~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|stop .is_wysiwyg = "true";
defparam \u0|D0|stop .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N38
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N21
cyclonev_lcell_comb \u0|C0|current_state~22 (
// Equation(s):
// \u0|C0|current_state~22_combout  = (\KEY[0]~input_o  & ((\u0|C0|current_state.START~q ) # (\KEY[1]~input_o )))

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\u0|C0|current_state.START~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~22 .extended_lut = "off";
defparam \u0|C0|current_state~22 .lut_mask = 64'h1133113311331133;
defparam \u0|C0|current_state~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N22
dffeas \u0|C0|current_state.START (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.START~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.START .is_wysiwyg = "true";
defparam \u0|C0|current_state.START .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N18
cyclonev_lcell_comb \u0|C0|current_state~20 (
// Equation(s):
// \u0|C0|current_state~20_combout  = ( \u0|C0|current_state.START~q  & ( (\KEY[1]~input_o  & (\KEY[0]~input_o  & \u0|C0|current_state.START_WAIT~q )) ) ) # ( !\u0|C0|current_state.START~q  & ( (\KEY[1]~input_o  & \KEY[0]~input_o ) ) )

	.dataa(!\KEY[1]~input_o ),
	.datab(!\KEY[0]~input_o ),
	.datac(gnd),
	.datad(!\u0|C0|current_state.START_WAIT~q ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.START~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~20 .extended_lut = "off";
defparam \u0|C0|current_state~20 .lut_mask = 64'h1111111100110011;
defparam \u0|C0|current_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N19
dffeas \u0|C0|current_state.START_WAIT (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.START_WAIT~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.START_WAIT .is_wysiwyg = "true";
defparam \u0|C0|current_state.START_WAIT .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N9
cyclonev_lcell_comb \u0|C0|current_state~17 (
// Equation(s):
// \u0|C0|current_state~17_combout  = (\u0|D0|stop~q  & (\u0|C0|current_state.BLACK1~q  & \KEY[0]~input_o ))

	.dataa(gnd),
	.datab(!\u0|D0|stop~q ),
	.datac(!\u0|C0|current_state.BLACK1~q ),
	.datad(!\KEY[0]~input_o ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|current_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|current_state~17 .extended_lut = "off";
defparam \u0|C0|current_state~17 .lut_mask = 64'h0003000300030003;
defparam \u0|C0|current_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N10
dffeas \u0|C0|current_state.MOVE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|current_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.MOVE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.MOVE .is_wysiwyg = "true";
defparam \u0|C0|current_state.MOVE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N30
cyclonev_lcell_comb \u0|C0|Selector1~0 (
// Equation(s):
// \u0|C0|Selector1~0_combout  = ( \KEY[1]~input_o  & ( \u0|C0|current_state.MOVE~q  ) ) # ( !\KEY[1]~input_o  & ( \u0|C0|current_state.MOVE~q  ) ) # ( \KEY[1]~input_o  & ( !\u0|C0|current_state.MOVE~q  & ( (!\u0|D0|stop~q  & (\u0|C0|current_state.DRAW1~q )) 
// # (\u0|D0|stop~q  & ((\u0|C0|current_state.FOOD1~q ))) ) ) ) # ( !\KEY[1]~input_o  & ( !\u0|C0|current_state.MOVE~q  & ( ((!\u0|D0|stop~q  & (\u0|C0|current_state.DRAW1~q )) # (\u0|D0|stop~q  & ((\u0|C0|current_state.FOOD1~q )))) # 
// (\u0|C0|current_state.START_WAIT~q ) ) ) )

	.dataa(!\u0|C0|current_state.DRAW1~q ),
	.datab(!\u0|D0|stop~q ),
	.datac(!\u0|C0|current_state.FOOD1~q ),
	.datad(!\u0|C0|current_state.START_WAIT~q ),
	.datae(!\KEY[1]~input_o ),
	.dataf(!\u0|C0|current_state.MOVE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|Selector1~0 .extended_lut = "off";
defparam \u0|C0|Selector1~0 .lut_mask = 64'h47FF4747FFFFFFFF;
defparam \u0|C0|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y26_N32
dffeas \u0|C0|current_state.DRAW (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|C0|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|C0|current_state.DRAW~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|C0|current_state.DRAW .is_wysiwyg = "true";
defparam \u0|C0|current_state.DRAW .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N54
cyclonev_lcell_comb \u0|C0|WideOr5~0 (
// Equation(s):
// \u0|C0|WideOr5~0_combout  = ( \u0|C0|current_state.FOOD~q  ) # ( !\u0|C0|current_state.FOOD~q  & ( \u0|C0|current_state.BLACK~q  ) )

	.dataa(!\u0|C0|current_state.BLACK~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.FOOD~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|WideOr5~0 .extended_lut = "off";
defparam \u0|C0|WideOr5~0 .lut_mask = 64'h55555555FFFFFFFF;
defparam \u0|C0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N31
dffeas \u0|comb_3|x[4]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N12
cyclonev_lcell_comb \u0|comb_3|Add0~9 (
// Equation(s):
// \u0|comb_3|Add0~9_sumout  = SUM(( !\u0|comb_3|x[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|comb_3|Add0~14  ))
// \u0|comb_3|Add0~10  = CARRY(( !\u0|comb_3|x[4]~DUPLICATE_q  ) + ( GND ) + ( \u0|comb_3|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|x[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add0~9_sumout ),
	.cout(\u0|comb_3|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add0~9 .extended_lut = "off";
defparam \u0|comb_3|Add0~9 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|comb_3|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N15
cyclonev_lcell_comb \u0|comb_3|Add0~5 (
// Equation(s):
// \u0|comb_3|Add0~5_sumout  = SUM(( !\u0|comb_3|x [5] ) + ( GND ) + ( \u0|comb_3|Add0~10  ))
// \u0|comb_3|Add0~6  = CARRY(( !\u0|comb_3|x [5] ) + ( GND ) + ( \u0|comb_3|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add0~5_sumout ),
	.cout(\u0|comb_3|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add0~5 .extended_lut = "off";
defparam \u0|comb_3|Add0~5 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \u0|comb_3|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N57
cyclonev_lcell_comb \u0|comb_3|x~1 (
// Equation(s):
// \u0|comb_3|x~1_combout  = ( \u0|comb_3|x[6]~DUPLICATE_q  & ( (!\u0|comb_3|Add0~5_sumout  & ((\u0|comb_3|x [5]) # (\u0|comb_3|x [4]))) ) ) # ( !\u0|comb_3|x[6]~DUPLICATE_q  & ( !\u0|comb_3|Add0~5_sumout  ) )

	.dataa(gnd),
	.datab(!\u0|comb_3|x [4]),
	.datac(!\u0|comb_3|Add0~5_sumout ),
	.datad(!\u0|comb_3|x [5]),
	.datae(gnd),
	.dataf(!\u0|comb_3|x[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|x~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|x~1 .extended_lut = "off";
defparam \u0|comb_3|x~1 .lut_mask = 64'hF0F0F0F030F030F0;
defparam \u0|comb_3|x~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N59
dffeas \u0|comb_3|x[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[5] .is_wysiwyg = "true";
defparam \u0|comb_3|x[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N56
dffeas \u0|comb_3|x[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[6] .is_wysiwyg = "true";
defparam \u0|comb_3|x[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N0
cyclonev_lcell_comb \u0|comb_3|Add0~25 (
// Equation(s):
// \u0|comb_3|Add0~25_sumout  = SUM(( \u0|comb_3|x [0] ) + ( VCC ) + ( !VCC ))
// \u0|comb_3|Add0~26  = CARRY(( \u0|comb_3|x [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|comb_3|x [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add0~25_sumout ),
	.cout(\u0|comb_3|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add0~25 .extended_lut = "off";
defparam \u0|comb_3|Add0~25 .lut_mask = 64'h0000000000003333;
defparam \u0|comb_3|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N42
cyclonev_lcell_comb \u0|comb_3|x~6 (
// Equation(s):
// \u0|comb_3|x~6_combout  = ( \u0|comb_3|x [5] & ( \u0|comb_3|Add0~25_sumout  ) ) # ( !\u0|comb_3|x [5] & ( (\u0|comb_3|Add0~25_sumout  & ((!\u0|comb_3|x [6]) # (\u0|comb_3|x [4]))) ) )

	.dataa(gnd),
	.datab(!\u0|comb_3|x [4]),
	.datac(!\u0|comb_3|x [6]),
	.datad(!\u0|comb_3|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\u0|comb_3|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|x~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|x~6 .extended_lut = "off";
defparam \u0|comb_3|x~6 .lut_mask = 64'h00F300F300FF00FF;
defparam \u0|comb_3|x~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N43
dffeas \u0|comb_3|x[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[0] .is_wysiwyg = "true";
defparam \u0|comb_3|x[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N3
cyclonev_lcell_comb \u0|comb_3|Add0~21 (
// Equation(s):
// \u0|comb_3|Add0~21_sumout  = SUM(( \u0|comb_3|x [1] ) + ( GND ) + ( \u0|comb_3|Add0~26  ))
// \u0|comb_3|Add0~22  = CARRY(( \u0|comb_3|x [1] ) + ( GND ) + ( \u0|comb_3|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|x [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add0~21_sumout ),
	.cout(\u0|comb_3|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add0~21 .extended_lut = "off";
defparam \u0|comb_3|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|comb_3|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N45
cyclonev_lcell_comb \u0|comb_3|x~5 (
// Equation(s):
// \u0|comb_3|x~5_combout  = ( \u0|comb_3|x [5] & ( \u0|comb_3|Add0~21_sumout  ) ) # ( !\u0|comb_3|x [5] & ( (\u0|comb_3|Add0~21_sumout  & ((!\u0|comb_3|x [6]) # (\u0|comb_3|x [4]))) ) )

	.dataa(!\u0|comb_3|x [6]),
	.datab(gnd),
	.datac(!\u0|comb_3|x [4]),
	.datad(!\u0|comb_3|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\u0|comb_3|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|x~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|x~5 .extended_lut = "off";
defparam \u0|comb_3|x~5 .lut_mask = 64'h00AF00AF00FF00FF;
defparam \u0|comb_3|x~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N47
dffeas \u0|comb_3|x[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[1] .is_wysiwyg = "true";
defparam \u0|comb_3|x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N6
cyclonev_lcell_comb \u0|comb_3|Add0~17 (
// Equation(s):
// \u0|comb_3|Add0~17_sumout  = SUM(( \u0|comb_3|x [2] ) + ( GND ) + ( \u0|comb_3|Add0~22  ))
// \u0|comb_3|Add0~18  = CARRY(( \u0|comb_3|x [2] ) + ( GND ) + ( \u0|comb_3|Add0~22  ))

	.dataa(gnd),
	.datab(!\u0|comb_3|x [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add0~17_sumout ),
	.cout(\u0|comb_3|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add0~17 .extended_lut = "off";
defparam \u0|comb_3|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|comb_3|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N39
cyclonev_lcell_comb \u0|comb_3|x~4 (
// Equation(s):
// \u0|comb_3|x~4_combout  = ( \u0|comb_3|x [6] & ( \u0|comb_3|x[4]~DUPLICATE_q  & ( \u0|comb_3|Add0~17_sumout  ) ) ) # ( !\u0|comb_3|x [6] & ( \u0|comb_3|x[4]~DUPLICATE_q  & ( \u0|comb_3|Add0~17_sumout  ) ) ) # ( \u0|comb_3|x [6] & ( 
// !\u0|comb_3|x[4]~DUPLICATE_q  & ( (\u0|comb_3|x [5] & \u0|comb_3|Add0~17_sumout ) ) ) ) # ( !\u0|comb_3|x [6] & ( !\u0|comb_3|x[4]~DUPLICATE_q  & ( \u0|comb_3|Add0~17_sumout  ) ) )

	.dataa(gnd),
	.datab(!\u0|comb_3|x [5]),
	.datac(!\u0|comb_3|Add0~17_sumout ),
	.datad(gnd),
	.datae(!\u0|comb_3|x [6]),
	.dataf(!\u0|comb_3|x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|x~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|x~4 .extended_lut = "off";
defparam \u0|comb_3|x~4 .lut_mask = 64'h0F0F03030F0F0F0F;
defparam \u0|comb_3|x~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N40
dffeas \u0|comb_3|x[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[2] .is_wysiwyg = "true";
defparam \u0|comb_3|x[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N9
cyclonev_lcell_comb \u0|comb_3|Add0~13 (
// Equation(s):
// \u0|comb_3|Add0~13_sumout  = SUM(( \u0|comb_3|x[3]~DUPLICATE_q  ) + ( GND ) + ( \u0|comb_3|Add0~18  ))
// \u0|comb_3|Add0~14  = CARRY(( \u0|comb_3|x[3]~DUPLICATE_q  ) + ( GND ) + ( \u0|comb_3|Add0~18  ))

	.dataa(!\u0|comb_3|x[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add0~13_sumout ),
	.cout(\u0|comb_3|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add0~13 .extended_lut = "off";
defparam \u0|comb_3|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \u0|comb_3|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N33
cyclonev_lcell_comb \u0|comb_3|x~3 (
// Equation(s):
// \u0|comb_3|x~3_combout  = ( \u0|comb_3|x[4]~DUPLICATE_q  & ( \u0|comb_3|Add0~13_sumout  ) ) # ( !\u0|comb_3|x[4]~DUPLICATE_q  & ( (\u0|comb_3|Add0~13_sumout  & ((!\u0|comb_3|x[6]~DUPLICATE_q ) # (\u0|comb_3|x [5]))) ) )

	.dataa(gnd),
	.datab(!\u0|comb_3|x [5]),
	.datac(!\u0|comb_3|Add0~13_sumout ),
	.datad(!\u0|comb_3|x[6]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\u0|comb_3|x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|x~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|x~3 .extended_lut = "off";
defparam \u0|comb_3|x~3 .lut_mask = 64'h0F030F030F0F0F0F;
defparam \u0|comb_3|x~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N35
dffeas \u0|comb_3|x[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|x[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N30
cyclonev_lcell_comb \u0|comb_3|x~2 (
// Equation(s):
// \u0|comb_3|x~2_combout  = ( \u0|comb_3|x [5] & ( !\u0|comb_3|Add0~9_sumout  ) ) # ( !\u0|comb_3|x [5] & ( (!\u0|comb_3|Add0~9_sumout  & ((!\u0|comb_3|x [6]) # (\u0|comb_3|x [4]))) ) )

	.dataa(!\u0|comb_3|Add0~9_sumout ),
	.datab(gnd),
	.datac(!\u0|comb_3|x [6]),
	.datad(!\u0|comb_3|x [4]),
	.datae(gnd),
	.dataf(!\u0|comb_3|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|x~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|x~2 .extended_lut = "off";
defparam \u0|comb_3|x~2 .lut_mask = 64'hA0AAA0AAAAAAAAAA;
defparam \u0|comb_3|x~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N32
dffeas \u0|comb_3|x[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[4] .is_wysiwyg = "true";
defparam \u0|comb_3|x[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N18
cyclonev_lcell_comb \u0|comb_3|Add0~1 (
// Equation(s):
// \u0|comb_3|Add0~1_sumout  = SUM(( \u0|comb_3|x[6]~DUPLICATE_q  ) + ( GND ) + ( \u0|comb_3|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|x[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add0~1 .extended_lut = "off";
defparam \u0|comb_3|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|comb_3|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y26_N54
cyclonev_lcell_comb \u0|comb_3|x~0 (
// Equation(s):
// \u0|comb_3|x~0_combout  = ( \u0|comb_3|x [5] & ( \u0|comb_3|Add0~1_sumout  ) ) # ( !\u0|comb_3|x [5] & ( (\u0|comb_3|Add0~1_sumout  & ((!\u0|comb_3|x [6]) # (\u0|comb_3|x [4]))) ) )

	.dataa(gnd),
	.datab(!\u0|comb_3|x [4]),
	.datac(!\u0|comb_3|Add0~1_sumout ),
	.datad(!\u0|comb_3|x [6]),
	.datae(gnd),
	.dataf(!\u0|comb_3|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|x~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|x~0 .extended_lut = "off";
defparam \u0|comb_3|x~0 .lut_mask = 64'h0F030F030F0F0F0F;
defparam \u0|comb_3|x~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y26_N55
dffeas \u0|comb_3|x[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|x[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y26_N50
dffeas \u0|comb_3|randomX[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|x[6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomX [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomX[6] .is_wysiwyg = "true";
defparam \u0|comb_3|randomX[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y26_N34
dffeas \u0|comb_3|randomX[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|x [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomX [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomX[1] .is_wysiwyg = "true";
defparam \u0|comb_3|randomX[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y26_N32
dffeas \u0|comb_3|randomX[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|x [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomX [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomX[0] .is_wysiwyg = "true";
defparam \u0|comb_3|randomX[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y26_N38
dffeas \u0|comb_3|randomX[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomX [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomX[2] .is_wysiwyg = "true";
defparam \u0|comb_3|randomX[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N47
dffeas \u0|comb_3|y[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[6] .is_wysiwyg = "true";
defparam \u0|comb_3|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N0
cyclonev_lcell_comb \u0|comb_3|Add1~21 (
// Equation(s):
// \u0|comb_3|Add1~21_sumout  = SUM(( \u0|comb_3|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \u0|comb_3|Add1~22  = CARRY(( \u0|comb_3|y[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|y[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add1~21_sumout ),
	.cout(\u0|comb_3|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add1~21 .extended_lut = "off";
defparam \u0|comb_3|Add1~21 .lut_mask = 64'h0000000000000F0F;
defparam \u0|comb_3|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N12
cyclonev_lcell_comb \u0|comb_3|Add1~5 (
// Equation(s):
// \u0|comb_3|Add1~5_sumout  = SUM(( !\u0|comb_3|y [4] ) + ( VCC ) + ( \u0|comb_3|Add1~10  ))
// \u0|comb_3|Add1~6  = CARRY(( !\u0|comb_3|y [4] ) + ( VCC ) + ( \u0|comb_3|Add1~10  ))

	.dataa(gnd),
	.datab(!\u0|comb_3|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add1~5_sumout ),
	.cout(\u0|comb_3|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add1~5 .extended_lut = "off";
defparam \u0|comb_3|Add1~5 .lut_mask = 64'h000000000000CCCC;
defparam \u0|comb_3|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N15
cyclonev_lcell_comb \u0|comb_3|Add1~1 (
// Equation(s):
// \u0|comb_3|Add1~1_sumout  = SUM(( \u0|comb_3|y[5]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~6  ))
// \u0|comb_3|Add1~2  = CARRY(( \u0|comb_3|y[5]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~6  ))

	.dataa(!\u0|comb_3|y[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add1~1_sumout ),
	.cout(\u0|comb_3|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add1~1 .extended_lut = "off";
defparam \u0|comb_3|Add1~1 .lut_mask = 64'h0000000000005555;
defparam \u0|comb_3|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N35
dffeas \u0|comb_3|y[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[5] .is_wysiwyg = "true";
defparam \u0|comb_3|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N33
cyclonev_lcell_comb \u0|comb_3|y~0 (
// Equation(s):
// \u0|comb_3|y~0_combout  = ( \u0|comb_3|y[6]~DUPLICATE_q  & ( (\u0|comb_3|Add1~1_sumout  & ((\u0|comb_3|y [5]) # (\u0|comb_3|LessThan1~0_combout ))) ) ) # ( !\u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|Add1~1_sumout  ) )

	.dataa(!\u0|comb_3|LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\u0|comb_3|Add1~1_sumout ),
	.datad(!\u0|comb_3|y [5]),
	.datae(gnd),
	.dataf(!\u0|comb_3|y[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|y~0 .extended_lut = "off";
defparam \u0|comb_3|y~0 .lut_mask = 64'h0F0F0F0F050F050F;
defparam \u0|comb_3|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N34
dffeas \u0|comb_3|y[5]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[5]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|y[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N51
cyclonev_lcell_comb \u0|comb_3|y~5 (
// Equation(s):
// \u0|comb_3|y~5_combout  = ( \u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|y[5]~DUPLICATE_q  & ( \u0|comb_3|Add1~21_sumout  ) ) ) # ( !\u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|y[5]~DUPLICATE_q  & ( \u0|comb_3|Add1~21_sumout  ) ) ) # ( 
// \u0|comb_3|y[6]~DUPLICATE_q  & ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( (\u0|comb_3|LessThan1~0_combout  & \u0|comb_3|Add1~21_sumout ) ) ) ) # ( !\u0|comb_3|y[6]~DUPLICATE_q  & ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( \u0|comb_3|Add1~21_sumout  ) ) )

	.dataa(!\u0|comb_3|LessThan1~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|comb_3|Add1~21_sumout ),
	.datae(!\u0|comb_3|y[6]~DUPLICATE_q ),
	.dataf(!\u0|comb_3|y[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|y~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|y~5 .extended_lut = "off";
defparam \u0|comb_3|y~5 .lut_mask = 64'h00FF005500FF00FF;
defparam \u0|comb_3|y~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N53
dffeas \u0|comb_3|y[0]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[0]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|y[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N3
cyclonev_lcell_comb \u0|comb_3|Add1~17 (
// Equation(s):
// \u0|comb_3|Add1~17_sumout  = SUM(( \u0|comb_3|y[1]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~22  ))
// \u0|comb_3|Add1~18  = CARRY(( \u0|comb_3|y[1]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~22  ))

	.dataa(!\u0|comb_3|y[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add1~17_sumout ),
	.cout(\u0|comb_3|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add1~17 .extended_lut = "off";
defparam \u0|comb_3|Add1~17 .lut_mask = 64'h0000000000005555;
defparam \u0|comb_3|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N27
cyclonev_lcell_comb \u0|comb_3|y~4 (
// Equation(s):
// \u0|comb_3|y~4_combout  = ( \u0|comb_3|y[5]~DUPLICATE_q  & ( \u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|Add1~17_sumout  ) ) ) # ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( \u0|comb_3|y[6]~DUPLICATE_q  & ( (\u0|comb_3|LessThan1~0_combout  & 
// \u0|comb_3|Add1~17_sumout ) ) ) ) # ( \u0|comb_3|y[5]~DUPLICATE_q  & ( !\u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|Add1~17_sumout  ) ) ) # ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( !\u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|Add1~17_sumout  ) ) )

	.dataa(gnd),
	.datab(!\u0|comb_3|LessThan1~0_combout ),
	.datac(!\u0|comb_3|Add1~17_sumout ),
	.datad(gnd),
	.datae(!\u0|comb_3|y[5]~DUPLICATE_q ),
	.dataf(!\u0|comb_3|y[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|y~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|y~4 .extended_lut = "off";
defparam \u0|comb_3|y~4 .lut_mask = 64'h0F0F0F0F03030F0F;
defparam \u0|comb_3|y~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N29
dffeas \u0|comb_3|y[1]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N6
cyclonev_lcell_comb \u0|comb_3|Add1~13 (
// Equation(s):
// \u0|comb_3|Add1~13_sumout  = SUM(( !\u0|comb_3|y[2]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~18  ))
// \u0|comb_3|Add1~14  = CARRY(( !\u0|comb_3|y[2]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~18  ))

	.dataa(gnd),
	.datab(!\u0|comb_3|y[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add1~13_sumout ),
	.cout(\u0|comb_3|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add1~13 .extended_lut = "off";
defparam \u0|comb_3|Add1~13 .lut_mask = 64'h000000000000CCCC;
defparam \u0|comb_3|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N42
cyclonev_lcell_comb \u0|comb_3|y~3 (
// Equation(s):
// \u0|comb_3|y~3_combout  = ( \u0|comb_3|y [6] & ( (!\u0|comb_3|Add1~13_sumout  & ((\u0|comb_3|y [5]) # (\u0|comb_3|LessThan1~0_combout ))) ) ) # ( !\u0|comb_3|y [6] & ( !\u0|comb_3|Add1~13_sumout  ) )

	.dataa(!\u0|comb_3|LessThan1~0_combout ),
	.datab(!\u0|comb_3|Add1~13_sumout ),
	.datac(!\u0|comb_3|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|comb_3|y [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|y~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|y~3 .extended_lut = "off";
defparam \u0|comb_3|y~3 .lut_mask = 64'hCCCCCCCC4C4C4C4C;
defparam \u0|comb_3|y~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N44
dffeas \u0|comb_3|y[2]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[2]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|y[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N9
cyclonev_lcell_comb \u0|comb_3|Add1~9 (
// Equation(s):
// \u0|comb_3|Add1~9_sumout  = SUM(( !\u0|comb_3|y[3]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~14  ))
// \u0|comb_3|Add1~10  = CARRY(( !\u0|comb_3|y[3]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|y[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add1~9_sumout ),
	.cout(\u0|comb_3|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add1~9 .extended_lut = "off";
defparam \u0|comb_3|Add1~9 .lut_mask = 64'h000000000000F0F0;
defparam \u0|comb_3|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N39
cyclonev_lcell_comb \u0|comb_3|y~2 (
// Equation(s):
// \u0|comb_3|y~2_combout  = ( \u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|y[5]~DUPLICATE_q  & ( !\u0|comb_3|Add1~9_sumout  ) ) ) # ( !\u0|comb_3|y[6]~DUPLICATE_q  & ( \u0|comb_3|y[5]~DUPLICATE_q  & ( !\u0|comb_3|Add1~9_sumout  ) ) ) # ( 
// \u0|comb_3|y[6]~DUPLICATE_q  & ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( (\u0|comb_3|LessThan1~0_combout  & !\u0|comb_3|Add1~9_sumout ) ) ) ) # ( !\u0|comb_3|y[6]~DUPLICATE_q  & ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( !\u0|comb_3|Add1~9_sumout  ) ) )

	.dataa(!\u0|comb_3|LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\u0|comb_3|Add1~9_sumout ),
	.datad(gnd),
	.datae(!\u0|comb_3|y[6]~DUPLICATE_q ),
	.dataf(!\u0|comb_3|y[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|y~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|y~2 .extended_lut = "off";
defparam \u0|comb_3|y~2 .lut_mask = 64'hF0F05050F0F0F0F0;
defparam \u0|comb_3|y~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N41
dffeas \u0|comb_3|y[3]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N30
cyclonev_lcell_comb \u0|comb_3|y~1 (
// Equation(s):
// \u0|comb_3|y~1_combout  = ( \u0|comb_3|y[5]~DUPLICATE_q  & ( !\u0|comb_3|Add1~5_sumout  ) ) # ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( (!\u0|comb_3|Add1~5_sumout  & ((!\u0|comb_3|y [6]) # (\u0|comb_3|LessThan1~0_combout ))) ) )

	.dataa(!\u0|comb_3|LessThan1~0_combout ),
	.datab(!\u0|comb_3|y [6]),
	.datac(!\u0|comb_3|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|comb_3|y[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|y~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|y~1 .extended_lut = "off";
defparam \u0|comb_3|y~1 .lut_mask = 64'hD0D0D0D0F0F0F0F0;
defparam \u0|comb_3|y~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N32
dffeas \u0|comb_3|y[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[4] .is_wysiwyg = "true";
defparam \u0|comb_3|y[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N40
dffeas \u0|comb_3|y[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[3] .is_wysiwyg = "true";
defparam \u0|comb_3|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N43
dffeas \u0|comb_3|y[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[2] .is_wysiwyg = "true";
defparam \u0|comb_3|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y25_N52
dffeas \u0|comb_3|y[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[0] .is_wysiwyg = "true";
defparam \u0|comb_3|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N28
dffeas \u0|comb_3|y[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[1] .is_wysiwyg = "true";
defparam \u0|comb_3|y[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N3
cyclonev_lcell_comb \u0|comb_3|LessThan1~0 (
// Equation(s):
// \u0|comb_3|LessThan1~0_combout  = ( \u0|comb_3|y [1] & ( (!\u0|comb_3|y [4] & (!\u0|comb_3|y [3] & !\u0|comb_3|y [2])) ) ) # ( !\u0|comb_3|y [1] & ( (!\u0|comb_3|y [4] & (!\u0|comb_3|y [3] & (!\u0|comb_3|y [2] & \u0|comb_3|y [0]))) ) )

	.dataa(!\u0|comb_3|y [4]),
	.datab(!\u0|comb_3|y [3]),
	.datac(!\u0|comb_3|y [2]),
	.datad(!\u0|comb_3|y [0]),
	.datae(gnd),
	.dataf(!\u0|comb_3|y [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|LessThan1~0 .extended_lut = "off";
defparam \u0|comb_3|LessThan1~0 .lut_mask = 64'h0080008080808080;
defparam \u0|comb_3|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N18
cyclonev_lcell_comb \u0|comb_3|Add1~25 (
// Equation(s):
// \u0|comb_3|Add1~25_sumout  = SUM(( !\u0|comb_3|y[6]~DUPLICATE_q  ) + ( VCC ) + ( \u0|comb_3|Add1~2  ))

	.dataa(gnd),
	.datab(!\u0|comb_3|y[6]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|comb_3|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|comb_3|Add1~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|Add1~25 .extended_lut = "off";
defparam \u0|comb_3|Add1~25 .lut_mask = 64'h000000000000CCCC;
defparam \u0|comb_3|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y25_N45
cyclonev_lcell_comb \u0|comb_3|y~6 (
// Equation(s):
// \u0|comb_3|y~6_combout  = ( \u0|comb_3|y[5]~DUPLICATE_q  & ( !\u0|comb_3|Add1~25_sumout  ) ) # ( !\u0|comb_3|y[5]~DUPLICATE_q  & ( (!\u0|comb_3|Add1~25_sumout  & ((!\u0|comb_3|y [6]) # (\u0|comb_3|LessThan1~0_combout ))) ) )

	.dataa(!\u0|comb_3|LessThan1~0_combout ),
	.datab(gnd),
	.datac(!\u0|comb_3|Add1~25_sumout ),
	.datad(!\u0|comb_3|y [6]),
	.datae(gnd),
	.dataf(!\u0|comb_3|y[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|y~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|y~6 .extended_lut = "off";
defparam \u0|comb_3|y~6 .lut_mask = 64'hF050F050F0F0F0F0;
defparam \u0|comb_3|y~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y25_N46
dffeas \u0|comb_3|y[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|y~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|y[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|y[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|y[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N21
cyclonev_lcell_comb \u0|comb_3|randomY[6]~3 (
// Equation(s):
// \u0|comb_3|randomY[6]~3_combout  = ( !\u0|comb_3|y[6]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|comb_3|y[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|randomY[6]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|randomY[6]~3 .extended_lut = "off";
defparam \u0|comb_3|randomY[6]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|comb_3|randomY[6]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N22
dffeas \u0|comb_3|randomY[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|randomY[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY [6]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[6] .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y26_N34
dffeas \u0|comb_3|x[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|x~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|x[3] .is_wysiwyg = "true";
defparam \u0|comb_3|x[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X73_Y26_N41
dffeas \u0|comb_3|randomX[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomX [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomX[3] .is_wysiwyg = "true";
defparam \u0|comb_3|randomX[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N18
cyclonev_lcell_comb \u0|D0|always1~1 (
// Equation(s):
// \u0|D0|always1~1_combout  = ( !\u0|comb_3|randomX [3] & ( (!\u0|comb_3|randomX [1] & (!\u0|comb_3|randomX [0] & (!\u0|comb_3|randomX [2] & !\u0|comb_3|randomY [6]))) ) )

	.dataa(!\u0|comb_3|randomX [1]),
	.datab(!\u0|comb_3|randomX [0]),
	.datac(!\u0|comb_3|randomX [2]),
	.datad(!\u0|comb_3|randomY [6]),
	.datae(gnd),
	.dataf(!\u0|comb_3|randomX [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|always1~1 .extended_lut = "off";
defparam \u0|D0|always1~1 .lut_mask = 64'h8000800000000000;
defparam \u0|D0|always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N5
dffeas \u0|comb_3|randomY[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY [0]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[0] .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N9
cyclonev_lcell_comb \u0|comb_3|randomY[3]~1 (
// Equation(s):
// \u0|comb_3|randomY[3]~1_combout  = ( !\u0|comb_3|y [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|comb_3|y [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|randomY[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|randomY[3]~1 .extended_lut = "off";
defparam \u0|comb_3|randomY[3]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|comb_3|randomY[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N11
dffeas \u0|comb_3|randomY[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|randomY[3]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY [3]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[3] .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N6
cyclonev_lcell_comb \u0|comb_3|randomY[2]~2 (
// Equation(s):
// \u0|comb_3|randomY[2]~2_combout  = !\u0|comb_3|y [2]

	.dataa(gnd),
	.datab(!\u0|comb_3|y [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|randomY[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|randomY[2]~2 .extended_lut = "off";
defparam \u0|comb_3|randomY[2]~2 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \u0|comb_3|randomY[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N7
dffeas \u0|comb_3|randomY[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|randomY[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY [2]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[2] .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N47
dffeas \u0|comb_3|randomY[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|y[5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[5] .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N0
cyclonev_lcell_comb \u0|comb_3|randomY[4]~0 (
// Equation(s):
// \u0|comb_3|randomY[4]~0_combout  = ( !\u0|comb_3|y [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|comb_3|y [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|randomY[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|randomY[4]~0 .extended_lut = "off";
defparam \u0|comb_3|randomY[4]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|comb_3|randomY[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y25_N2
dffeas \u0|comb_3|randomY[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|randomY[4]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[4] .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N35
dffeas \u0|comb_3|randomY[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\u0|comb_3|y[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY [1]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[1] .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N12
cyclonev_lcell_comb \u0|D0|always1~0 (
// Equation(s):
// \u0|D0|always1~0_combout  = ( \u0|comb_3|randomY [4] & ( !\u0|comb_3|randomY [1] & ( (!\u0|comb_3|randomY [0] & (\u0|comb_3|randomY [3] & (\u0|comb_3|randomY [2] & \u0|comb_3|randomY [5]))) ) ) )

	.dataa(!\u0|comb_3|randomY [0]),
	.datab(!\u0|comb_3|randomY [3]),
	.datac(!\u0|comb_3|randomY [2]),
	.datad(!\u0|comb_3|randomY [5]),
	.datae(!\u0|comb_3|randomY [4]),
	.dataf(!\u0|comb_3|randomY [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|always1~0 .extended_lut = "off";
defparam \u0|D0|always1~0 .lut_mask = 64'h0000000200000000;
defparam \u0|D0|always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N15
cyclonev_lcell_comb \u0|comb_3|randomX[4]~1 (
// Equation(s):
// \u0|comb_3|randomX[4]~1_combout  = ( !\u0|comb_3|x[4]~DUPLICATE_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|comb_3|x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|randomX[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|randomX[4]~1 .extended_lut = "off";
defparam \u0|comb_3|randomX[4]~1 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|comb_3|randomX[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N17
dffeas \u0|comb_3|randomX[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|randomX[4]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomX [4]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomX[4] .is_wysiwyg = "true";
defparam \u0|comb_3|randomX[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N24
cyclonev_lcell_comb \u0|comb_3|randomX[5]~0 (
// Equation(s):
// \u0|comb_3|randomX[5]~0_combout  = ( !\u0|comb_3|x [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|comb_3|x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|comb_3|randomX[5]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|comb_3|randomX[5]~0 .extended_lut = "off";
defparam \u0|comb_3|randomX[5]~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \u0|comb_3|randomX[5]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N25
dffeas \u0|comb_3|randomX[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|randomX[5]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomX [5]),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomX[5] .is_wysiwyg = "true";
defparam \u0|comb_3|randomX[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N0
cyclonev_lcell_comb \u0|D0|food_gen~0 (
// Equation(s):
// \u0|D0|food_gen~0_combout  = ( \u0|D0|food_gen~q  & ( \u0|comb_3|randomX [5] ) ) # ( \u0|D0|food_gen~q  & ( !\u0|comb_3|randomX [5] ) ) # ( !\u0|D0|food_gen~q  & ( !\u0|comb_3|randomX [5] & ( (\u0|comb_3|randomX [6] & (\u0|D0|always1~1_combout  & 
// (\u0|D0|always1~0_combout  & \u0|comb_3|randomX [4]))) ) ) )

	.dataa(!\u0|comb_3|randomX [6]),
	.datab(!\u0|D0|always1~1_combout ),
	.datac(!\u0|D0|always1~0_combout ),
	.datad(!\u0|comb_3|randomX [4]),
	.datae(!\u0|D0|food_gen~q ),
	.dataf(!\u0|comb_3|randomX [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|food_gen~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|food_gen~0 .extended_lut = "off";
defparam \u0|D0|food_gen~0 .lut_mask = 64'h0001FFFF0000FFFF;
defparam \u0|D0|food_gen~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X73_Y26_N2
dffeas \u0|D0|food_gen (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|D0|food_gen~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\KEY[0]~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|D0|food_gen~q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|D0|food_gen .is_wysiwyg = "true";
defparam \u0|D0|food_gen .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y25_N23
dffeas \u0|comb_3|randomY[6]~DUPLICATE (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\u0|comb_3|randomY[6]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\u0|D0|food_gen~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\u0|comb_3|randomY[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \u0|comb_3|randomY[6]~DUPLICATE .is_wysiwyg = "true";
defparam \u0|comb_3|randomY[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N30
cyclonev_lcell_comb \u0|D0|Add7~21 (
// Equation(s):
// \u0|D0|Add7~21_sumout  = SUM(( \u0|D0|count [2] ) + ( \u0|comb_3|randomY [0] ) + ( !VCC ))
// \u0|D0|Add7~22  = CARRY(( \u0|D0|count [2] ) + ( \u0|comb_3|randomY [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|randomY [0]),
	.datad(!\u0|D0|count [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add7~21_sumout ),
	.cout(\u0|D0|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add7~21 .extended_lut = "off";
defparam \u0|D0|Add7~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|D0|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N33
cyclonev_lcell_comb \u0|D0|Add7~25 (
// Equation(s):
// \u0|D0|Add7~25_sumout  = SUM(( \u0|comb_3|randomY [1] ) + ( \u0|D0|count [3] ) + ( \u0|D0|Add7~22  ))
// \u0|D0|Add7~26  = CARRY(( \u0|comb_3|randomY [1] ) + ( \u0|D0|count [3] ) + ( \u0|D0|Add7~22  ))

	.dataa(!\u0|D0|count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|comb_3|randomY [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add7~25_sumout ),
	.cout(\u0|D0|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add7~25 .extended_lut = "off";
defparam \u0|D0|Add7~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \u0|D0|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N36
cyclonev_lcell_comb \u0|D0|Add7~17 (
// Equation(s):
// \u0|D0|Add7~17_sumout  = SUM(( \u0|comb_3|randomY [2] ) + ( GND ) + ( \u0|D0|Add7~26  ))
// \u0|D0|Add7~18  = CARRY(( \u0|comb_3|randomY [2] ) + ( GND ) + ( \u0|D0|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|randomY [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add7~17_sumout ),
	.cout(\u0|D0|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add7~17 .extended_lut = "off";
defparam \u0|D0|Add7~17 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|D0|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N39
cyclonev_lcell_comb \u0|D0|Add7~13 (
// Equation(s):
// \u0|D0|Add7~13_sumout  = SUM(( \u0|comb_3|randomY [3] ) + ( GND ) + ( \u0|D0|Add7~18  ))
// \u0|D0|Add7~14  = CARRY(( \u0|comb_3|randomY [3] ) + ( GND ) + ( \u0|D0|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|randomY [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add7~13_sumout ),
	.cout(\u0|D0|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add7~13 .extended_lut = "off";
defparam \u0|D0|Add7~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|D0|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N42
cyclonev_lcell_comb \u0|D0|Add7~9 (
// Equation(s):
// \u0|D0|Add7~9_sumout  = SUM(( \u0|comb_3|randomY [4] ) + ( GND ) + ( \u0|D0|Add7~14  ))
// \u0|D0|Add7~10  = CARRY(( \u0|comb_3|randomY [4] ) + ( GND ) + ( \u0|D0|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|randomY [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add7~9_sumout ),
	.cout(\u0|D0|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add7~9 .extended_lut = "off";
defparam \u0|D0|Add7~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|D0|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N45
cyclonev_lcell_comb \u0|D0|Add7~5 (
// Equation(s):
// \u0|D0|Add7~5_sumout  = SUM(( \u0|comb_3|randomY [5] ) + ( GND ) + ( \u0|D0|Add7~10  ))
// \u0|D0|Add7~6  = CARRY(( \u0|comb_3|randomY [5] ) + ( GND ) + ( \u0|D0|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|comb_3|randomY [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add7~5_sumout ),
	.cout(\u0|D0|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add7~5 .extended_lut = "off";
defparam \u0|D0|Add7~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|D0|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y25_N48
cyclonev_lcell_comb \u0|D0|Add7~1 (
// Equation(s):
// \u0|D0|Add7~1_sumout  = SUM(( \u0|comb_3|randomY[6]~DUPLICATE_q  ) + ( GND ) + ( \u0|D0|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|randomY[6]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add7~1 .extended_lut = "off";
defparam \u0|D0|Add7~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|D0|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N30
cyclonev_lcell_comb \u0|D0|Add5~1 (
// Equation(s):
// \u0|D0|Add5~1_sumout  = SUM(( \u0|comb_3|randomX [0] ) + ( \u0|D0|count [0] ) + ( !VCC ))
// \u0|D0|Add5~2  = CARRY(( \u0|comb_3|randomX [0] ) + ( \u0|D0|count [0] ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|D0|count [0]),
	.datac(gnd),
	.datad(!\u0|comb_3|randomX [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add5~1_sumout ),
	.cout(\u0|D0|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add5~1 .extended_lut = "off";
defparam \u0|D0|Add5~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \u0|D0|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N33
cyclonev_lcell_comb \u0|D0|Add5~5 (
// Equation(s):
// \u0|D0|Add5~5_sumout  = SUM(( \u0|comb_3|randomX [1] ) + ( \u0|D0|count [1] ) + ( \u0|D0|Add5~2  ))
// \u0|D0|Add5~6  = CARRY(( \u0|comb_3|randomX [1] ) + ( \u0|D0|count [1] ) + ( \u0|D0|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|count [1]),
	.datad(!\u0|comb_3|randomX [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add5~5_sumout ),
	.cout(\u0|D0|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add5~5 .extended_lut = "off";
defparam \u0|D0|Add5~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \u0|D0|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N36
cyclonev_lcell_comb \u0|D0|Add5~9 (
// Equation(s):
// \u0|D0|Add5~9_sumout  = SUM(( \u0|comb_3|randomX [2] ) + ( GND ) + ( \u0|D0|Add5~6  ))
// \u0|D0|Add5~10  = CARRY(( \u0|comb_3|randomX [2] ) + ( GND ) + ( \u0|D0|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|comb_3|randomX [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add5~9_sumout ),
	.cout(\u0|D0|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add5~9 .extended_lut = "off";
defparam \u0|D0|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|D0|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N39
cyclonev_lcell_comb \u0|D0|Add5~13 (
// Equation(s):
// \u0|D0|Add5~13_sumout  = SUM(( \u0|comb_3|randomX [3] ) + ( GND ) + ( \u0|D0|Add5~10  ))
// \u0|D0|Add5~14  = CARRY(( \u0|comb_3|randomX [3] ) + ( GND ) + ( \u0|D0|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|comb_3|randomX [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add5~13_sumout ),
	.cout(\u0|D0|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add5~13 .extended_lut = "off";
defparam \u0|D0|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|D0|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N42
cyclonev_lcell_comb \u0|D0|Add5~17 (
// Equation(s):
// \u0|D0|Add5~17_sumout  = SUM(( \u0|comb_3|randomX [4] ) + ( GND ) + ( \u0|D0|Add5~14  ))
// \u0|D0|Add5~18  = CARRY(( \u0|comb_3|randomX [4] ) + ( GND ) + ( \u0|D0|Add5~14  ))

	.dataa(gnd),
	.datab(!\u0|comb_3|randomX [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add5~17_sumout ),
	.cout(\u0|D0|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add5~17 .extended_lut = "off";
defparam \u0|D0|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \u0|D0|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N45
cyclonev_lcell_comb \u0|D0|Add5~21 (
// Equation(s):
// \u0|D0|Add5~21_sumout  = SUM(( \u0|comb_3|randomX [5] ) + ( GND ) + ( \u0|D0|Add5~18  ))
// \u0|D0|Add5~22  = CARRY(( \u0|comb_3|randomX [5] ) + ( GND ) + ( \u0|D0|Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|comb_3|randomX [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add5~21_sumout ),
	.cout(\u0|D0|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add5~21 .extended_lut = "off";
defparam \u0|D0|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \u0|D0|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N48
cyclonev_lcell_comb \u0|D0|Add5~25 (
// Equation(s):
// \u0|D0|Add5~25_sumout  = SUM(( \u0|comb_3|randomX [6] ) + ( GND ) + ( \u0|D0|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|comb_3|randomX [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|D0|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|D0|Add5~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|Add5~25 .extended_lut = "off";
defparam \u0|D0|Add5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \u0|D0|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N0
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~9 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~9_sumout  = SUM(( (\u0|D0|food_gen~q  & \u0|D0|Add5~21_sumout ) ) + ( (!\u0|D0|food_gen~q  & (\u0|D0|count [2])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~21_sumout ))) ) + ( !VCC ))
// \u0|a0|user_input_translator|Add0~10  = CARRY(( (\u0|D0|food_gen~q  & \u0|D0|Add5~21_sumout ) ) + ( (!\u0|D0|food_gen~q  & (\u0|D0|count [2])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~21_sumout ))) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(!\u0|D0|count [2]),
	.datad(!\u0|D0|Add5~21_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add7~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~9_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~9 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~9 .lut_mask = 64'h0000F3C000000033;
defparam \u0|a0|user_input_translator|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N3
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~13 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~13_sumout  = SUM(( (!\u0|D0|food_gen~q  & (\u0|D0|count [3])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~25_sumout ))) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add5~25_sumout ) ) + ( \u0|a0|user_input_translator|Add0~10  ))
// \u0|a0|user_input_translator|Add0~14  = CARRY(( (!\u0|D0|food_gen~q  & (\u0|D0|count [3])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~25_sumout ))) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add5~25_sumout ) ) + ( \u0|a0|user_input_translator|Add0~10  ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(!\u0|D0|count [3]),
	.datad(!\u0|D0|Add7~25_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add5~25_sumout ),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~13_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~13 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~13 .lut_mask = 64'h0000330000000C3F;
defparam \u0|a0|user_input_translator|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N6
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~17 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~17_sumout  = SUM(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~17_sumout ) ) + ( (!\u0|D0|food_gen~q  & (\u0|D0|count [2])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~21_sumout ))) ) + ( \u0|a0|user_input_translator|Add0~14  ))
// \u0|a0|user_input_translator|Add0~18  = CARRY(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~17_sumout ) ) + ( (!\u0|D0|food_gen~q  & (\u0|D0|count [2])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~21_sumout ))) ) + ( \u0|a0|user_input_translator|Add0~14  ))

	.dataa(!\u0|D0|Add7~17_sumout ),
	.datab(!\u0|D0|food_gen~q ),
	.datac(!\u0|D0|count [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add7~21_sumout ),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~17_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~17 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~17 .lut_mask = 64'h0000F3C00000DDDD;
defparam \u0|a0|user_input_translator|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N9
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~21 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~21_sumout  = SUM(( (!\u0|D0|food_gen~q  & (\u0|D0|count [3])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~25_sumout ))) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~13_sumout ) ) + ( \u0|a0|user_input_translator|Add0~18  ))
// \u0|a0|user_input_translator|Add0~22  = CARRY(( (!\u0|D0|food_gen~q  & (\u0|D0|count [3])) # (\u0|D0|food_gen~q  & ((\u0|D0|Add7~25_sumout ))) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~13_sumout ) ) + ( \u0|a0|user_input_translator|Add0~18  ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(!\u0|D0|count [3]),
	.datad(!\u0|D0|Add7~25_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add7~13_sumout ),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~21_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~21 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~21 .lut_mask = 64'h0000330000000C3F;
defparam \u0|a0|user_input_translator|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N12
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~25 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~25_sumout  = SUM(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~9_sumout ) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~17_sumout ) ) + ( \u0|a0|user_input_translator|Add0~22  ))
// \u0|a0|user_input_translator|Add0~26  = CARRY(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~9_sumout ) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~17_sumout ) ) + ( \u0|a0|user_input_translator|Add0~22  ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(!\u0|D0|Add7~17_sumout ),
	.datad(!\u0|D0|Add7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~25_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~25 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~25 .lut_mask = 64'h000030300000CCFF;
defparam \u0|a0|user_input_translator|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N15
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~29 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~29_sumout  = SUM(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~5_sumout ) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~13_sumout ) ) + ( \u0|a0|user_input_translator|Add0~26  ))
// \u0|a0|user_input_translator|Add0~30  = CARRY(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~5_sumout ) ) + ( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~13_sumout ) ) + ( \u0|a0|user_input_translator|Add0~26  ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(!\u0|D0|Add7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add7~13_sumout ),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~29_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~29 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~29 .lut_mask = 64'h000033000000CFCF;
defparam \u0|a0|user_input_translator|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N18
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~33 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~33_sumout  = SUM(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~9_sumout ) ) + ( (\u0|D0|food_gen~q  & \u0|D0|Add7~1_sumout ) ) + ( \u0|a0|user_input_translator|Add0~30  ))
// \u0|a0|user_input_translator|Add0~34  = CARRY(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~9_sumout ) ) + ( (\u0|D0|food_gen~q  & \u0|D0|Add7~1_sumout ) ) + ( \u0|a0|user_input_translator|Add0~30  ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(gnd),
	.datad(!\u0|D0|Add7~9_sumout ),
	.datae(gnd),
	.dataf(!\u0|D0|Add7~1_sumout ),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~33_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~33 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~33 .lut_mask = 64'h0000FFCC0000CCFF;
defparam \u0|a0|user_input_translator|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N21
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~37 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~37_sumout  = SUM(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~5_sumout ) ) + ( GND ) + ( \u0|a0|user_input_translator|Add0~34  ))
// \u0|a0|user_input_translator|Add0~38  = CARRY(( (!\u0|D0|food_gen~q ) # (\u0|D0|Add7~5_sumout ) ) + ( GND ) + ( \u0|a0|user_input_translator|Add0~34  ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(!\u0|D0|Add7~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~37_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~37 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~37 .lut_mask = 64'h0000FFFF0000CFCF;
defparam \u0|a0|user_input_translator|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N24
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~5 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~5_sumout  = SUM(( (\u0|D0|food_gen~q  & \u0|D0|Add7~1_sumout ) ) + ( GND ) + ( \u0|a0|user_input_translator|Add0~38  ))
// \u0|a0|user_input_translator|Add0~6  = CARRY(( (\u0|D0|food_gen~q  & \u0|D0|Add7~1_sumout ) ) + ( GND ) + ( \u0|a0|user_input_translator|Add0~38  ))

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(gnd),
	.datad(!\u0|D0|Add7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~5_sumout ),
	.cout(\u0|a0|user_input_translator|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~5 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~5 .lut_mask = 64'h0000FFFF00000033;
defparam \u0|a0|user_input_translator|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N27
cyclonev_lcell_comb \u0|a0|user_input_translator|Add0~1 (
// Equation(s):
// \u0|a0|user_input_translator|Add0~1_sumout  = SUM(( GND ) + ( GND ) + ( \u0|a0|user_input_translator|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\u0|a0|user_input_translator|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\u0|a0|user_input_translator|Add0~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|user_input_translator|Add0~1 .extended_lut = "off";
defparam \u0|a0|user_input_translator|Add0~1 .lut_mask = 64'h0000FFFF00000000;
defparam \u0|a0|user_input_translator|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N30
cyclonev_lcell_comb \u0|a0|writeEn~0 (
// Equation(s):
// \u0|a0|writeEn~0_combout  = ( \u0|D0|food_gen~q  & ( \u0|D0|Add7~13_sumout  & ( (\u0|D0|Add7~9_sumout  & (\u0|D0|Add7~5_sumout  & \u0|D0|Add7~1_sumout )) ) ) )

	.dataa(gnd),
	.datab(!\u0|D0|Add7~9_sumout ),
	.datac(!\u0|D0|Add7~5_sumout ),
	.datad(!\u0|D0|Add7~1_sumout ),
	.datae(!\u0|D0|food_gen~q ),
	.dataf(!\u0|D0|Add7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|writeEn~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|writeEn~0 .extended_lut = "off";
defparam \u0|a0|writeEn~0 .lut_mask = 64'h0000000000000003;
defparam \u0|a0|writeEn~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N48
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|decode2|w_anode105w[2] (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2] = ( !\u0|a0|writeEn~0_combout  & ( (!\u0|a0|user_input_translator|Add0~5_sumout  & (!\u0|a0|user_input_translator|Add0~1_sumout  & ((\u0|C0|WideOr5~0_combout ) # (\u0|C0|current_state.DRAW~q )))) ) 
// )

	.dataa(!\u0|C0|current_state.DRAW~q ),
	.datab(!\u0|C0|WideOr5~0_combout ),
	.datac(!\u0|a0|user_input_translator|Add0~5_sumout ),
	.datad(!\u0|a0|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\u0|a0|writeEn~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode105w[2] .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode105w[2] .lut_mask = 64'h7000700000000000;
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode105w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y26_N24
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2] = ( !\u0|a0|controller|controller_translator|Add1~5_sumout  & ( !\u0|a0|controller|controller_translator|Add1~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|controller_translator|Add1~1_sumout ),
	.datad(gnd),
	.datae(!\u0|a0|controller|controller_translator|Add1~5_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .lut_mask = 64'hF0F00000F0F00000;
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N12
cyclonev_lcell_comb \u0|D0|x_out[0]~0 (
// Equation(s):
// \u0|D0|x_out[0]~0_combout  = ( \u0|D0|Add5~1_sumout  & ( (\u0|D0|food_gen~q ) # (\u0|D0|count [0]) ) ) # ( !\u0|D0|Add5~1_sumout  & ( (\u0|D0|count [0] & !\u0|D0|food_gen~q ) ) )

	.dataa(gnd),
	.datab(!\u0|D0|count [0]),
	.datac(!\u0|D0|food_gen~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|x_out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|x_out[0]~0 .extended_lut = "off";
defparam \u0|D0|x_out[0]~0 .lut_mask = 64'h303030303F3F3F3F;
defparam \u0|D0|x_out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y26_N21
cyclonev_lcell_comb \u0|D0|x_out[1]~1 (
// Equation(s):
// \u0|D0|x_out[1]~1_combout  = ( \u0|D0|Add5~5_sumout  & ( (\u0|D0|food_gen~q ) # (\u0|D0|count [1]) ) ) # ( !\u0|D0|Add5~5_sumout  & ( (\u0|D0|count [1] & !\u0|D0|food_gen~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|count [1]),
	.datad(!\u0|D0|food_gen~q ),
	.datae(gnd),
	.dataf(!\u0|D0|Add5~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|x_out[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|x_out[1]~1 .extended_lut = "off";
defparam \u0|D0|x_out[1]~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \u0|D0|x_out[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X75_Y26_N33
cyclonev_lcell_comb \u0|D0|x_out[2]~2 (
// Equation(s):
// \u0|D0|x_out[2]~2_combout  = ( \u0|D0|Add5~9_sumout  & ( \u0|D0|food_gen~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|food_gen~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|x_out[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|x_out[2]~2 .extended_lut = "off";
defparam \u0|D0|x_out[2]~2 .lut_mask = 64'h000000000F0F0F0F;
defparam \u0|D0|x_out[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y26_N30
cyclonev_lcell_comb \u0|D0|x_out[3]~3 (
// Equation(s):
// \u0|D0|x_out[3]~3_combout  = ( \u0|D0|Add5~13_sumout  & ( \u0|D0|food_gen~q  ) )

	.dataa(gnd),
	.datab(!\u0|D0|food_gen~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|x_out[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|x_out[3]~3 .extended_lut = "off";
defparam \u0|D0|x_out[3]~3 .lut_mask = 64'h0000000033333333;
defparam \u0|D0|x_out[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N45
cyclonev_lcell_comb \u0|D0|x_out[4]~4 (
// Equation(s):
// \u0|D0|x_out[4]~4_combout  = ( \u0|D0|Add5~17_sumout  ) # ( !\u0|D0|Add5~17_sumout  & ( !\u0|D0|food_gen~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|D0|food_gen~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|D0|Add5~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|D0|x_out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|D0|x_out[4]~4 .extended_lut = "off";
defparam \u0|D0|x_out[4]~4 .lut_mask = 64'hF0F0F0F0FFFFFFFF;
defparam \u0|D0|x_out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y26_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a2 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|C0|WideOr5~0_combout }),
	.portaaddr({\u0|a0|user_input_translator|Add0~37_sumout ,\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,
\u0|a0|user_input_translator|Add0~17_sumout ,\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,
\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~37_sumout ,\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,
\u0|a0|controller|controller_translator|Add1~21_sumout ,\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],
\u0|a0|controller|xCounter[5]~DUPLICATE_q ,\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a2 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N51
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|decode2|w_anode118w[2] (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2] = ( \u0|a0|user_input_translator|Add0~5_sumout  & ( (!\u0|a0|writeEn~0_combout  & (!\u0|a0|user_input_translator|Add0~1_sumout  & ((\u0|C0|WideOr5~0_combout ) # (\u0|C0|current_state.DRAW~q )))) ) 
// )

	.dataa(!\u0|C0|current_state.DRAW~q ),
	.datab(!\u0|C0|WideOr5~0_combout ),
	.datac(!\u0|a0|writeEn~0_combout ),
	.datad(!\u0|a0|user_input_translator|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\u0|a0|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode118w[2] .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode118w[2] .lut_mask = 64'h0000000070007000;
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode118w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N6
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2] = ( \u0|a0|controller|controller_translator|Add1~1_sumout  & ( !\u0|a0|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|a0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .lut_mask = 64'h00000000F0F0F0F0;
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w[2] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y25_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a5 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|C0|WideOr5~0_combout }),
	.portaaddr({\u0|a0|user_input_translator|Add0~37_sumout ,\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,
\u0|a0|user_input_translator|Add0~17_sumout ,\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,
\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~37_sumout ,\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,
\u0|a0|controller|controller_translator|Add1~21_sumout ,\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],
\u0|a0|controller|xCounter[5]~DUPLICATE_q ,\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_first_bit_number = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_first_bit_number = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a5 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X73_Y25_N36
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|decode2|w_anode126w[2] (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|decode2|w_anode126w [2] = ( \u0|C0|WideOr5~0_combout  & ( !\u0|a0|user_input_translator|Add0~5_sumout  & ( (\u0|a0|user_input_translator|Add0~1_sumout  & !\u0|a0|writeEn~0_combout ) ) ) ) # ( !\u0|C0|WideOr5~0_combout  & 
// ( !\u0|a0|user_input_translator|Add0~5_sumout  & ( (\u0|a0|user_input_translator|Add0~1_sumout  & (!\u0|a0|writeEn~0_combout  & \u0|C0|current_state.DRAW~q )) ) ) )

	.dataa(!\u0|a0|user_input_translator|Add0~1_sumout ),
	.datab(!\u0|a0|writeEn~0_combout ),
	.datac(!\u0|C0|current_state.DRAW~q ),
	.datad(gnd),
	.datae(!\u0|C0|WideOr5~0_combout ),
	.dataf(!\u0|a0|user_input_translator|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode126w[2] .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode126w[2] .lut_mask = 64'h0404444400000000;
defparam \u0|a0|VideoMemory|auto_generated|decode2|w_anode126w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y25_N30
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2] = ( !\u0|a0|controller|controller_translator|Add1~1_sumout  & ( \u0|a0|controller|controller_translator|Add1~5_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\u0|a0|controller|controller_translator|Add1~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\u0|a0|controller|controller_translator|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .lut_mask = 64'h0F0F0F0F00000000;
defparam \u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N12
cyclonev_lcell_comb \u0|C0|colour[1] (
// Equation(s):
// \u0|C0|colour [1] = ( \u0|C0|current_state.BLACK~q  ) # ( !\u0|C0|current_state.BLACK~q  & ( \u0|C0|current_state.DRAW~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\u0|C0|current_state.DRAW~q ),
	.datae(gnd),
	.dataf(!\u0|C0|current_state.BLACK~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|C0|colour [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|C0|colour[1] .extended_lut = "off";
defparam \u0|C0|colour[1] .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \u0|C0|colour[1] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a7 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|C0|WideOr5~0_combout ,\u0|C0|colour [1]}),
	.portaaddr({\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,\u0|a0|user_input_translator|Add0~17_sumout ,
\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,\u0|a0|controller|controller_translator|Add1~21_sumout ,
\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],\u0|a0|controller|xCounter[5]~DUPLICATE_q ,
\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_data_width = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_first_bit_number = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_data_width = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_first_bit_number = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a7 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N24
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0 (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout  = ( \u0|a0|VideoMemory|auto_generated|ram_block1a8  & ( ((!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & (\u0|a0|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # 
// (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & ((\u0|a0|VideoMemory|auto_generated|ram_block1a5~portbdataout )))) # (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) # ( !\u0|a0|VideoMemory|auto_generated|ram_block1a8  & ( 
// (!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & (\u0|a0|VideoMemory|auto_generated|ram_block1a2~portbdataout )) # (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ((\u0|a0|VideoMemory|auto_generated|ram_block1a5~portbdataout ))))) ) )

	.dataa(!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\u0|a0|VideoMemory|auto_generated|ram_block1a2~portbdataout ),
	.datad(!\u0|a0|VideoMemory|auto_generated|ram_block1a5~portbdataout ),
	.datae(gnd),
	.dataf(!\u0|a0|VideoMemory|auto_generated|ram_block1a8 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0 .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0 .lut_mask = 64'h082A082A5D7F5D7F;
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X76_Y24_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a4 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|C0|colour [1]}),
	.portaaddr({\u0|a0|user_input_translator|Add0~37_sumout ,\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,
\u0|a0|user_input_translator|Add0~17_sumout ,\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,
\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~37_sumout ,\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,
\u0|a0|controller|controller_translator|Add1~21_sumout ,\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],
\u0|a0|controller|xCounter[5]~DUPLICATE_q ,\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_first_bit_number = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_first_bit_number = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a4 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X76_Y27_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a1 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|C0|colour [1]}),
	.portaaddr({\u0|a0|user_input_translator|Add0~37_sumout ,\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,
\u0|a0|user_input_translator|Add0~17_sumout ,\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,
\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~37_sumout ,\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,
\u0|a0|controller|controller_translator|Add1~21_sumout ,\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],
\u0|a0|controller|xCounter[5]~DUPLICATE_q ,\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a1 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N27
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1 (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout  = ( \u0|a0|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & ((!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0]) # 
// ((\u0|a0|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & (((\u0|a0|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) ) # ( 
// !\u0|a0|VideoMemory|auto_generated|ram_block1a1~portbdataout  & ( (!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & ((\u0|a0|VideoMemory|auto_generated|ram_block1a4~portbdataout )))) # 
// (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & (((\u0|a0|VideoMemory|auto_generated|ram_block1a7~portbdataout )))) ) )

	.dataa(!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datab(!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datac(!\u0|a0|VideoMemory|auto_generated|ram_block1a7~portbdataout ),
	.datad(!\u0|a0|VideoMemory|auto_generated|ram_block1a4~portbdataout ),
	.datae(gnd),
	.dataf(!\u0|a0|VideoMemory|auto_generated|ram_block1a1~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1 .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1 .lut_mask = 64'h052705278DAF8DAF;
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a0 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode105w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode143w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|C0|current_state.BLACK~q }),
	.portaaddr({\u0|a0|user_input_translator|Add0~37_sumout ,\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,
\u0|a0|user_input_translator|Add0~17_sumout ,\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,
\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~37_sumout ,\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,
\u0|a0|controller|controller_translator|Add1~21_sumout ,\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],
\u0|a0|controller|xCounter[5]~DUPLICATE_q ,\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a0 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y25_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a6 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode126w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode166w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,\u0|C0|current_state.BLACK~q }),
	.portaaddr({\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,\u0|a0|user_input_translator|Add0~17_sumout ,
\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(2'b00),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,\u0|a0|controller|controller_translator|Add1~21_sumout ,
\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],\u0|a0|controller|xCounter[5]~DUPLICATE_q ,
\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_data_width = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_first_bit_number = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_data_width = 2;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_first_bit_number = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a6 .ram_block_type = "M20K";
// synopsys translate_on

// Location: M10K_X69_Y24_N0
cyclonev_ram_block \u0|a0|VideoMemory|auto_generated|ram_block1a3 (
	.portawe(\u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\CLOCK_50~inputCLKENA0_outclk ),
	.clk1(\u0|a0|mypll|altpll_component|auto_generated|clk[0]~CLKENA0_outclk ),
	.ena0(\u0|a0|VideoMemory|auto_generated|decode2|w_anode118w [2]),
	.ena1(\u0|a0|VideoMemory|auto_generated|rden_decode_b|w_anode157w [2]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\u0|C0|current_state.BLACK~q }),
	.portaaddr({\u0|a0|user_input_translator|Add0~37_sumout ,\u0|a0|user_input_translator|Add0~33_sumout ,\u0|a0|user_input_translator|Add0~29_sumout ,\u0|a0|user_input_translator|Add0~25_sumout ,\u0|a0|user_input_translator|Add0~21_sumout ,
\u0|a0|user_input_translator|Add0~17_sumout ,\u0|a0|user_input_translator|Add0~13_sumout ,\u0|a0|user_input_translator|Add0~9_sumout ,\u0|D0|x_out[4]~4_combout ,\u0|D0|x_out[3]~3_combout ,\u0|D0|x_out[2]~2_combout ,\u0|D0|x_out[1]~1_combout ,
\u0|D0|x_out[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\u0|a0|controller|controller_translator|Add1~37_sumout ,\u0|a0|controller|controller_translator|Add1~33_sumout ,\u0|a0|controller|controller_translator|Add1~29_sumout ,\u0|a0|controller|controller_translator|Add1~25_sumout ,
\u0|a0|controller|controller_translator|Add1~21_sumout ,\u0|a0|controller|controller_translator|Add1~17_sumout ,\u0|a0|controller|controller_translator|Add1~13_sumout ,\u0|a0|controller|controller_translator|Add1~9_sumout ,\u0|a0|controller|xCounter [6],
\u0|a0|controller|xCounter[5]~DUPLICATE_q ,\u0|a0|controller|xCounter [4],\u0|a0|controller|xCounter [3],\u0|a0|controller|xCounter [2]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\u0|a0|VideoMemory|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .logical_ram_name = "part2:u0|vga_adapter:a0|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_first_bit_number = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_first_bit_number = 0;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 19200;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_logical_ram_width = 3;
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \u0|a0|VideoMemory|auto_generated|ram_block1a3 .ram_block_type = "M20K";
// synopsys translate_on

// Location: LABCELL_X70_Y26_N3
cyclonev_lcell_comb \u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2 (
// Equation(s):
// \u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout  = ( \u0|a0|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1]) # 
// (\u0|a0|VideoMemory|auto_generated|ram_block1a6~portbdataout ) ) ) ) # ( !\u0|a0|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( \u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & ( 
// (\u0|a0|VideoMemory|auto_generated|ram_block1a6~portbdataout  & \u0|a0|VideoMemory|auto_generated|out_address_reg_b [1]) ) ) ) # ( \u0|a0|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & 
// ( (!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & (\u0|a0|VideoMemory|auto_generated|ram_block1a0~portbdataout )) # (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & ((\u0|a0|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) ) 
// ) ) # ( !\u0|a0|VideoMemory|auto_generated|ram_block1a3~portbdataout  & ( !\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0] & ( (!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & (\u0|a0|VideoMemory|auto_generated|ram_block1a0~portbdataout 
// )) # (\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1] & ((\u0|a0|VideoMemory|auto_generated|ram_block1a6~portbdataout ))) ) ) )

	.dataa(!\u0|a0|VideoMemory|auto_generated|ram_block1a0~portbdataout ),
	.datab(gnd),
	.datac(!\u0|a0|VideoMemory|auto_generated|ram_block1a6~portbdataout ),
	.datad(!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [1]),
	.datae(!\u0|a0|VideoMemory|auto_generated|ram_block1a3~portbdataout ),
	.dataf(!\u0|a0|VideoMemory|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2 .extended_lut = "off";
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2 .lut_mask = 64'h550F550F000FFF0F;
defparam \u0|a0|VideoMemory|auto_generated|mux3|result_node[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y81_N58
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N18
cyclonev_io_ibuf \PS2_CLK~input (
	.i(PS2_CLK),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_CLK~input_o ));
// synopsys translate_off
defparam \PS2_CLK~input .bus_hold = "false";
defparam \PS2_CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y81_N41
cyclonev_io_ibuf \PS2_DAT~input (
	.i(PS2_DAT),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\PS2_DAT~input_o ));
// synopsys translate_off
defparam \PS2_DAT~input .bus_hold = "false";
defparam \PS2_DAT~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
