Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Oct 13 19:40:41 2024
| Host         : DESKTOP-613CM1U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     70          
TIMING-20  Warning           Non-clocked latch               7           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (161)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (148)
5. checking no_input_delay (0)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (161)
--------------------------
 There are 56 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clock1/fastClock_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: clock2/slowClock_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/countOut_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: counter/countOut_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/minutes_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/minutes_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/minutes_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/minutes_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/minutes_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/minutes_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/seconds_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/seconds_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/seconds_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/seconds_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: samc/seconds_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (148)
--------------------------------------------------
 There are 148 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  159          inf        0.000                      0                  159           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/countOut_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.298ns  (logic 4.444ns (53.561%)  route 3.853ns (46.439%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  counter/countOut_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter/countOut_reg[1]/Q
                         net (fo=12, routed)          0.672     1.190    counter/Q[1]
    SLICE_X0Y98          LUT2 (Prop_lut2_I0_O)        0.150     1.340 r  counter/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.182     4.521    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.776     8.298 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.298    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/countOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.478ns  (logic 4.430ns (59.241%)  route 3.048ns (40.759%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  counter/countOut_reg[0]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  counter/countOut_reg[0]/Q
                         net (fo=10, routed)          0.825     1.343    counter/Q[0]
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.152     1.495 r  counter/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.223     3.718    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760     7.478 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.478    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd7seg/seg7_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.285ns  (logic 4.136ns (56.772%)  route 3.149ns (43.228%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          LDCE                         0.000     0.000 r  bcd7seg/seg7_reg[0]/G
    SLICE_X0Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bcd7seg/seg7_reg[0]/Q
                         net (fo=1, routed)           3.149     3.708    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.285 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.285    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/countOut_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.137ns  (logic 4.410ns (61.784%)  route 2.727ns (38.216%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  counter/countOut_reg[0]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter/countOut_reg[0]/Q
                         net (fo=10, routed)          0.858     1.376    counter/Q[0]
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.153     1.529 r  counter/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.870     3.398    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.739     7.137 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.137    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd7seg/seg7_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.092ns  (logic 4.114ns (58.019%)  route 2.977ns (41.981%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          LDCE                         0.000     0.000 r  bcd7seg/seg7_reg[1]/G
    SLICE_X0Y92          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bcd7seg/seg7_reg[1]/Q
                         net (fo=1, routed)           2.977     3.536    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.092 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.092    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/countOut_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.713ns  (logic 4.178ns (62.229%)  route 2.536ns (37.771%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y98          FDRE                         0.000     0.000 r  counter/countOut_reg[1]/C
    SLICE_X2Y98          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  counter/countOut_reg[1]/Q
                         net (fo=12, routed)          0.672     1.190    counter/Q[1]
    SLICE_X0Y98          LUT2 (Prop_lut2_I1_O)        0.124     1.314 r  counter/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.864     3.178    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.713 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.713    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bcd7seg/seg7_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 4.120ns (61.638%)  route 2.564ns (38.362%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          LDCE                         0.000     0.000 r  bcd7seg/seg7_reg[5]/G
    SLICE_X0Y91          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  bcd7seg/seg7_reg[5]/Q
                         net (fo=1, routed)           2.564     3.123    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.684 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.684    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 2.429ns (36.874%)  route 4.158ns (63.126%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  clock2/counter_reg[0]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clock2/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     1.315    clock2/counter_reg[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.895 r  clock2/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.895    clock2/counter_reg[0]_i_9_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  clock2/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.009    clock2/counter_reg[0]_i_10_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  clock2/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.123    clock2/counter_reg[0]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.237 r  clock2/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.237    clock2/counter_reg[0]_i_13_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.351 r  clock2/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.351    clock2/counter_reg[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.465 r  clock2/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.465    clock2/counter_reg[0]_i_14_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.799 f  clock2/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     3.639    clock2/counter_reg[0]_i_15_n_6
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.303     3.942 r  clock2/counter[0]_i_7/O
                         net (fo=2, routed)           0.986     4.928    clock2/counter[0]_i_7_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.124     5.052 r  clock2/counter[0]_i_1/O
                         net (fo=27, routed)          1.535     6.587    clock2/counter[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  clock2/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 2.429ns (36.874%)  route 4.158ns (63.126%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  clock2/counter_reg[0]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clock2/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     1.315    clock2/counter_reg[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.895 r  clock2/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.895    clock2/counter_reg[0]_i_9_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  clock2/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.009    clock2/counter_reg[0]_i_10_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  clock2/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.123    clock2/counter_reg[0]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.237 r  clock2/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.237    clock2/counter_reg[0]_i_13_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.351 r  clock2/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.351    clock2/counter_reg[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.465 r  clock2/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.465    clock2/counter_reg[0]_i_14_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.799 f  clock2/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     3.639    clock2/counter_reg[0]_i_15_n_6
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.303     3.942 r  clock2/counter[0]_i_7/O
                         net (fo=2, routed)           0.986     4.928    clock2/counter[0]_i_7_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.124     5.052 r  clock2/counter[0]_i_1/O
                         net (fo=27, routed)          1.535     6.587    clock2/counter[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  clock2/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock2/counter_reg[26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.587ns  (logic 2.429ns (36.874%)  route 4.158ns (63.126%))
  Logic Levels:           10  (CARRY4=7 FDRE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y87          FDRE                         0.000     0.000 r  clock2/counter_reg[0]/C
    SLICE_X2Y87          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  clock2/counter_reg[0]/Q
                         net (fo=3, routed)           0.797     1.315    clock2/counter_reg[0]
    SLICE_X3Y87          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     1.895 r  clock2/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     1.895    clock2/counter_reg[0]_i_9_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.009 r  clock2/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.009    clock2/counter_reg[0]_i_10_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.123 r  clock2/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.123    clock2/counter_reg[0]_i_11_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.237 r  clock2/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     2.237    clock2/counter_reg[0]_i_13_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.351 r  clock2/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     2.351    clock2/counter_reg[0]_i_12_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.465 r  clock2/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.465    clock2/counter_reg[0]_i_14_n_0
    SLICE_X3Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.799 f  clock2/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     3.639    clock2/counter_reg[0]_i_15_n_6
    SLICE_X4Y92          LUT6 (Prop_lut6_I4_O)        0.303     3.942 r  clock2/counter[0]_i_7/O
                         net (fo=2, routed)           0.986     4.928    clock2/counter[0]_i_7_n_0
    SLICE_X4Y89          LUT5 (Prop_lut5_I4_O)        0.124     5.052 r  clock2/counter[0]_i_1/O
                         net (fo=27, routed)          1.535     6.587    clock2/counter[0]_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  clock2/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 samc/minutes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/minutes_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  samc/minutes_reg[0]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  samc/minutes_reg[0]/Q
                         net (fo=12, routed)          0.121     0.262    samc/bianryMinutes[0]
    SLICE_X0Y90          LUT6 (Prop_lut6_I2_O)        0.045     0.307 r  samc/minutes[5]_i_3/O
                         net (fo=1, routed)           0.000     0.307    samc/p_0_in[5]
    SLICE_X0Y90          FDRE                                         r  samc/minutes_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 samc/minutes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/minutes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  samc/minutes_reg[1]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  samc/minutes_reg[1]/Q
                         net (fo=13, routed)          0.132     0.273    samc/bianryMinutes[1]
    SLICE_X0Y89          LUT4 (Prop_lut4_I0_O)        0.045     0.318 r  samc/minutes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.318    samc/p_0_in[3]
    SLICE_X0Y89          FDRE                                         r  samc/minutes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 samc/minutes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/minutes_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.189ns (58.823%)  route 0.132ns (41.177%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE                         0.000     0.000 r  samc/minutes_reg[1]/C
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  samc/minutes_reg[1]/Q
                         net (fo=13, routed)          0.132     0.273    samc/bianryMinutes[1]
    SLICE_X0Y89          LUT5 (Prop_lut5_I2_O)        0.048     0.321 r  samc/minutes[4]_i_1/O
                         net (fo=1, routed)           0.000     0.321    samc/p_0_in[4]
    SLICE_X0Y89          FDRE                                         r  samc/minutes_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 samc/minutes_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/minutes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.292%)  route 0.144ns (43.708%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE                         0.000     0.000 r  samc/minutes_reg[5]/C
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  samc/minutes_reg[5]/Q
                         net (fo=13, routed)          0.144     0.285    samc/bianryMinutes[5]
    SLICE_X1Y90          LUT6 (Prop_lut6_I0_O)        0.045     0.330 r  samc/minutes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    samc/minutes[0]_i_1_n_0
    SLICE_X1Y90          FDRE                                         r  samc/minutes_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 samc/minutes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/minutes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.476%)  route 0.168ns (47.524%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  samc/minutes_reg[0]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  samc/minutes_reg[0]/Q
                         net (fo=12, routed)          0.168     0.309    samc/bianryMinutes[0]
    SLICE_X1Y89          LUT2 (Prop_lut2_I0_O)        0.045     0.354 r  samc/minutes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    samc/p_0_in[1]
    SLICE_X1Y89          FDRE                                         r  samc/minutes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 samc/minutes_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/minutes_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.189ns (52.875%)  route 0.168ns (47.125%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE                         0.000     0.000 r  samc/minutes_reg[0]/C
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  samc/minutes_reg[0]/Q
                         net (fo=12, routed)          0.168     0.309    samc/bianryMinutes[0]
    SLICE_X1Y89          LUT3 (Prop_lut3_I0_O)        0.048     0.357 r  samc/minutes[2]_i_1/O
                         net (fo=1, routed)           0.000     0.357    samc/minutes[2]_i_1_n_0
    SLICE_X1Y89          FDRE                                         r  samc/minutes_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 samc/seconds_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/seconds_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE                         0.000     0.000 r  samc/seconds_reg[1]/C
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  samc/seconds_reg[1]/Q
                         net (fo=11, routed)          0.180     0.321    samc/bianrySeconds[1]
    SLICE_X5Y89          LUT3 (Prop_lut3_I1_O)        0.042     0.363 r  samc/seconds[2]_i_1/O
                         net (fo=1, routed)           0.000     0.363    samc/seconds[2]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  samc/seconds_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 samc/seconds_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            samc/seconds_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.186ns (50.768%)  route 0.180ns (49.232%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE                         0.000     0.000 r  samc/seconds_reg[1]/C
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  samc/seconds_reg[1]/Q
                         net (fo=11, routed)          0.180     0.321    samc/bianrySeconds[1]
    SLICE_X5Y89          LUT2 (Prop_lut2_I1_O)        0.045     0.366 r  samc/seconds[1]_i_1/O
                         net (fo=1, routed)           0.000     0.366    samc/seconds[1]_i_1_n_0
    SLICE_X5Y89          FDRE                                         r  samc/seconds_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock1/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE                         0.000     0.000 r  clock1/counter_reg[11]/C
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock1/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     0.260    clock1/counter_reg[11]
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock1/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock1/counter_reg[8]_i_1__0_n_4
    SLICE_X3Y97          FDRE                                         r  clock1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clock1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            clock1/counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y98          FDRE                         0.000     0.000 r  clock1/counter_reg[15]/C
    SLICE_X3Y98          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  clock1/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     0.260    clock1/counter_reg[15]
    SLICE_X3Y98          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  clock1/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     0.368    clock1/counter_reg[12]_i_1__0_n_4
    SLICE_X3Y98          FDRE                                         r  clock1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------





