
<!doctype html>
<html lang="en" class="no-js">
  <head>
    
      <meta charset="utf-8">
      <meta name="viewport" content="width=device-width,initial-scale=1">
      
        <meta name="description" content="RISC-V Steel is a free and open collection of RISC-V IP that is simple, robust and easy to use.">
      
      
        <meta name="author" content="Rafael Calcada">
      
      
      
        <link rel="prev" href="../getting-started/">
      
      
        <link rel="next" href="../soc/">
      
      
      <link rel="icon" href="../images/rvsteel-logo-favicon.svg">
      <meta name="generator" content="mkdocs-1.5.3, mkdocs-material-9.5.4">
    
    
      
        <title>Processor Core IP - RISC-V Steel Docs</title>
      
    
    
      <link rel="stylesheet" href="../assets/stylesheets/main.50c56a3b.min.css">
      
      


    
    
      
    
    
      
        
        
        <link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
        <link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Roboto:300,300i,400,400i,700,700i%7CRoboto+Mono:400,400i,700,700i&display=fallback">
        <style>:root{--md-text-font:"Roboto";--md-code-font:"Roboto Mono"}</style>
      
    
    
      <link rel="stylesheet" href="../extra.css">
    
    <script>__md_scope=new URL("..",location),__md_hash=e=>[...e].reduce((e,_)=>(e<<5)-e+_.charCodeAt(0),0),__md_get=(e,_=localStorage,t=__md_scope)=>JSON.parse(_.getItem(t.pathname+"."+e)),__md_set=(e,_,t=localStorage,a=__md_scope)=>{try{t.setItem(a.pathname+"."+e,JSON.stringify(_))}catch(e){}}</script>
    
      
  


  
  

<script id="__analytics">function __md_analytics(){function n(){dataLayer.push(arguments)}window.dataLayer=window.dataLayer||[],n("js",new Date),n("config","G-6380GKCWC3"),document.addEventListener("DOMContentLoaded",function(){document.forms.search&&document.forms.search.query.addEventListener("blur",function(){this.value&&n("event","search",{search_term:this.value})}),document$.subscribe(function(){var a=document.forms.feedback;if(void 0!==a)for(var e of a.querySelectorAll("[type=submit]"))e.addEventListener("click",function(e){e.preventDefault();var t=document.location.pathname,e=this.getAttribute("data-md-value");n("event","feedback",{page:t,data:e}),a.firstElementChild.disabled=!0;e=a.querySelector(".md-feedback__note [data-md-value='"+e+"']");e&&(e.hidden=!1)}),a.hidden=!1}),location$.subscribe(function(e){n("config","G-6380GKCWC3",{page_path:e.pathname})})});var e=document.createElement("script");e.async=!0,e.src="https://www.googletagmanager.com/gtag/js?id=G-6380GKCWC3",document.getElementById("__analytics").insertAdjacentElement("afterEnd",e)}</script>
  
    <script>"undefined"!=typeof __md_analytics&&__md_analytics()</script>
  

    
    
    
  </head>
  
  
    <body dir="ltr">
  
    
    <input class="md-toggle" data-md-toggle="drawer" type="checkbox" id="__drawer" autocomplete="off">
    <input class="md-toggle" data-md-toggle="search" type="checkbox" id="__search" autocomplete="off">
    <label class="md-overlay" for="__drawer"></label>
    <div data-md-component="skip">
      
        
        <a href="#risc-v-steel-processor-core-ip-reference-guide" class="md-skip">
          Skip to content
        </a>
      
    </div>
    <div data-md-component="announce">
      
    </div>
    
    
      

<header class="md-header" data-md-component="header">
  <nav class="md-header__inner md-grid" aria-label="Header">
    <a href=".." title="RISC-V Steel Docs" class="md-header__button md-logo" aria-label="RISC-V Steel Docs" data-md-component="logo">
      
  <img src="../images/rvsteel-logo-white-small.svg" alt="logo">

    </a>
    <label class="md-header__button md-icon" for="__drawer">
      
      <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M3 6h18v2H3V6m0 5h18v2H3v-2m0 5h18v2H3v-2Z"/></svg>
    </label>
    <div class="md-header__title" data-md-component="header-title">
      <div class="md-header__ellipsis">
        <div class="md-header__topic">
          <span class="md-ellipsis">
            RISC-V Steel Docs
          </span>
        </div>
        <div class="md-header__topic" data-md-component="header-topic">
          <span class="md-ellipsis">
            
              Processor Core IP
            
          </span>
        </div>
      </div>
    </div>
    
    
      <script>var media,input,key,value,palette=__md_get("__palette");if(palette&&palette.color){"(prefers-color-scheme)"===palette.color.media&&(media=matchMedia("(prefers-color-scheme: light)"),input=document.querySelector(media.matches?"[data-md-color-media='(prefers-color-scheme: light)']":"[data-md-color-media='(prefers-color-scheme: dark)']"),palette.color.media=input.getAttribute("data-md-color-media"),palette.color.scheme=input.getAttribute("data-md-color-scheme"),palette.color.primary=input.getAttribute("data-md-color-primary"),palette.color.accent=input.getAttribute("data-md-color-accent"));for([key,value]of Object.entries(palette.color))document.body.setAttribute("data-md-color-"+key,value)}</script>
    
    
    
      <label class="md-header__button md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
      </label>
      <div class="md-search" data-md-component="search" role="dialog">
  <label class="md-search__overlay" for="__search"></label>
  <div class="md-search__inner" role="search">
    <form class="md-search__form" name="search">
      <input type="text" class="md-search__input" name="query" aria-label="Search" placeholder="Search" autocapitalize="off" autocorrect="off" autocomplete="off" spellcheck="false" data-md-component="search-query" required>
      <label class="md-search__icon md-icon" for="__search">
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M9.5 3A6.5 6.5 0 0 1 16 9.5c0 1.61-.59 3.09-1.56 4.23l.27.27h.79l5 5-1.5 1.5-5-5v-.79l-.27-.27A6.516 6.516 0 0 1 9.5 16 6.5 6.5 0 0 1 3 9.5 6.5 6.5 0 0 1 9.5 3m0 2C7 5 5 7 5 9.5S7 14 9.5 14 14 12 14 9.5 12 5 9.5 5Z"/></svg>
        
        <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M20 11v2H8l5.5 5.5-1.42 1.42L4.16 12l7.92-7.92L13.5 5.5 8 11h12Z"/></svg>
      </label>
      <nav class="md-search__options" aria-label="Search">
        
        <button type="reset" class="md-search__icon md-icon" title="Clear" aria-label="Clear" tabindex="-1">
          
          <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M19 6.41 17.59 5 12 10.59 6.41 5 5 6.41 10.59 12 5 17.59 6.41 19 12 13.41 17.59 19 19 17.59 13.41 12 19 6.41Z"/></svg>
        </button>
      </nav>
      
    </form>
    <div class="md-search__output">
      <div class="md-search__scrollwrap" data-md-scrollfix>
        <div class="md-search-result" data-md-component="search-result">
          <div class="md-search-result__meta">
            Initializing search
          </div>
          <ol class="md-search-result__list" role="presentation"></ol>
        </div>
      </div>
    </div>
  </div>
</div>
    
    
      <div class="md-header__source">
        <a href="https://github.com/riscv-steel/riscv-steel" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
      </div>
    
  </nav>
  
</header>
    
    <div class="md-container" data-md-component="container">
      
      
        
          
            
<nav class="md-tabs" aria-label="Tabs" data-md-component="tabs">
  <div class="md-grid">
    <ul class="md-tabs__list">
      
        
  
  
  
    <li class="md-tabs__item">
      <a href=".." class="md-tabs__link">
        
  
    
  
  Homepage

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../getting-started/" class="md-tabs__link">
        
  
    
  
  Getting Started

      </a>
    </li>
  

      
        
  
  
    
  
  
    <li class="md-tabs__item md-tabs__item--active">
      <a href="./" class="md-tabs__link">
        
  
    
  
  Processor Core IP

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../soc/" class="md-tabs__link">
        
  
    
  
  System-on-Chip IP

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../software-guide/" class="md-tabs__link">
        
  
    
  
  Software Guide

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../api/" class="md-tabs__link">
        
  
    
  
  RISC-V Steel API

      </a>
    </li>
  

      
        
  
  
  
    <li class="md-tabs__item">
      <a href="../license/" class="md-tabs__link">
        
  
    
  
  License

      </a>
    </li>
  

      
    </ul>
  </div>
</nav>
          
        
      
      <main class="md-main" data-md-component="main">
        <div class="md-main__inner md-grid">
          
            
              
              <div class="md-sidebar md-sidebar--primary" data-md-component="sidebar" data-md-type="navigation" >
                <div class="md-sidebar__scrollwrap">
                  <div class="md-sidebar__inner">
                    


  


  

<nav class="md-nav md-nav--primary md-nav--lifted md-nav--integrated" aria-label="Navigation" data-md-level="0">
  <label class="md-nav__title" for="__drawer">
    <a href=".." title="RISC-V Steel Docs" class="md-nav__button md-logo" aria-label="RISC-V Steel Docs" data-md-component="logo">
      
  <img src="../images/rvsteel-logo-white-small.svg" alt="logo">

    </a>
    RISC-V Steel Docs
  </label>
  
    <div class="md-nav__source">
      <a href="https://github.com/riscv-steel/riscv-steel" title="Go to repository" class="md-source" data-md-component="source">
  <div class="md-source__icon md-icon">
    
    <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.5.1 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2023 Fonticons, Inc.--><path d="M439.55 236.05 244 40.45a28.87 28.87 0 0 0-40.81 0l-40.66 40.63 51.52 51.52c27.06-9.14 52.68 16.77 43.39 43.68l49.66 49.66c34.23-11.8 61.18 31 35.47 56.69-26.49 26.49-70.21-2.87-56-37.34L240.22 199v121.85c25.3 12.54 22.26 41.85 9.08 55a34.34 34.34 0 0 1-48.55 0c-17.57-17.6-11.07-46.91 11.25-56v-123c-20.8-8.51-24.6-30.74-18.64-45L142.57 101 8.45 235.14a28.86 28.86 0 0 0 0 40.81l195.61 195.6a28.86 28.86 0 0 0 40.8 0l194.69-194.69a28.86 28.86 0 0 0 0-40.81z"/></svg>
  </div>
  <div class="md-source__repository">
    GitHub
  </div>
</a>
    </div>
  
  <ul class="md-nav__list" data-md-scrollfix>
    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href=".." class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Homepage
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../getting-started/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Getting Started
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
    
  
  
  
    <li class="md-nav__item md-nav__item--active">
      
      <input class="md-nav__toggle md-toggle" type="checkbox" id="__toc">
      
      
        
      
      
        <label class="md-nav__link md-nav__link--active" for="__toc">
          
  
  <span class="md-ellipsis">
    Processor Core IP
  </span>
  

          <span class="md-nav__icon md-icon"></span>
        </label>
      
      <a href="./" class="md-nav__link md-nav__link--active">
        
  
  <span class="md-ellipsis">
    Processor Core IP
  </span>
  

      </a>
      
        

<nav class="md-nav md-nav--secondary" aria-label="Table of contents">
  
  
  
    
  
  
    <label class="md-nav__title" for="__toc">
      <span class="md-nav__icon md-icon"></span>
      Table of contents
    </label>
    <ul class="md-nav__list" data-md-component="toc" data-md-scrollfix>
      
        <li class="md-nav__item">
  <a href="#introduction" class="md-nav__link">
    <span class="md-ellipsis">
      Introduction
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#source-files" class="md-nav__link">
    <span class="md-ellipsis">
      Source files
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#io-signals" class="md-nav__link">
    <span class="md-ellipsis">
      I/O signals
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#configuration" class="md-nav__link">
    <span class="md-ellipsis">
      Configuration
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#instantiation-template" class="md-nav__link">
    <span class="md-ellipsis">
      Instantiation template
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#io-operations" class="md-nav__link">
    <span class="md-ellipsis">
      I/O operations
    </span>
  </a>
  
    <nav class="md-nav" aria-label="I/O operations">
      <ul class="md-nav__list">
        
          <li class="md-nav__item">
  <a href="#read-operation" class="md-nav__link">
    <span class="md-ellipsis">
      Read operation
    </span>
  </a>
  
</li>
        
          <li class="md-nav__item">
  <a href="#write-operation" class="md-nav__link">
    <span class="md-ellipsis">
      Write operation
    </span>
  </a>
  
</li>
        
      </ul>
    </nav>
  
</li>
      
        <li class="md-nav__item">
  <a href="#interrupts" class="md-nav__link">
    <span class="md-ellipsis">
      Interrupts
    </span>
  </a>
  
</li>
      
        <li class="md-nav__item">
  <a href="#real-time-clock" class="md-nav__link">
    <span class="md-ellipsis">
      Real time clock
    </span>
  </a>
  
</li>
      
    </ul>
  
</nav>
      
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../soc/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    System-on-Chip IP
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../software-guide/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    Software Guide
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../api/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    RISC-V Steel API
  </span>
  

      </a>
    </li>
  

    
      
      
  
  
  
  
    <li class="md-nav__item">
      <a href="../license/" class="md-nav__link">
        
  
  <span class="md-ellipsis">
    License
  </span>
  

      </a>
    </li>
  

    
  </ul>
</nav>
                  </div>
                </div>
              </div>
            
            
          
          
            <div class="md-content" data-md-component="content">
              <article class="md-content__inner md-typeset">
                
                  

  
  


<h1 id="risc-v-steel-processor-core-ip-reference-guide">RISC-V Steel Processor Core IP </br><small>Reference Guide</small></h1>
<h2 id="introduction">Introduction</h2>
<p>RISC-V Steel Processor Core is a 32-bit processor core IP implementing the RV32I instruction set, the Zicsr extension and the Machine-mode privileged architecture of RISC-V.</p>
<p>RISC-V Steel Processor Core is a single-issue, in-order, unpipelined processor core.</p>
<p>RISC-V Steel Processor Core can run real-time operating systems and bare-metal embedded software. It is designed to work as a processing unit in a wide variety of embedded applications.</p>
<h2 id="source-files">Source files</h2>
<p>RISC-V Steel Processor Core has a single source file, <code>rvsteel_core.v</code>, saved in the <code>ip/core/</code> folder.</p>
<h2 id="io-signals">I/O signals</h2>
<p><strong id="table-1">Table 1</strong> - RISC-V Steel Processor Core input and output signals</p>
<table>
<thead>
<tr>
<th><strong class="rvsteel-core-io-table">Global signals</strong></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Signal name</strong></td>
<td><strong>Direction</strong></td>
<td><strong>Size</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>clock</td>
<td>Input</td>
<td>1 bit</td>
<td>Clock input.</td>
</tr>
<tr>
<td>reset</td>
<td>Input</td>
<td>1 bit</td>
<td>Reset (active-high).</td>
</tr>
<tr>
<td>halt</td>
<td>Input</td>
<td>1 bit</td>
<td>Halts the processor core (active-high).</td>
</tr>
<tr>
<td><strong class="rvsteel-core-io-table">I/O interface</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Signal name</strong></td>
<td><strong>Direction</strong></td>
<td><strong>Size</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>rw_address</td>
<td>Output</td>
<td>32 bits</td>
<td>The address for the read/write operation.</td>
</tr>
<tr>
<td>read_data</td>
<td>Input</td>
<td>32 bits</td>
<td>The data read from the external device.</td>
</tr>
<tr>
<td>read_request</td>
<td>Output</td>
<td>1 bit</td>
<td>This signal is set to logic <code>HIGH</code> when the processor requests to read from an external device.</td>
</tr>
<tr>
<td>read_response</td>
<td>Input</td>
<td>1 bit</td>
<td>The response to the read request.</td>
</tr>
<tr>
<td>write_data</td>
<td>Output</td>
<td>32 bits</td>
<td>The data to write to the device.</td>
</tr>
<tr>
<td>write_strobe</td>
<td>Output</td>
<td>4 bits</td>
<td>A signal indicating which byte lanes of <strong>write_data</strong> must be written.</td>
</tr>
<tr>
<td>write_request</td>
<td>Output</td>
<td>1 bit</td>
<td>This signal is set to logic <code>HIGH</code> when the processor requests to write to an external device.</td>
</tr>
<tr>
<td>write_response</td>
<td>Input</td>
<td>1 bit</td>
<td>The response to the write request.</td>
</tr>
<tr>
<td><strong class="rvsteel-core-io-table">Interrupt handling</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Signal name</strong></td>
<td><strong>Direction</strong></td>
<td><strong>Size</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>irq_external</td>
<td>Input</td>
<td>1 bit</td>
<td>Drive this signal to logic <code>HIGH</code> to request the processor an external interrupt.</td>
</tr>
<tr>
<td>irq_external_response</td>
<td>Output</td>
<td>1 bit</td>
<td>The response to the external interrupt request.</td>
</tr>
<tr>
<td>irq_timer</td>
<td>Input</td>
<td>1 bit</td>
<td>Drive this signal to logic <code>HIGH</code> to request the processor a timer interrupt.</td>
</tr>
<tr>
<td>irq_timer_response</td>
<td>Output</td>
<td>1 bit</td>
<td>The response to the timer interrupt request.</td>
</tr>
<tr>
<td>irq_software</td>
<td>Input</td>
<td>1 bit</td>
<td>Drive this signal to logic <code>HIGH</code> to request the processor a software interrupt.</td>
</tr>
<tr>
<td>irq_software_response</td>
<td>Output</td>
<td>1 bit</td>
<td>The response to the software interrupt request.</td>
</tr>
<tr>
<td><strong class="rvsteel-core-io-table">Real time clock</strong></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Signal name</strong></td>
<td><strong>Direction</strong></td>
<td><strong>Size</strong></td>
<td><strong>Description</strong></td>
</tr>
<tr>
<td>real_time_clock</td>
<td>Input</td>
<td>64 bits</td>
<td>The measured time from a real time clock.</td>
</tr>
</tbody>
</table>
<h2 id="configuration">Configuration</h2>
<p>The only configuration parameter of RISC-V Steel Processor Core is the boot address (<code>BOOT_ADDRESS</code>). In case you leave this parameter blank the boot address is automatically set to <code>32'h00000000</code>.</p>
<h2 id="instantiation-template">Instantiation template</h2>
<p>An instantiation template for RISC-V Steel Processor Core top module is provided below.</p>
<div class="language-systemverilog highlight"><pre><span></span><code><span id="__span-0-1"><a id="__codelineno-0-1" name="__codelineno-0-1" href="#__codelineno-0-1"></a><span class="n">rvsteel_core</span><span class="w"> </span><span class="p">#(</span>
</span><span id="__span-0-2"><a id="__codelineno-0-2" name="__codelineno-0-2" href="#__codelineno-0-2"></a>
</span><span id="__span-0-3"><a id="__codelineno-0-3" name="__codelineno-0-3" href="#__codelineno-0-3"></a><span class="w">  </span><span class="c1">// Address of the first instruction to be fetched and executed</span>
</span><span id="__span-0-4"><a id="__codelineno-0-4" name="__codelineno-0-4" href="#__codelineno-0-4"></a>
</span><span id="__span-0-5"><a id="__codelineno-0-5" name="__codelineno-0-5" href="#__codelineno-0-5"></a><span class="w">  </span><span class="p">.</span><span class="n">BOOT_ADDRESS</span><span class="w">           </span><span class="p">()</span><span class="w">  </span><span class="c1">// defaults to 32&#39;h00000000 if left blank</span>
</span><span id="__span-0-6"><a id="__codelineno-0-6" name="__codelineno-0-6" href="#__codelineno-0-6"></a>
</span><span id="__span-0-7"><a id="__codelineno-0-7" name="__codelineno-0-7" href="#__codelineno-0-7"></a><span class="p">)</span><span class="w"> </span><span class="n">rvsteel_core_instance</span><span class="w"> </span><span class="p">(</span>
</span><span id="__span-0-8"><a id="__codelineno-0-8" name="__codelineno-0-8" href="#__codelineno-0-8"></a>
</span><span id="__span-0-9"><a id="__codelineno-0-9" name="__codelineno-0-9" href="#__codelineno-0-9"></a><span class="w">  </span><span class="c1">// Global signals</span>
</span><span id="__span-0-10"><a id="__codelineno-0-10" name="__codelineno-0-10" href="#__codelineno-0-10"></a>
</span><span id="__span-0-11"><a id="__codelineno-0-11" name="__codelineno-0-11" href="#__codelineno-0-11"></a><span class="w">  </span><span class="p">.</span><span class="n">clock</span><span class="w">                  </span><span class="p">(),</span>
</span><span id="__span-0-12"><a id="__codelineno-0-12" name="__codelineno-0-12" href="#__codelineno-0-12"></a><span class="w">  </span><span class="p">.</span><span class="n">reset</span><span class="w">                  </span><span class="p">(),</span><span class="w"> </span><span class="c1">// reset is active-high</span>
</span><span id="__span-0-13"><a id="__codelineno-0-13" name="__codelineno-0-13" href="#__codelineno-0-13"></a><span class="w">  </span><span class="p">.</span><span class="n">halt</span><span class="w">                   </span><span class="p">(),</span>
</span><span id="__span-0-14"><a id="__codelineno-0-14" name="__codelineno-0-14" href="#__codelineno-0-14"></a>
</span><span id="__span-0-15"><a id="__codelineno-0-15" name="__codelineno-0-15" href="#__codelineno-0-15"></a><span class="w">  </span><span class="c1">// IO interface</span>
</span><span id="__span-0-16"><a id="__codelineno-0-16" name="__codelineno-0-16" href="#__codelineno-0-16"></a>
</span><span id="__span-0-17"><a id="__codelineno-0-17" name="__codelineno-0-17" href="#__codelineno-0-17"></a><span class="w">  </span><span class="p">.</span><span class="n">rw_address</span><span class="w">             </span><span class="p">(),</span>
</span><span id="__span-0-18"><a id="__codelineno-0-18" name="__codelineno-0-18" href="#__codelineno-0-18"></a><span class="w">  </span><span class="p">.</span><span class="n">read_data</span><span class="w">              </span><span class="p">(),</span>
</span><span id="__span-0-19"><a id="__codelineno-0-19" name="__codelineno-0-19" href="#__codelineno-0-19"></a><span class="w">  </span><span class="p">.</span><span class="n">read_request</span><span class="w">           </span><span class="p">(),</span>
</span><span id="__span-0-20"><a id="__codelineno-0-20" name="__codelineno-0-20" href="#__codelineno-0-20"></a><span class="w">  </span><span class="p">.</span><span class="n">read_response</span><span class="w">          </span><span class="p">(),</span>
</span><span id="__span-0-21"><a id="__codelineno-0-21" name="__codelineno-0-21" href="#__codelineno-0-21"></a><span class="w">  </span><span class="p">.</span><span class="n">write_data</span><span class="w">             </span><span class="p">(),</span>
</span><span id="__span-0-22"><a id="__codelineno-0-22" name="__codelineno-0-22" href="#__codelineno-0-22"></a><span class="w">  </span><span class="p">.</span><span class="n">write_strobe</span><span class="w">           </span><span class="p">(),</span>
</span><span id="__span-0-23"><a id="__codelineno-0-23" name="__codelineno-0-23" href="#__codelineno-0-23"></a><span class="w">  </span><span class="p">.</span><span class="n">write_request</span><span class="w">          </span><span class="p">(),</span>
</span><span id="__span-0-24"><a id="__codelineno-0-24" name="__codelineno-0-24" href="#__codelineno-0-24"></a><span class="w">  </span><span class="p">.</span><span class="n">write_response</span><span class="w">         </span><span class="p">(),</span>
</span><span id="__span-0-25"><a id="__codelineno-0-25" name="__codelineno-0-25" href="#__codelineno-0-25"></a>
</span><span id="__span-0-26"><a id="__codelineno-0-26" name="__codelineno-0-26" href="#__codelineno-0-26"></a><span class="w">  </span><span class="c1">// Interrupt signals</span>
</span><span id="__span-0-27"><a id="__codelineno-0-27" name="__codelineno-0-27" href="#__codelineno-0-27"></a>
</span><span id="__span-0-28"><a id="__codelineno-0-28" name="__codelineno-0-28" href="#__codelineno-0-28"></a><span class="w">  </span><span class="p">.</span><span class="n">irq_external</span><span class="w">           </span><span class="p">(),</span><span class="w"> </span><span class="c1">// hardwire to 1&#39;b0 if unused</span>
</span><span id="__span-0-29"><a id="__codelineno-0-29" name="__codelineno-0-29" href="#__codelineno-0-29"></a><span class="w">  </span><span class="p">.</span><span class="n">irq_external_response</span><span class="w">  </span><span class="p">(),</span><span class="w"> </span><span class="c1">// leave blank if unused</span>
</span><span id="__span-0-30"><a id="__codelineno-0-30" name="__codelineno-0-30" href="#__codelineno-0-30"></a><span class="w">  </span><span class="p">.</span><span class="n">irq_timer</span><span class="w">              </span><span class="p">(),</span><span class="w"> </span><span class="c1">// hardwire to 1&#39;b0 if unused</span>
</span><span id="__span-0-31"><a id="__codelineno-0-31" name="__codelineno-0-31" href="#__codelineno-0-31"></a><span class="w">  </span><span class="p">.</span><span class="n">irq_timer_response</span><span class="w">     </span><span class="p">(),</span><span class="w"> </span><span class="c1">// leave blank if unused</span>
</span><span id="__span-0-32"><a id="__codelineno-0-32" name="__codelineno-0-32" href="#__codelineno-0-32"></a><span class="w">  </span><span class="p">.</span><span class="n">irq_software</span><span class="w">           </span><span class="p">(),</span><span class="w"> </span><span class="c1">// hardwire to 1&#39;b0 if unused</span>
</span><span id="__span-0-33"><a id="__codelineno-0-33" name="__codelineno-0-33" href="#__codelineno-0-33"></a><span class="w">  </span><span class="p">.</span><span class="n">irq_software_response</span><span class="w">  </span><span class="p">(),</span><span class="w"> </span><span class="c1">// leave blank if unused</span>
</span><span id="__span-0-34"><a id="__codelineno-0-34" name="__codelineno-0-34" href="#__codelineno-0-34"></a>
</span><span id="__span-0-35"><a id="__codelineno-0-35" name="__codelineno-0-35" href="#__codelineno-0-35"></a><span class="w">  </span><span class="c1">// Real Time Clock</span>
</span><span id="__span-0-36"><a id="__codelineno-0-36" name="__codelineno-0-36" href="#__codelineno-0-36"></a>
</span><span id="__span-0-37"><a id="__codelineno-0-37" name="__codelineno-0-37" href="#__codelineno-0-37"></a><span class="w">  </span><span class="p">.</span><span class="n">real_time_clock</span><span class="w">        </span><span class="p">()</span><span class="w">  </span><span class="c1">// hardwire to 64&#39;b0 if unused</span>
</span><span id="__span-0-38"><a id="__codelineno-0-38" name="__codelineno-0-38" href="#__codelineno-0-38"></a>
</span><span id="__span-0-39"><a id="__codelineno-0-39" name="__codelineno-0-39" href="#__codelineno-0-39"></a><span class="p">);</span>
</span></code></pre></div>
<h2 id="io-operations">I/O operations</h2>
<p>RISC-V Steel Processor Core communicates with external devices (memory and peripherals) through its I/O interface signals (see <a href="#table-1">Table 1</a>). In each clock cycle the processor either requests to read or write data (it never requests both operations in the same clock cycle).</p>
<p>As in all RISC-V systems, the processor address space is shared among all devices, both memory and peripherals. Each device is mapped to a region in the address space. Communication with a device takes place by reading and writing data at addresses assigned exclusively to that device.</p>
<p>For example, a system with a 16 KB memory and a UART module could split the processor address space as follows:</p>
<ul>
<li>the memory would be assigned the address range from 0x00000000 to 0x00003fff</li>
<li>the address 0x80000000 would be used to send and receive data from the UART module</li>
<li>all remaining addresses would be free to be used by other devices</li>
</ul>
<p>The two sections below explain how read and write operations are requested by the processor core and the expected response to these requests.</p>
<h3 id="read-operation">Read operation</h3>
<p>The processor core drives the I/O interface signals as follows when making a read request:</p>
<ul>
<li>
<p>the address is placed in the <strong>rw_address</strong> bus.</p>
</li>
<li>
<p>the <strong>read_request</strong> signal is driven to logic <code>HIGH</code>.</p>
</li>
<li>
<p>the <strong>rw_address</strong> and <strong>read_request</strong> signals remain stable until <strong>read_response</strong> is driven to logic <code>HIGH</code> by the external device.</p>
</li>
</ul>
<p>The response to the read request from the external device must observe these rules:</p>
<ul>
<li>
<p>The read data must be placed in the <strong>read_data</strong> bus.</p>
</li>
<li>
<p>the <strong>read_response</strong> signal must be driven to logic <code>HIGH</code> only when <strong>read_data</strong> holds valid data, and it must be held <code>HIGH</code> for only one clock cycle.</p>
</li>
<li>
<p>The read response must never be given in the same clock cycle that <strong>read_request</strong> was driven <code>HIGH</code>.</p>
</li>
</ul>
<p>The timing diagram below contains examples of valid read operations:</p>
<figure>
<p><img alt="" src="../images/read-timing.svg" />
  </p>
<figcaption><strong>Figure 1</strong> - Read operation timing diagram</figcaption>
</figure>
<h3 id="write-operation">Write operation</h3>
<p>The processor core drives the I/O interface signals as follows when making a write request:</p>
<ul>
<li>
<p>the address is placed in the <strong>rw_address</strong> bus.</p>
</li>
<li>
<p>the <strong>write_request</strong> signal is driven to logic <code>HIGH</code>.</p>
</li>
<li>
<p>the data to be written is placed in the <strong>write_data</strong> bus.</p>
</li>
<li>
<p>the <strong>write_strobe</strong> signal will indicate which byte lanes of <strong>write_data</strong> must be written.</p>
<p>For example, if this signal holds <code>4'b0001</code>, only the least significant byte must be written. The upper 24 bits of <strong>write_data</strong> must be ignored.</p>
</li>
<li>
<p>all signals above remain stable until <strong>write_response</strong> is driven to logic <code>HIGH</code> by the external device.</p>
</li>
</ul>
<p>The response to the write request from the external device must observe these rules:</p>
<ul>
<li>
<p>the <strong>write_response</strong> signal must be driven to logic <code>HIGH</code> only if the write operation succeeded, and it must be held <code>HIGH</code> for only one clock cycle.</p>
</li>
<li>
<p>The write response must never be given in the same clock cycle that <strong>write_request</strong> was driven <code>HIGH</code>.</p>
</li>
</ul>
<p>The timing diagram below contains examples of valid write operations:</p>
<figure>
<p><img alt="" src="../images/write-timing.svg" />
  </p>
<figcaption><strong>Figure 2</strong> - Write operation timing diagram</figcaption>
</figure>
<h2 id="interrupts">Interrupts</h2>
<p>There are three interrupt types in the RISC-V architecture: external, timer, and software. RISC-V Steel Processor Core provides dedicated signals (<strong>irq_external</strong>, <strong>irq_timer</strong> and <strong>irq_software</strong>) to request each of these interrupt types.</p>
<p>A device can request an interrupt by driving the <strong>irq_*</strong> signal to logic <code>HIGH</code> and holding it <code>HIGH</code> until the request is accepted. The processor accepts the request by driving the <strong>irq_*_response</strong> signal to logic <code>HIGH</code> for one clock cycle. The requesting device can drive the <strong>irq_*</strong> signal to logic <code>LOW</code> in the clock cycle that follows the response, or keep it <code>HIGH</code> to make a new request.</p>
<p>The timing diagram below is an example of a valid interrupt request:</p>
<figure>
<p><img alt="" src="../images/irq.svg" />
  </p>
<figcaption><strong>Figure 3</strong> - Interrupt request timing diagram</figcaption>
</figure>
<p>An interrupt request is accepted if:</p>
<ul>
<li>
<p>the global interrupt enable bit is set (field <strong>mie</strong> in the <strong>mstatus</strong> CSR), and</p>
</li>
<li>
<p>the corresponding interrupt type is enabled (fields <strong>meie</strong>, <strong>mtie</strong> and <strong>msie</strong> in the <strong>mie</strong> CSR).</p>
</li>
</ul>
<p>The processor proceeds as follows when an interrupt request is accepted:</p>
<ul>
<li>
<p>the execution of the current instruction is aborted.</p>
</li>
<li>
<p>the memory address of the aborted instruction is saved in the <strong>mepc</strong> CSR.</p>
</li>
<li>
<p>the program counter is set to the value of the <strong>mtvec</strong> CSR.</p>
</li>
<li>
<p>the <strong>mcause</strong> CSR is set to a value encoding the type of the interrupt.</p>
</li>
<li>
<p>the global interrupt enable bit <strong>mstatus.mie</strong> is set to logic <code>LOW</code>, disabling new interrupts.</p>
</li>
<li>
<p>the prior interrupt enable bit <strong>mstatus.mpie</strong> is set to logic <code>HIGH</code>.</p>
</li>
<li>
<p>the corresponding response signal (<strong>irq_*_response</strong>) is set to logic <code>HIGH</code> for one clock cycle.</p>
</li>
</ul>
<p>The <strong>mtvec</strong> CSR is set by software to the address of an interrupt handler routine, so the core branches from normal execution and starts the execution of the interrupt handler.</p>
<p>The <strong>mret</strong> instruction is used by software to return from the interrupt handler. When this instruction is executed the core proceeds as follows:</p>
<ul>
<li>
<p>the program counter is set to the value of the <strong>mepc</strong> CSR.</p>
</li>
<li>
<p>the global interrupt enable bit <strong>mstatus.mie</strong> receives the value saved in the <strong>mstatus.mpie</strong> bit.</p>
</li>
<li>
<p>the prior interrupt enable bit <strong>mstatus.mpie</strong> is set to logic <code>LOW</code>. </p>
</li>
</ul>
<p>The value in the <strong>mepc</strong> register is the address of the instruction aborted by the interrupt, so normal execution is resumed.</p>
<h2 id="real-time-clock">Real time clock</h2>
<p>Systems that require a real time clock can connect the <strong>time</strong> CSR to an external clock device through the <strong>real_time_clock</strong> bus. By doing so, wall clock time can be obtained by reading the <strong>time</strong> CSR with the <strong>csrrw</strong> instruction.</p>
<p>Systems that do not need a real time clock can hardwire this signal to <code>64'b0</code>, which causes reading the <strong>time</strong> CSR to return zero. In this case time lapses can still be measured by reading the cycle counter <strong>mcycle</strong>, as long as the <strong>clock</strong> signal is connected to a stable oscillating signal.</p>
<p></br>
</br>
</br>
</br>
</br></p>









  




                
              </article>
            </div>
          
          
<script>var target=document.getElementById(location.hash.slice(1));target&&target.name&&(target.checked=target.name.startsWith("__tabbed_"))</script>
        </div>
        
          <button type="button" class="md-top md-icon" data-md-component="top" hidden>
  
  <svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 24 24"><path d="M13 20h-2V8l-5.5 5.5-1.42-1.42L12 4.16l7.92 7.92-1.42 1.42L13 8v12Z"/></svg>
  Back to top
</button>
        
      </main>
      
        <footer class="md-footer">
  
  <div class="md-footer-meta md-typeset">
    <div class="md-footer-meta__inner md-grid">
      <div class="md-copyright">
  
    <div class="md-copyright__highlight">
      Copyright &copy; 2020-present Rafael Calcada
    </div>
  
  
    Made with
    <a href="https://squidfunk.github.io/mkdocs-material/" target="_blank" rel="noopener">
      Material for MkDocs
    </a>
  
</div>
      
    </div>
  </div>
</footer>
      
    </div>
    <div class="md-dialog" data-md-component="dialog">
      <div class="md-dialog__inner md-typeset"></div>
    </div>
    
      <div class="md-progress" data-md-component="progress" role="progressbar"></div>
    
    
    <script id="__config" type="application/json">{"base": "..", "features": ["navigation.top", "navigation.tabs", "toc.integrate", "navigation.instant", "navigation.instant.progress", "content.code.copy", "content.code.select"], "search": "../assets/javascripts/workers/search.c011b7c0.min.js", "translations": {"clipboard.copied": "Copied to clipboard", "clipboard.copy": "Copy to clipboard", "search.result.more.one": "1 more on this page", "search.result.more.other": "# more on this page", "search.result.none": "No matching documents", "search.result.one": "1 matching document", "search.result.other": "# matching documents", "search.result.placeholder": "Type to start searching", "search.result.term.missing": "Missing", "select.version": "Select version"}}</script>
    
    
      <script src="../assets/javascripts/bundle.7389ff0e.min.js"></script>
      
    
  </body>
</html>