<profile>

<section name = "Vitis HLS Report for 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'" level="0">
<item name = "Date">Tue Jun 25 13:53:32 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">Layer_Norm.prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162">p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174">p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2, ?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_33_1">?, ?, ?, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 416, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 472, 543, -</column>
<column name="Memory">8, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 461, -</column>
<column name="Register">-, -, 292, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">1, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174">p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2, 0, 0, 303, 151, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162">p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3, 0, 0, 169, 392, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ram_V_U">p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s_ram_V_RAM_1P_BRAMbkb, 8, 0, 0, 0, 512, 256, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln35_1_fu_295_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln35_2_fu_310_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln35_fu_278_p2">+, 0, 0, 39, 32, 32</column>
<column name="j_4_fu_265_p2">+, 0, 0, 34, 27, 1</column>
<column name="ap_block_state42_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="cmp92_fu_241_p2">icmp, 0, 0, 20, 32, 1</column>
<column name="icmp_ln33_fu_260_p2">icmp, 0, 0, 17, 27, 27</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="cols_fu_185_p2">shl, 0, 0, 96, 1, 32</column>
<column name="shl_ln26_fu_191_p2">shl, 0, 0, 96, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">202, 44, 1, 44</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="cols_log_c22_blk_n">9, 2, 1, 2</column>
<column name="data_copy_a1_write">9, 2, 1, 2</column>
<column name="data_copy_b2_write">9, 2, 1, 2</column>
<column name="data_copy_c3_write">9, 2, 1, 2</column>
<column name="dram_idx_fu_108">9, 2, 32, 64</column>
<column name="j_fu_104">9, 2, 27, 54</column>
<column name="ln_data_blk_n_AR">9, 2, 1, 2</column>
<column name="m_axi_ln_data_ARADDR">14, 3, 64, 192</column>
<column name="m_axi_ln_data_ARBURST">9, 2, 2, 4</column>
<column name="m_axi_ln_data_ARCACHE">9, 2, 4, 8</column>
<column name="m_axi_ln_data_ARID">9, 2, 1, 2</column>
<column name="m_axi_ln_data_ARLEN">14, 3, 32, 96</column>
<column name="m_axi_ln_data_ARLOCK">9, 2, 2, 4</column>
<column name="m_axi_ln_data_ARPROT">9, 2, 3, 6</column>
<column name="m_axi_ln_data_ARQOS">9, 2, 4, 8</column>
<column name="m_axi_ln_data_ARREGION">9, 2, 4, 8</column>
<column name="m_axi_ln_data_ARSIZE">9, 2, 3, 6</column>
<column name="m_axi_ln_data_ARUSER">9, 2, 1, 2</column>
<column name="m_axi_ln_data_ARVALID">14, 3, 1, 3</column>
<column name="m_axi_ln_data_RREADY">9, 2, 1, 2</column>
<column name="ram_V_address0">14, 3, 9, 27</column>
<column name="ram_V_ce0">14, 3, 1, 3</column>
<column name="ram_V_we0">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="rows_c19_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">43, 0, 43, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp92_reg_380">1, 0, 1, 0</column>
<column name="dram_idx_fu_108">32, 0, 32, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162_ap_start_reg">1, 0, 1, 0</column>
<column name="j_4_reg_387">27, 0, 27, 0</column>
<column name="j_fu_104">27, 0, 27, 0</column>
<column name="ram_depth_reg_360">27, 0, 27, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="trunc_ln28_1_reg_375">27, 0, 27, 0</column>
<column name="trunc_ln33_reg_392">9, 0, 9, 0</column>
<column name="trunc_ln5_reg_397">59, 0, 59, 0</column>
<column name="trunc_ln_reg_370">9, 0, 9, 0</column>
<column name="zext_ln27_reg_365">27, 0, 32, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, (anonymous namespace)DataMover_A&lt;ap_int&lt;8&gt;, ap_uint&lt;256&gt;, 5u&gt;, return value</column>
<column name="cols_log">in, 32, ap_none, cols_log, scalar</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="addr">in, 32, ap_none, addr, scalar</column>
<column name="m_axi_ln_data_AWVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWADDR">out, 64, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWLEN">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWSIZE">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWBURST">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWLOCK">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWCACHE">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWPROT">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWQOS">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWREGION">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_AWUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WDATA">out, 256, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WSTRB">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WLAST">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_WUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARVALID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARREADY">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARADDR">out, 64, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARID">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARLEN">out, 32, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARSIZE">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARBURST">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARLOCK">out, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARCACHE">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARPROT">out, 3, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARQOS">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARREGION">out, 4, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_ARUSER">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RVALID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RREADY">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RDATA">in, 256, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RLAST">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RFIFONUM">in, 13, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RUSER">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_RRESP">in, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BVALID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BREADY">out, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BRESP">in, 2, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BID">in, 1, m_axi, ln_data, pointer</column>
<column name="m_axi_ln_data_BUSER">in, 1, m_axi, ln_data, pointer</column>
<column name="inputs">in, 64, ap_none, inputs, scalar</column>
<column name="data_copy_a1_din">out, 256, ap_fifo, data_copy_a1, pointer</column>
<column name="data_copy_a1_num_data_valid">in, 5, ap_fifo, data_copy_a1, pointer</column>
<column name="data_copy_a1_fifo_cap">in, 5, ap_fifo, data_copy_a1, pointer</column>
<column name="data_copy_a1_full_n">in, 1, ap_fifo, data_copy_a1, pointer</column>
<column name="data_copy_a1_write">out, 1, ap_fifo, data_copy_a1, pointer</column>
<column name="data_copy_b2_din">out, 256, ap_fifo, data_copy_b2, pointer</column>
<column name="data_copy_b2_num_data_valid">in, 5, ap_fifo, data_copy_b2, pointer</column>
<column name="data_copy_b2_fifo_cap">in, 5, ap_fifo, data_copy_b2, pointer</column>
<column name="data_copy_b2_full_n">in, 1, ap_fifo, data_copy_b2, pointer</column>
<column name="data_copy_b2_write">out, 1, ap_fifo, data_copy_b2, pointer</column>
<column name="data_copy_c3_din">out, 256, ap_fifo, data_copy_c3, pointer</column>
<column name="data_copy_c3_num_data_valid">in, 5, ap_fifo, data_copy_c3, pointer</column>
<column name="data_copy_c3_fifo_cap">in, 5, ap_fifo, data_copy_c3, pointer</column>
<column name="data_copy_c3_full_n">in, 1, ap_fifo, data_copy_c3, pointer</column>
<column name="data_copy_c3_write">out, 1, ap_fifo, data_copy_c3, pointer</column>
<column name="rows_c19_din">out, 32, ap_fifo, rows_c19, pointer</column>
<column name="rows_c19_num_data_valid">in, 2, ap_fifo, rows_c19, pointer</column>
<column name="rows_c19_fifo_cap">in, 2, ap_fifo, rows_c19, pointer</column>
<column name="rows_c19_full_n">in, 1, ap_fifo, rows_c19, pointer</column>
<column name="rows_c19_write">out, 1, ap_fifo, rows_c19, pointer</column>
<column name="cols_log_c22_din">out, 32, ap_fifo, cols_log_c22, pointer</column>
<column name="cols_log_c22_num_data_valid">in, 2, ap_fifo, cols_log_c22, pointer</column>
<column name="cols_log_c22_fifo_cap">in, 2, ap_fifo, cols_log_c22, pointer</column>
<column name="cols_log_c22_full_n">in, 1, ap_fifo, cols_log_c22, pointer</column>
<column name="cols_log_c22_write">out, 1, ap_fifo, cols_log_c22, pointer</column>
</table>
</item>
</section>
</profile>
