//===- TableGen'erated file -------------------------------------*- C++ -*-===//
//
// DAG Instruction Selector for the ARM target
//
// Automatically generated file, do not edit!
//
//===----------------------------------------------------------------------===//

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/     OPC_SwitchOpcode /*146 cases */, 52|128,90/*11572*/,  TARGET_VAL(ISD::OR),// ->11577
/*5*/       OPC_Scope, 93|128,62/*8029*/, /*->8037*/ // 15 children in Scope
/*8*/         OPC_MoveChild, 0,
/*10*/        OPC_Scope, 118|128,8/*1142*/, /*->1155*/ // 13 children in Scope
/*13*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*16*/          OPC_MoveChild, 0,
/*18*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*21*/          OPC_RecordChild0, // #0 = $Rm
/*22*/          OPC_MoveChild, 1,
/*24*/          OPC_CheckInteger, 8, 
/*26*/          OPC_CheckType, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_MoveParent,
/*30*/          OPC_MoveParent,
/*31*/          OPC_MoveChild, 1,
/*33*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*36*/          OPC_MoveChild, 0,
/*38*/          OPC_Scope, 16|128,1/*144*/, /*->185*/ // 5 children in Scope
/*41*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*45*/            OPC_MoveChild, 0,
/*47*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*50*/            OPC_MoveChild, 0,
/*52*/            OPC_CheckSame, 0,
/*54*/            OPC_MoveParent,
/*55*/            OPC_MoveChild, 1,
/*57*/            OPC_CheckInteger, 8, 
/*59*/            OPC_CheckType, MVT::i32,
/*61*/            OPC_MoveParent,
/*62*/            OPC_MoveParent,
/*63*/            OPC_MoveParent,
/*64*/            OPC_MoveChild, 1,
/*66*/            OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*69*/            OPC_MoveChild, 0,
/*71*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*76*/            OPC_MoveChild, 0,
/*78*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*81*/            OPC_MoveChild, 0,
/*83*/            OPC_CheckSame, 0,
/*85*/            OPC_MoveParent,
/*86*/            OPC_MoveChild, 1,
/*88*/            OPC_CheckInteger, 8, 
/*90*/            OPC_CheckType, MVT::i32,
/*92*/            OPC_MoveParent,
/*93*/            OPC_MoveParent,
/*94*/            OPC_MoveParent,
/*95*/            OPC_MoveChild, 1,
/*97*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*103*/           OPC_MoveChild, 0,
/*105*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*108*/           OPC_MoveChild, 0,
/*110*/           OPC_CheckSame, 0,
/*112*/           OPC_MoveParent,
/*113*/           OPC_MoveChild, 1,
/*115*/           OPC_CheckInteger, 8, 
/*117*/           OPC_CheckType, MVT::i32,
/*119*/           OPC_MoveParent,
/*120*/           OPC_MoveParent,
/*121*/           OPC_MoveParent,
/*122*/           OPC_MoveParent,
/*123*/           OPC_MoveParent,
/*124*/           OPC_CheckType, MVT::i32,
/*126*/           OPC_Scope, 18, /*->146*/ // 3 children in Scope
/*128*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*130*/             OPC_EmitInteger, MVT::i32, 14, 
/*133*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*136*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*146*/           /*Scope*/ 18, /*->165*/
/*147*/             OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*149*/             OPC_EmitInteger, MVT::i32, 14, 
/*152*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*155*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*165*/           /*Scope*/ 18, /*->184*/
/*166*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*168*/             OPC_EmitInteger, MVT::i32, 14, 
/*171*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*174*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*184*/           0, /*End of Scope*/
/*185*/         /*Scope*/ 118|128,3/*502*/, /*->689*/
/*187*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*190*/           OPC_MoveChild, 0,
/*192*/           OPC_Scope, 98, /*->292*/ // 5 children in Scope
/*194*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*199*/             OPC_MoveChild, 0,
/*201*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*204*/             OPC_MoveChild, 0,
/*206*/             OPC_CheckSame, 0,
/*208*/             OPC_MoveParent,
/*209*/             OPC_MoveChild, 1,
/*211*/             OPC_CheckInteger, 8, 
/*213*/             OPC_CheckType, MVT::i32,
/*215*/             OPC_MoveParent,
/*216*/             OPC_MoveParent,
/*217*/             OPC_MoveParent,
/*218*/             OPC_MoveChild, 1,
/*220*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*224*/             OPC_MoveChild, 0,
/*226*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*229*/             OPC_MoveChild, 0,
/*231*/             OPC_CheckSame, 0,
/*233*/             OPC_MoveParent,
/*234*/             OPC_MoveChild, 1,
/*236*/             OPC_CheckInteger, 8, 
/*238*/             OPC_CheckType, MVT::i32,
/*240*/             OPC_MoveParent,
/*241*/             OPC_MoveParent,
/*242*/             OPC_MoveParent,
/*243*/             OPC_MoveParent,
/*244*/             OPC_MoveChild, 1,
/*246*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*252*/             OPC_MoveChild, 0,
/*254*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*257*/             OPC_MoveChild, 0,
/*259*/             OPC_CheckSame, 0,
/*261*/             OPC_MoveParent,
/*262*/             OPC_MoveChild, 1,
/*264*/             OPC_CheckInteger, 8, 
/*266*/             OPC_CheckType, MVT::i32,
/*268*/             OPC_MoveParent,
/*269*/             OPC_MoveParent,
/*270*/             OPC_MoveParent,
/*271*/             OPC_MoveParent,
/*272*/             OPC_CheckType, MVT::i32,
/*274*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*276*/             OPC_EmitInteger, MVT::i32, 14, 
/*279*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*282*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*292*/           /*Scope*/ 98, /*->391*/
/*293*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*297*/             OPC_MoveChild, 0,
/*299*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*302*/             OPC_MoveChild, 0,
/*304*/             OPC_CheckSame, 0,
/*306*/             OPC_MoveParent,
/*307*/             OPC_MoveChild, 1,
/*309*/             OPC_CheckInteger, 8, 
/*311*/             OPC_CheckType, MVT::i32,
/*313*/             OPC_MoveParent,
/*314*/             OPC_MoveParent,
/*315*/             OPC_MoveParent,
/*316*/             OPC_MoveChild, 1,
/*318*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*324*/             OPC_MoveChild, 0,
/*326*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*329*/             OPC_MoveChild, 0,
/*331*/             OPC_CheckSame, 0,
/*333*/             OPC_MoveParent,
/*334*/             OPC_MoveChild, 1,
/*336*/             OPC_CheckInteger, 8, 
/*338*/             OPC_CheckType, MVT::i32,
/*340*/             OPC_MoveParent,
/*341*/             OPC_MoveParent,
/*342*/             OPC_MoveParent,
/*343*/             OPC_MoveParent,
/*344*/             OPC_MoveChild, 1,
/*346*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*351*/             OPC_MoveChild, 0,
/*353*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*356*/             OPC_MoveChild, 0,
/*358*/             OPC_CheckSame, 0,
/*360*/             OPC_MoveParent,
/*361*/             OPC_MoveChild, 1,
/*363*/             OPC_CheckInteger, 8, 
/*365*/             OPC_CheckType, MVT::i32,
/*367*/             OPC_MoveParent,
/*368*/             OPC_MoveParent,
/*369*/             OPC_MoveParent,
/*370*/             OPC_MoveParent,
/*371*/             OPC_CheckType, MVT::i32,
/*373*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*375*/             OPC_EmitInteger, MVT::i32, 14, 
/*378*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*381*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*391*/           /*Scope*/ 98, /*->490*/
/*392*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*398*/             OPC_MoveChild, 0,
/*400*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*403*/             OPC_MoveChild, 0,
/*405*/             OPC_CheckSame, 0,
/*407*/             OPC_MoveParent,
/*408*/             OPC_MoveChild, 1,
/*410*/             OPC_CheckInteger, 8, 
/*412*/             OPC_CheckType, MVT::i32,
/*414*/             OPC_MoveParent,
/*415*/             OPC_MoveParent,
/*416*/             OPC_MoveParent,
/*417*/             OPC_MoveChild, 1,
/*419*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*423*/             OPC_MoveChild, 0,
/*425*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*428*/             OPC_MoveChild, 0,
/*430*/             OPC_CheckSame, 0,
/*432*/             OPC_MoveParent,
/*433*/             OPC_MoveChild, 1,
/*435*/             OPC_CheckInteger, 8, 
/*437*/             OPC_CheckType, MVT::i32,
/*439*/             OPC_MoveParent,
/*440*/             OPC_MoveParent,
/*441*/             OPC_MoveParent,
/*442*/             OPC_MoveParent,
/*443*/             OPC_MoveChild, 1,
/*445*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*450*/             OPC_MoveChild, 0,
/*452*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*455*/             OPC_MoveChild, 0,
/*457*/             OPC_CheckSame, 0,
/*459*/             OPC_MoveParent,
/*460*/             OPC_MoveChild, 1,
/*462*/             OPC_CheckInteger, 8, 
/*464*/             OPC_CheckType, MVT::i32,
/*466*/             OPC_MoveParent,
/*467*/             OPC_MoveParent,
/*468*/             OPC_MoveParent,
/*469*/             OPC_MoveParent,
/*470*/             OPC_CheckType, MVT::i32,
/*472*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*474*/             OPC_EmitInteger, MVT::i32, 14, 
/*477*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*480*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*490*/           /*Scope*/ 98, /*->589*/
/*491*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*496*/             OPC_MoveChild, 0,
/*498*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*501*/             OPC_MoveChild, 0,
/*503*/             OPC_CheckSame, 0,
/*505*/             OPC_MoveParent,
/*506*/             OPC_MoveChild, 1,
/*508*/             OPC_CheckInteger, 8, 
/*510*/             OPC_CheckType, MVT::i32,
/*512*/             OPC_MoveParent,
/*513*/             OPC_MoveParent,
/*514*/             OPC_MoveParent,
/*515*/             OPC_MoveChild, 1,
/*517*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*523*/             OPC_MoveChild, 0,
/*525*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*528*/             OPC_MoveChild, 0,
/*530*/             OPC_CheckSame, 0,
/*532*/             OPC_MoveParent,
/*533*/             OPC_MoveChild, 1,
/*535*/             OPC_CheckInteger, 8, 
/*537*/             OPC_CheckType, MVT::i32,
/*539*/             OPC_MoveParent,
/*540*/             OPC_MoveParent,
/*541*/             OPC_MoveParent,
/*542*/             OPC_MoveParent,
/*543*/             OPC_MoveChild, 1,
/*545*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*549*/             OPC_MoveChild, 0,
/*551*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*554*/             OPC_MoveChild, 0,
/*556*/             OPC_CheckSame, 0,
/*558*/             OPC_MoveParent,
/*559*/             OPC_MoveChild, 1,
/*561*/             OPC_CheckInteger, 8, 
/*563*/             OPC_CheckType, MVT::i32,
/*565*/             OPC_MoveParent,
/*566*/             OPC_MoveParent,
/*567*/             OPC_MoveParent,
/*568*/             OPC_MoveParent,
/*569*/             OPC_CheckType, MVT::i32,
/*571*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*573*/             OPC_EmitInteger, MVT::i32, 14, 
/*576*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*579*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*589*/           /*Scope*/ 98, /*->688*/
/*590*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*596*/             OPC_MoveChild, 0,
/*598*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*601*/             OPC_MoveChild, 0,
/*603*/             OPC_CheckSame, 0,
/*605*/             OPC_MoveParent,
/*606*/             OPC_MoveChild, 1,
/*608*/             OPC_CheckInteger, 8, 
/*610*/             OPC_CheckType, MVT::i32,
/*612*/             OPC_MoveParent,
/*613*/             OPC_MoveParent,
/*614*/             OPC_MoveParent,
/*615*/             OPC_MoveChild, 1,
/*617*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*622*/             OPC_MoveChild, 0,
/*624*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*627*/             OPC_MoveChild, 0,
/*629*/             OPC_CheckSame, 0,
/*631*/             OPC_MoveParent,
/*632*/             OPC_MoveChild, 1,
/*634*/             OPC_CheckInteger, 8, 
/*636*/             OPC_CheckType, MVT::i32,
/*638*/             OPC_MoveParent,
/*639*/             OPC_MoveParent,
/*640*/             OPC_MoveParent,
/*641*/             OPC_MoveParent,
/*642*/             OPC_MoveChild, 1,
/*644*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*648*/             OPC_MoveChild, 0,
/*650*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*653*/             OPC_MoveChild, 0,
/*655*/             OPC_CheckSame, 0,
/*657*/             OPC_MoveParent,
/*658*/             OPC_MoveChild, 1,
/*660*/             OPC_CheckInteger, 8, 
/*662*/             OPC_CheckType, MVT::i32,
/*664*/             OPC_MoveParent,
/*665*/             OPC_MoveParent,
/*666*/             OPC_MoveParent,
/*667*/             OPC_MoveParent,
/*668*/             OPC_CheckType, MVT::i32,
/*670*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*672*/             OPC_EmitInteger, MVT::i32, 14, 
/*675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*688*/           0, /*End of Scope*/
/*689*/         /*Scope*/ 50|128,1/*178*/, /*->869*/
/*691*/           OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*697*/           OPC_MoveChild, 0,
/*699*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*702*/           OPC_MoveChild, 0,
/*704*/           OPC_CheckSame, 0,
/*706*/           OPC_MoveParent,
/*707*/           OPC_MoveChild, 1,
/*709*/           OPC_CheckInteger, 8, 
/*711*/           OPC_CheckType, MVT::i32,
/*713*/           OPC_MoveParent,
/*714*/           OPC_MoveParent,
/*715*/           OPC_MoveParent,
/*716*/           OPC_MoveChild, 1,
/*718*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*721*/           OPC_MoveChild, 0,
/*723*/           OPC_Scope, 71, /*->796*/ // 2 children in Scope
/*725*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*729*/             OPC_MoveChild, 0,
/*731*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*734*/             OPC_MoveChild, 0,
/*736*/             OPC_CheckSame, 0,
/*738*/             OPC_MoveParent,
/*739*/             OPC_MoveChild, 1,
/*741*/             OPC_CheckInteger, 8, 
/*743*/             OPC_CheckType, MVT::i32,
/*745*/             OPC_MoveParent,
/*746*/             OPC_MoveParent,
/*747*/             OPC_MoveParent,
/*748*/             OPC_MoveChild, 1,
/*750*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*755*/             OPC_MoveChild, 0,
/*757*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*760*/             OPC_MoveChild, 0,
/*762*/             OPC_CheckSame, 0,
/*764*/             OPC_MoveParent,
/*765*/             OPC_MoveChild, 1,
/*767*/             OPC_CheckInteger, 8, 
/*769*/             OPC_CheckType, MVT::i32,
/*771*/             OPC_MoveParent,
/*772*/             OPC_MoveParent,
/*773*/             OPC_MoveParent,
/*774*/             OPC_MoveParent,
/*775*/             OPC_MoveParent,
/*776*/             OPC_CheckType, MVT::i32,
/*778*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*780*/             OPC_EmitInteger, MVT::i32, 14, 
/*783*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*786*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*796*/           /*Scope*/ 71, /*->868*/
/*797*/             OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*802*/             OPC_MoveChild, 0,
/*804*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*807*/             OPC_MoveChild, 0,
/*809*/             OPC_CheckSame, 0,
/*811*/             OPC_MoveParent,
/*812*/             OPC_MoveChild, 1,
/*814*/             OPC_CheckInteger, 8, 
/*816*/             OPC_CheckType, MVT::i32,
/*818*/             OPC_MoveParent,
/*819*/             OPC_MoveParent,
/*820*/             OPC_MoveParent,
/*821*/             OPC_MoveChild, 1,
/*823*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*827*/             OPC_MoveChild, 0,
/*829*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*832*/             OPC_MoveChild, 0,
/*834*/             OPC_CheckSame, 0,
/*836*/             OPC_MoveParent,
/*837*/             OPC_MoveChild, 1,
/*839*/             OPC_CheckInteger, 8, 
/*841*/             OPC_CheckType, MVT::i32,
/*843*/             OPC_MoveParent,
/*844*/             OPC_MoveParent,
/*845*/             OPC_MoveParent,
/*846*/             OPC_MoveParent,
/*847*/             OPC_MoveParent,
/*848*/             OPC_CheckType, MVT::i32,
/*850*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*852*/             OPC_EmitInteger, MVT::i32, 14, 
/*855*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*858*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*868*/           0, /*End of Scope*/
/*869*/         /*Scope*/ 51|128,1/*179*/, /*->1050*/
/*871*/           OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*876*/           OPC_MoveChild, 0,
/*878*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*881*/           OPC_MoveChild, 0,
/*883*/           OPC_CheckSame, 0,
/*885*/           OPC_MoveParent,
/*886*/           OPC_MoveChild, 1,
/*888*/           OPC_CheckInteger, 8, 
/*890*/           OPC_CheckType, MVT::i32,
/*892*/           OPC_MoveParent,
/*893*/           OPC_MoveParent,
/*894*/           OPC_MoveParent,
/*895*/           OPC_MoveChild, 1,
/*897*/           OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*900*/           OPC_MoveChild, 0,
/*902*/           OPC_Scope, 72, /*->976*/ // 2 children in Scope
/*904*/             OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*908*/             OPC_MoveChild, 0,
/*910*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*913*/             OPC_MoveChild, 0,
/*915*/             OPC_CheckSame, 0,
/*917*/             OPC_MoveParent,
/*918*/             OPC_MoveChild, 1,
/*920*/             OPC_CheckInteger, 8, 
/*922*/             OPC_CheckType, MVT::i32,
/*924*/             OPC_MoveParent,
/*925*/             OPC_MoveParent,
/*926*/             OPC_MoveParent,
/*927*/             OPC_MoveChild, 1,
/*929*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*935*/             OPC_MoveChild, 0,
/*937*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*940*/             OPC_MoveChild, 0,
/*942*/             OPC_CheckSame, 0,
/*944*/             OPC_MoveParent,
/*945*/             OPC_MoveChild, 1,
/*947*/             OPC_CheckInteger, 8, 
/*949*/             OPC_CheckType, MVT::i32,
/*951*/             OPC_MoveParent,
/*952*/             OPC_MoveParent,
/*953*/             OPC_MoveParent,
/*954*/             OPC_MoveParent,
/*955*/             OPC_MoveParent,
/*956*/             OPC_CheckType, MVT::i32,
/*958*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*960*/             OPC_EmitInteger, MVT::i32, 14, 
/*963*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*966*/             OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*976*/           /*Scope*/ 72, /*->1049*/
/*977*/             OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*983*/             OPC_MoveChild, 0,
/*985*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*988*/             OPC_MoveChild, 0,
/*990*/             OPC_CheckSame, 0,
/*992*/             OPC_MoveParent,
/*993*/             OPC_MoveChild, 1,
/*995*/             OPC_CheckInteger, 8, 
/*997*/             OPC_CheckType, MVT::i32,
/*999*/             OPC_MoveParent,
/*1000*/            OPC_MoveParent,
/*1001*/            OPC_MoveParent,
/*1002*/            OPC_MoveChild, 1,
/*1004*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1008*/            OPC_MoveChild, 0,
/*1010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1013*/            OPC_MoveChild, 0,
/*1015*/            OPC_CheckSame, 0,
/*1017*/            OPC_MoveParent,
/*1018*/            OPC_MoveChild, 1,
/*1020*/            OPC_CheckInteger, 8, 
/*1022*/            OPC_CheckType, MVT::i32,
/*1024*/            OPC_MoveParent,
/*1025*/            OPC_MoveParent,
/*1026*/            OPC_MoveParent,
/*1027*/            OPC_MoveParent,
/*1028*/            OPC_MoveParent,
/*1029*/            OPC_CheckType, MVT::i32,
/*1031*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1033*/            OPC_EmitInteger, MVT::i32, 14, 
/*1036*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1039*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1049*/          0, /*End of Scope*/
/*1050*/        /*Scope*/ 103, /*->1154*/
/*1051*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1055*/          OPC_MoveChild, 0,
/*1057*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1060*/          OPC_MoveChild, 0,
/*1062*/          OPC_CheckSame, 0,
/*1064*/          OPC_MoveParent,
/*1065*/          OPC_MoveChild, 1,
/*1067*/          OPC_CheckInteger, 8, 
/*1069*/          OPC_CheckType, MVT::i32,
/*1071*/          OPC_MoveParent,
/*1072*/          OPC_MoveParent,
/*1073*/          OPC_MoveParent,
/*1074*/          OPC_MoveChild, 1,
/*1076*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1079*/          OPC_MoveChild, 0,
/*1081*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1087*/          OPC_MoveChild, 0,
/*1089*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1092*/          OPC_MoveChild, 0,
/*1094*/          OPC_CheckSame, 0,
/*1096*/          OPC_MoveParent,
/*1097*/          OPC_MoveChild, 1,
/*1099*/          OPC_CheckInteger, 8, 
/*1101*/          OPC_CheckType, MVT::i32,
/*1103*/          OPC_MoveParent,
/*1104*/          OPC_MoveParent,
/*1105*/          OPC_MoveParent,
/*1106*/          OPC_MoveChild, 1,
/*1108*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1113*/          OPC_MoveChild, 0,
/*1115*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1118*/          OPC_MoveChild, 0,
/*1120*/          OPC_CheckSame, 0,
/*1122*/          OPC_MoveParent,
/*1123*/          OPC_MoveChild, 1,
/*1125*/          OPC_CheckInteger, 8, 
/*1127*/          OPC_CheckType, MVT::i32,
/*1129*/          OPC_MoveParent,
/*1130*/          OPC_MoveParent,
/*1131*/          OPC_MoveParent,
/*1132*/          OPC_MoveParent,
/*1133*/          OPC_MoveParent,
/*1134*/          OPC_CheckType, MVT::i32,
/*1136*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1138*/          OPC_EmitInteger, MVT::i32, 14, 
/*1141*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1144*/          OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (REV16:i32 GPR:i32:$Rm)
/*1154*/        0, /*End of Scope*/
/*1155*/      /*Scope*/ 125|128,10/*1405*/, /*->2562*/
/*1157*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1160*/        OPC_MoveChild, 0,
/*1162*/        OPC_Scope, 81|128,5/*721*/, /*->1886*/ // 4 children in Scope
/*1165*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1168*/          OPC_MoveChild, 0,
/*1170*/          OPC_Scope, 118, /*->1290*/ // 6 children in Scope
/*1172*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1176*/            OPC_MoveChild, 0,
/*1178*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1181*/            OPC_RecordChild0, // #0 = $Rm
/*1182*/            OPC_MoveChild, 1,
/*1184*/            OPC_CheckInteger, 8, 
/*1186*/            OPC_CheckType, MVT::i32,
/*1188*/            OPC_MoveParent,
/*1189*/            OPC_MoveParent,
/*1190*/            OPC_MoveParent,
/*1191*/            OPC_MoveChild, 1,
/*1193*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1198*/            OPC_MoveChild, 0,
/*1200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1203*/            OPC_MoveChild, 0,
/*1205*/            OPC_CheckSame, 0,
/*1207*/            OPC_MoveParent,
/*1208*/            OPC_MoveChild, 1,
/*1210*/            OPC_CheckInteger, 8, 
/*1212*/            OPC_CheckType, MVT::i32,
/*1214*/            OPC_MoveParent,
/*1215*/            OPC_MoveParent,
/*1216*/            OPC_MoveParent,
/*1217*/            OPC_MoveParent,
/*1218*/            OPC_MoveChild, 1,
/*1220*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1226*/            OPC_MoveChild, 0,
/*1228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1231*/            OPC_MoveChild, 0,
/*1233*/            OPC_CheckSame, 0,
/*1235*/            OPC_MoveParent,
/*1236*/            OPC_MoveChild, 1,
/*1238*/            OPC_CheckInteger, 8, 
/*1240*/            OPC_CheckType, MVT::i32,
/*1242*/            OPC_MoveParent,
/*1243*/            OPC_MoveParent,
/*1244*/            OPC_MoveParent,
/*1245*/            OPC_MoveParent,
/*1246*/            OPC_MoveChild, 1,
/*1248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1251*/            OPC_MoveChild, 0,
/*1253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1256*/            OPC_MoveChild, 0,
/*1258*/            OPC_CheckSame, 0,
/*1260*/            OPC_MoveParent,
/*1261*/            OPC_MoveChild, 1,
/*1263*/            OPC_CheckInteger, 8, 
/*1265*/            OPC_CheckType, MVT::i32,
/*1267*/            OPC_MoveParent,
/*1268*/            OPC_MoveParent,
/*1269*/            OPC_MoveParent,
/*1270*/            OPC_CheckType, MVT::i32,
/*1272*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1274*/            OPC_EmitInteger, MVT::i32, 14, 
/*1277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1290*/          /*Scope*/ 118, /*->1409*/
/*1291*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1296*/            OPC_MoveChild, 0,
/*1298*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1301*/            OPC_RecordChild0, // #0 = $Rm
/*1302*/            OPC_MoveChild, 1,
/*1304*/            OPC_CheckInteger, 8, 
/*1306*/            OPC_CheckType, MVT::i32,
/*1308*/            OPC_MoveParent,
/*1309*/            OPC_MoveParent,
/*1310*/            OPC_MoveParent,
/*1311*/            OPC_MoveChild, 1,
/*1313*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1317*/            OPC_MoveChild, 0,
/*1319*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1322*/            OPC_MoveChild, 0,
/*1324*/            OPC_CheckSame, 0,
/*1326*/            OPC_MoveParent,
/*1327*/            OPC_MoveChild, 1,
/*1329*/            OPC_CheckInteger, 8, 
/*1331*/            OPC_CheckType, MVT::i32,
/*1333*/            OPC_MoveParent,
/*1334*/            OPC_MoveParent,
/*1335*/            OPC_MoveParent,
/*1336*/            OPC_MoveParent,
/*1337*/            OPC_MoveChild, 1,
/*1339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1345*/            OPC_MoveChild, 0,
/*1347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1350*/            OPC_MoveChild, 0,
/*1352*/            OPC_CheckSame, 0,
/*1354*/            OPC_MoveParent,
/*1355*/            OPC_MoveChild, 1,
/*1357*/            OPC_CheckInteger, 8, 
/*1359*/            OPC_CheckType, MVT::i32,
/*1361*/            OPC_MoveParent,
/*1362*/            OPC_MoveParent,
/*1363*/            OPC_MoveParent,
/*1364*/            OPC_MoveParent,
/*1365*/            OPC_MoveChild, 1,
/*1367*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1370*/            OPC_MoveChild, 0,
/*1372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1375*/            OPC_MoveChild, 0,
/*1377*/            OPC_CheckSame, 0,
/*1379*/            OPC_MoveParent,
/*1380*/            OPC_MoveChild, 1,
/*1382*/            OPC_CheckInteger, 8, 
/*1384*/            OPC_CheckType, MVT::i32,
/*1386*/            OPC_MoveParent,
/*1387*/            OPC_MoveParent,
/*1388*/            OPC_MoveParent,
/*1389*/            OPC_CheckType, MVT::i32,
/*1391*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1393*/            OPC_EmitInteger, MVT::i32, 14, 
/*1396*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1399*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1409*/          /*Scope*/ 118, /*->1528*/
/*1410*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1414*/            OPC_MoveChild, 0,
/*1416*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1419*/            OPC_RecordChild0, // #0 = $Rm
/*1420*/            OPC_MoveChild, 1,
/*1422*/            OPC_CheckInteger, 8, 
/*1424*/            OPC_CheckType, MVT::i32,
/*1426*/            OPC_MoveParent,
/*1427*/            OPC_MoveParent,
/*1428*/            OPC_MoveParent,
/*1429*/            OPC_MoveChild, 1,
/*1431*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1437*/            OPC_MoveChild, 0,
/*1439*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1442*/            OPC_MoveChild, 0,
/*1444*/            OPC_CheckSame, 0,
/*1446*/            OPC_MoveParent,
/*1447*/            OPC_MoveChild, 1,
/*1449*/            OPC_CheckInteger, 8, 
/*1451*/            OPC_CheckType, MVT::i32,
/*1453*/            OPC_MoveParent,
/*1454*/            OPC_MoveParent,
/*1455*/            OPC_MoveParent,
/*1456*/            OPC_MoveParent,
/*1457*/            OPC_MoveChild, 1,
/*1459*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1464*/            OPC_MoveChild, 0,
/*1466*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1469*/            OPC_MoveChild, 0,
/*1471*/            OPC_CheckSame, 0,
/*1473*/            OPC_MoveParent,
/*1474*/            OPC_MoveChild, 1,
/*1476*/            OPC_CheckInteger, 8, 
/*1478*/            OPC_CheckType, MVT::i32,
/*1480*/            OPC_MoveParent,
/*1481*/            OPC_MoveParent,
/*1482*/            OPC_MoveParent,
/*1483*/            OPC_MoveParent,
/*1484*/            OPC_MoveChild, 1,
/*1486*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1489*/            OPC_MoveChild, 0,
/*1491*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1494*/            OPC_MoveChild, 0,
/*1496*/            OPC_CheckSame, 0,
/*1498*/            OPC_MoveParent,
/*1499*/            OPC_MoveChild, 1,
/*1501*/            OPC_CheckInteger, 8, 
/*1503*/            OPC_CheckType, MVT::i32,
/*1505*/            OPC_MoveParent,
/*1506*/            OPC_MoveParent,
/*1507*/            OPC_MoveParent,
/*1508*/            OPC_CheckType, MVT::i32,
/*1510*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1512*/            OPC_EmitInteger, MVT::i32, 14, 
/*1515*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1518*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1528*/          /*Scope*/ 118, /*->1647*/
/*1529*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1535*/            OPC_MoveChild, 0,
/*1537*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1540*/            OPC_RecordChild0, // #0 = $Rm
/*1541*/            OPC_MoveChild, 1,
/*1543*/            OPC_CheckInteger, 8, 
/*1545*/            OPC_CheckType, MVT::i32,
/*1547*/            OPC_MoveParent,
/*1548*/            OPC_MoveParent,
/*1549*/            OPC_MoveParent,
/*1550*/            OPC_MoveChild, 1,
/*1552*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1556*/            OPC_MoveChild, 0,
/*1558*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1561*/            OPC_MoveChild, 0,
/*1563*/            OPC_CheckSame, 0,
/*1565*/            OPC_MoveParent,
/*1566*/            OPC_MoveChild, 1,
/*1568*/            OPC_CheckInteger, 8, 
/*1570*/            OPC_CheckType, MVT::i32,
/*1572*/            OPC_MoveParent,
/*1573*/            OPC_MoveParent,
/*1574*/            OPC_MoveParent,
/*1575*/            OPC_MoveParent,
/*1576*/            OPC_MoveChild, 1,
/*1578*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1583*/            OPC_MoveChild, 0,
/*1585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1588*/            OPC_MoveChild, 0,
/*1590*/            OPC_CheckSame, 0,
/*1592*/            OPC_MoveParent,
/*1593*/            OPC_MoveChild, 1,
/*1595*/            OPC_CheckInteger, 8, 
/*1597*/            OPC_CheckType, MVT::i32,
/*1599*/            OPC_MoveParent,
/*1600*/            OPC_MoveParent,
/*1601*/            OPC_MoveParent,
/*1602*/            OPC_MoveParent,
/*1603*/            OPC_MoveChild, 1,
/*1605*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1608*/            OPC_MoveChild, 0,
/*1610*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1613*/            OPC_MoveChild, 0,
/*1615*/            OPC_CheckSame, 0,
/*1617*/            OPC_MoveParent,
/*1618*/            OPC_MoveChild, 1,
/*1620*/            OPC_CheckInteger, 8, 
/*1622*/            OPC_CheckType, MVT::i32,
/*1624*/            OPC_MoveParent,
/*1625*/            OPC_MoveParent,
/*1626*/            OPC_MoveParent,
/*1627*/            OPC_CheckType, MVT::i32,
/*1629*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1631*/            OPC_EmitInteger, MVT::i32, 14, 
/*1634*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1637*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1647*/          /*Scope*/ 118, /*->1766*/
/*1648*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1653*/            OPC_MoveChild, 0,
/*1655*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1658*/            OPC_RecordChild0, // #0 = $Rm
/*1659*/            OPC_MoveChild, 1,
/*1661*/            OPC_CheckInteger, 8, 
/*1663*/            OPC_CheckType, MVT::i32,
/*1665*/            OPC_MoveParent,
/*1666*/            OPC_MoveParent,
/*1667*/            OPC_MoveParent,
/*1668*/            OPC_MoveChild, 1,
/*1670*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1676*/            OPC_MoveChild, 0,
/*1678*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1681*/            OPC_MoveChild, 0,
/*1683*/            OPC_CheckSame, 0,
/*1685*/            OPC_MoveParent,
/*1686*/            OPC_MoveChild, 1,
/*1688*/            OPC_CheckInteger, 8, 
/*1690*/            OPC_CheckType, MVT::i32,
/*1692*/            OPC_MoveParent,
/*1693*/            OPC_MoveParent,
/*1694*/            OPC_MoveParent,
/*1695*/            OPC_MoveParent,
/*1696*/            OPC_MoveChild, 1,
/*1698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1702*/            OPC_MoveChild, 0,
/*1704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1707*/            OPC_MoveChild, 0,
/*1709*/            OPC_CheckSame, 0,
/*1711*/            OPC_MoveParent,
/*1712*/            OPC_MoveChild, 1,
/*1714*/            OPC_CheckInteger, 8, 
/*1716*/            OPC_CheckType, MVT::i32,
/*1718*/            OPC_MoveParent,
/*1719*/            OPC_MoveParent,
/*1720*/            OPC_MoveParent,
/*1721*/            OPC_MoveParent,
/*1722*/            OPC_MoveChild, 1,
/*1724*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1727*/            OPC_MoveChild, 0,
/*1729*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1732*/            OPC_MoveChild, 0,
/*1734*/            OPC_CheckSame, 0,
/*1736*/            OPC_MoveParent,
/*1737*/            OPC_MoveChild, 1,
/*1739*/            OPC_CheckInteger, 8, 
/*1741*/            OPC_CheckType, MVT::i32,
/*1743*/            OPC_MoveParent,
/*1744*/            OPC_MoveParent,
/*1745*/            OPC_MoveParent,
/*1746*/            OPC_CheckType, MVT::i32,
/*1748*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1750*/            OPC_EmitInteger, MVT::i32, 14, 
/*1753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1756*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1766*/          /*Scope*/ 118, /*->1885*/
/*1767*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1773*/            OPC_MoveChild, 0,
/*1775*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1778*/            OPC_RecordChild0, // #0 = $Rm
/*1779*/            OPC_MoveChild, 1,
/*1781*/            OPC_CheckInteger, 8, 
/*1783*/            OPC_CheckType, MVT::i32,
/*1785*/            OPC_MoveParent,
/*1786*/            OPC_MoveParent,
/*1787*/            OPC_MoveParent,
/*1788*/            OPC_MoveChild, 1,
/*1790*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1795*/            OPC_MoveChild, 0,
/*1797*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1800*/            OPC_MoveChild, 0,
/*1802*/            OPC_CheckSame, 0,
/*1804*/            OPC_MoveParent,
/*1805*/            OPC_MoveChild, 1,
/*1807*/            OPC_CheckInteger, 8, 
/*1809*/            OPC_CheckType, MVT::i32,
/*1811*/            OPC_MoveParent,
/*1812*/            OPC_MoveParent,
/*1813*/            OPC_MoveParent,
/*1814*/            OPC_MoveParent,
/*1815*/            OPC_MoveChild, 1,
/*1817*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1821*/            OPC_MoveChild, 0,
/*1823*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1826*/            OPC_MoveChild, 0,
/*1828*/            OPC_CheckSame, 0,
/*1830*/            OPC_MoveParent,
/*1831*/            OPC_MoveChild, 1,
/*1833*/            OPC_CheckInteger, 8, 
/*1835*/            OPC_CheckType, MVT::i32,
/*1837*/            OPC_MoveParent,
/*1838*/            OPC_MoveParent,
/*1839*/            OPC_MoveParent,
/*1840*/            OPC_MoveParent,
/*1841*/            OPC_MoveChild, 1,
/*1843*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1846*/            OPC_MoveChild, 0,
/*1848*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1851*/            OPC_MoveChild, 0,
/*1853*/            OPC_CheckSame, 0,
/*1855*/            OPC_MoveParent,
/*1856*/            OPC_MoveChild, 1,
/*1858*/            OPC_CheckInteger, 8, 
/*1860*/            OPC_CheckType, MVT::i32,
/*1862*/            OPC_MoveParent,
/*1863*/            OPC_MoveParent,
/*1864*/            OPC_MoveParent,
/*1865*/            OPC_CheckType, MVT::i32,
/*1867*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1869*/            OPC_EmitInteger, MVT::i32, 14, 
/*1872*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1875*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*1885*/          0, /*End of Scope*/
/*1886*/        /*Scope*/ 94|128,1/*222*/, /*->2110*/
/*1888*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*1894*/          OPC_MoveChild, 0,
/*1896*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1899*/          OPC_RecordChild0, // #0 = $Rm
/*1900*/          OPC_MoveChild, 1,
/*1902*/          OPC_CheckInteger, 8, 
/*1904*/          OPC_CheckType, MVT::i32,
/*1906*/          OPC_MoveParent,
/*1907*/          OPC_MoveParent,
/*1908*/          OPC_MoveParent,
/*1909*/          OPC_MoveChild, 1,
/*1911*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*1914*/          OPC_MoveChild, 0,
/*1916*/          OPC_Scope, 95, /*->2013*/ // 2 children in Scope
/*1918*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*1922*/            OPC_MoveChild, 0,
/*1924*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1927*/            OPC_MoveChild, 0,
/*1929*/            OPC_CheckSame, 0,
/*1931*/            OPC_MoveParent,
/*1932*/            OPC_MoveChild, 1,
/*1934*/            OPC_CheckInteger, 8, 
/*1936*/            OPC_CheckType, MVT::i32,
/*1938*/            OPC_MoveParent,
/*1939*/            OPC_MoveParent,
/*1940*/            OPC_MoveParent,
/*1941*/            OPC_MoveChild, 1,
/*1943*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*1948*/            OPC_MoveChild, 0,
/*1950*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1953*/            OPC_MoveChild, 0,
/*1955*/            OPC_CheckSame, 0,
/*1957*/            OPC_MoveParent,
/*1958*/            OPC_MoveChild, 1,
/*1960*/            OPC_CheckInteger, 8, 
/*1962*/            OPC_CheckType, MVT::i32,
/*1964*/            OPC_MoveParent,
/*1965*/            OPC_MoveParent,
/*1966*/            OPC_MoveParent,
/*1967*/            OPC_MoveParent,
/*1968*/            OPC_MoveParent,
/*1969*/            OPC_MoveChild, 1,
/*1971*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*1974*/            OPC_MoveChild, 0,
/*1976*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*1979*/            OPC_MoveChild, 0,
/*1981*/            OPC_CheckSame, 0,
/*1983*/            OPC_MoveParent,
/*1984*/            OPC_MoveChild, 1,
/*1986*/            OPC_CheckInteger, 8, 
/*1988*/            OPC_CheckType, MVT::i32,
/*1990*/            OPC_MoveParent,
/*1991*/            OPC_MoveParent,
/*1992*/            OPC_MoveParent,
/*1993*/            OPC_CheckType, MVT::i32,
/*1995*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1997*/            OPC_EmitInteger, MVT::i32, 14, 
/*2000*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2003*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2013*/          /*Scope*/ 95, /*->2109*/
/*2014*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2019*/            OPC_MoveChild, 0,
/*2021*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2024*/            OPC_MoveChild, 0,
/*2026*/            OPC_CheckSame, 0,
/*2028*/            OPC_MoveParent,
/*2029*/            OPC_MoveChild, 1,
/*2031*/            OPC_CheckInteger, 8, 
/*2033*/            OPC_CheckType, MVT::i32,
/*2035*/            OPC_MoveParent,
/*2036*/            OPC_MoveParent,
/*2037*/            OPC_MoveParent,
/*2038*/            OPC_MoveChild, 1,
/*2040*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2044*/            OPC_MoveChild, 0,
/*2046*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2049*/            OPC_MoveChild, 0,
/*2051*/            OPC_CheckSame, 0,
/*2053*/            OPC_MoveParent,
/*2054*/            OPC_MoveChild, 1,
/*2056*/            OPC_CheckInteger, 8, 
/*2058*/            OPC_CheckType, MVT::i32,
/*2060*/            OPC_MoveParent,
/*2061*/            OPC_MoveParent,
/*2062*/            OPC_MoveParent,
/*2063*/            OPC_MoveParent,
/*2064*/            OPC_MoveParent,
/*2065*/            OPC_MoveChild, 1,
/*2067*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2070*/            OPC_MoveChild, 0,
/*2072*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2075*/            OPC_MoveChild, 0,
/*2077*/            OPC_CheckSame, 0,
/*2079*/            OPC_MoveParent,
/*2080*/            OPC_MoveChild, 1,
/*2082*/            OPC_CheckInteger, 8, 
/*2084*/            OPC_CheckType, MVT::i32,
/*2086*/            OPC_MoveParent,
/*2087*/            OPC_MoveParent,
/*2088*/            OPC_MoveParent,
/*2089*/            OPC_CheckType, MVT::i32,
/*2091*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2093*/            OPC_EmitInteger, MVT::i32, 14, 
/*2096*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2099*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2109*/          0, /*End of Scope*/
/*2110*/        /*Scope*/ 95|128,1/*223*/, /*->2335*/
/*2112*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2117*/          OPC_MoveChild, 0,
/*2119*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2122*/          OPC_RecordChild0, // #0 = $Rm
/*2123*/          OPC_MoveChild, 1,
/*2125*/          OPC_CheckInteger, 8, 
/*2127*/          OPC_CheckType, MVT::i32,
/*2129*/          OPC_MoveParent,
/*2130*/          OPC_MoveParent,
/*2131*/          OPC_MoveParent,
/*2132*/          OPC_MoveChild, 1,
/*2134*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2137*/          OPC_MoveChild, 0,
/*2139*/          OPC_Scope, 96, /*->2237*/ // 2 children in Scope
/*2141*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2145*/            OPC_MoveChild, 0,
/*2147*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2150*/            OPC_MoveChild, 0,
/*2152*/            OPC_CheckSame, 0,
/*2154*/            OPC_MoveParent,
/*2155*/            OPC_MoveChild, 1,
/*2157*/            OPC_CheckInteger, 8, 
/*2159*/            OPC_CheckType, MVT::i32,
/*2161*/            OPC_MoveParent,
/*2162*/            OPC_MoveParent,
/*2163*/            OPC_MoveParent,
/*2164*/            OPC_MoveChild, 1,
/*2166*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2172*/            OPC_MoveChild, 0,
/*2174*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2177*/            OPC_MoveChild, 0,
/*2179*/            OPC_CheckSame, 0,
/*2181*/            OPC_MoveParent,
/*2182*/            OPC_MoveChild, 1,
/*2184*/            OPC_CheckInteger, 8, 
/*2186*/            OPC_CheckType, MVT::i32,
/*2188*/            OPC_MoveParent,
/*2189*/            OPC_MoveParent,
/*2190*/            OPC_MoveParent,
/*2191*/            OPC_MoveParent,
/*2192*/            OPC_MoveParent,
/*2193*/            OPC_MoveChild, 1,
/*2195*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2198*/            OPC_MoveChild, 0,
/*2200*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2203*/            OPC_MoveChild, 0,
/*2205*/            OPC_CheckSame, 0,
/*2207*/            OPC_MoveParent,
/*2208*/            OPC_MoveChild, 1,
/*2210*/            OPC_CheckInteger, 8, 
/*2212*/            OPC_CheckType, MVT::i32,
/*2214*/            OPC_MoveParent,
/*2215*/            OPC_MoveParent,
/*2216*/            OPC_MoveParent,
/*2217*/            OPC_CheckType, MVT::i32,
/*2219*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2221*/            OPC_EmitInteger, MVT::i32, 14, 
/*2224*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2227*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2237*/          /*Scope*/ 96, /*->2334*/
/*2238*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2244*/            OPC_MoveChild, 0,
/*2246*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2249*/            OPC_MoveChild, 0,
/*2251*/            OPC_CheckSame, 0,
/*2253*/            OPC_MoveParent,
/*2254*/            OPC_MoveChild, 1,
/*2256*/            OPC_CheckInteger, 8, 
/*2258*/            OPC_CheckType, MVT::i32,
/*2260*/            OPC_MoveParent,
/*2261*/            OPC_MoveParent,
/*2262*/            OPC_MoveParent,
/*2263*/            OPC_MoveChild, 1,
/*2265*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2269*/            OPC_MoveChild, 0,
/*2271*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2274*/            OPC_MoveChild, 0,
/*2276*/            OPC_CheckSame, 0,
/*2278*/            OPC_MoveParent,
/*2279*/            OPC_MoveChild, 1,
/*2281*/            OPC_CheckInteger, 8, 
/*2283*/            OPC_CheckType, MVT::i32,
/*2285*/            OPC_MoveParent,
/*2286*/            OPC_MoveParent,
/*2287*/            OPC_MoveParent,
/*2288*/            OPC_MoveParent,
/*2289*/            OPC_MoveParent,
/*2290*/            OPC_MoveChild, 1,
/*2292*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2295*/            OPC_MoveChild, 0,
/*2297*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2300*/            OPC_MoveChild, 0,
/*2302*/            OPC_CheckSame, 0,
/*2304*/            OPC_MoveParent,
/*2305*/            OPC_MoveChild, 1,
/*2307*/            OPC_CheckInteger, 8, 
/*2309*/            OPC_CheckType, MVT::i32,
/*2311*/            OPC_MoveParent,
/*2312*/            OPC_MoveParent,
/*2313*/            OPC_MoveParent,
/*2314*/            OPC_CheckType, MVT::i32,
/*2316*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2318*/            OPC_EmitInteger, MVT::i32, 14, 
/*2321*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2324*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2334*/          0, /*End of Scope*/
/*2335*/        /*Scope*/ 96|128,1/*224*/, /*->2561*/
/*2337*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2341*/          OPC_MoveChild, 0,
/*2343*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2346*/          OPC_RecordChild0, // #0 = $Rm
/*2347*/          OPC_MoveChild, 1,
/*2349*/          OPC_CheckInteger, 8, 
/*2351*/          OPC_CheckType, MVT::i32,
/*2353*/          OPC_MoveParent,
/*2354*/          OPC_MoveParent,
/*2355*/          OPC_MoveParent,
/*2356*/          OPC_MoveChild, 1,
/*2358*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2361*/          OPC_MoveChild, 0,
/*2363*/          OPC_Scope, 97, /*->2462*/ // 2 children in Scope
/*2365*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2370*/            OPC_MoveChild, 0,
/*2372*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2375*/            OPC_MoveChild, 0,
/*2377*/            OPC_CheckSame, 0,
/*2379*/            OPC_MoveParent,
/*2380*/            OPC_MoveChild, 1,
/*2382*/            OPC_CheckInteger, 8, 
/*2384*/            OPC_CheckType, MVT::i32,
/*2386*/            OPC_MoveParent,
/*2387*/            OPC_MoveParent,
/*2388*/            OPC_MoveParent,
/*2389*/            OPC_MoveChild, 1,
/*2391*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2397*/            OPC_MoveChild, 0,
/*2399*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2402*/            OPC_MoveChild, 0,
/*2404*/            OPC_CheckSame, 0,
/*2406*/            OPC_MoveParent,
/*2407*/            OPC_MoveChild, 1,
/*2409*/            OPC_CheckInteger, 8, 
/*2411*/            OPC_CheckType, MVT::i32,
/*2413*/            OPC_MoveParent,
/*2414*/            OPC_MoveParent,
/*2415*/            OPC_MoveParent,
/*2416*/            OPC_MoveParent,
/*2417*/            OPC_MoveParent,
/*2418*/            OPC_MoveChild, 1,
/*2420*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2423*/            OPC_MoveChild, 0,
/*2425*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2428*/            OPC_MoveChild, 0,
/*2430*/            OPC_CheckSame, 0,
/*2432*/            OPC_MoveParent,
/*2433*/            OPC_MoveChild, 1,
/*2435*/            OPC_CheckInteger, 8, 
/*2437*/            OPC_CheckType, MVT::i32,
/*2439*/            OPC_MoveParent,
/*2440*/            OPC_MoveParent,
/*2441*/            OPC_MoveParent,
/*2442*/            OPC_CheckType, MVT::i32,
/*2444*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2446*/            OPC_EmitInteger, MVT::i32, 14, 
/*2449*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2452*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2462*/          /*Scope*/ 97, /*->2560*/
/*2463*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2469*/            OPC_MoveChild, 0,
/*2471*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2474*/            OPC_MoveChild, 0,
/*2476*/            OPC_CheckSame, 0,
/*2478*/            OPC_MoveParent,
/*2479*/            OPC_MoveChild, 1,
/*2481*/            OPC_CheckInteger, 8, 
/*2483*/            OPC_CheckType, MVT::i32,
/*2485*/            OPC_MoveParent,
/*2486*/            OPC_MoveParent,
/*2487*/            OPC_MoveParent,
/*2488*/            OPC_MoveChild, 1,
/*2490*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2495*/            OPC_MoveChild, 0,
/*2497*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2500*/            OPC_MoveChild, 0,
/*2502*/            OPC_CheckSame, 0,
/*2504*/            OPC_MoveParent,
/*2505*/            OPC_MoveChild, 1,
/*2507*/            OPC_CheckInteger, 8, 
/*2509*/            OPC_CheckType, MVT::i32,
/*2511*/            OPC_MoveParent,
/*2512*/            OPC_MoveParent,
/*2513*/            OPC_MoveParent,
/*2514*/            OPC_MoveParent,
/*2515*/            OPC_MoveParent,
/*2516*/            OPC_MoveChild, 1,
/*2518*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*2521*/            OPC_MoveChild, 0,
/*2523*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2526*/            OPC_MoveChild, 0,
/*2528*/            OPC_CheckSame, 0,
/*2530*/            OPC_MoveParent,
/*2531*/            OPC_MoveChild, 1,
/*2533*/            OPC_CheckInteger, 8, 
/*2535*/            OPC_CheckType, MVT::i32,
/*2537*/            OPC_MoveParent,
/*2538*/            OPC_MoveParent,
/*2539*/            OPC_MoveParent,
/*2540*/            OPC_CheckType, MVT::i32,
/*2542*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*2544*/            OPC_EmitInteger, MVT::i32, 14, 
/*2547*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2550*/            OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (REV16:i32 GPR:i32:$Rm)
/*2560*/          0, /*End of Scope*/
/*2561*/        0, /*End of Scope*/
/*2562*/      /*Scope*/ 100|128,7/*996*/, /*->3560*/
/*2564*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*2567*/        OPC_MoveChild, 0,
/*2569*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2572*/        OPC_RecordChild0, // #0 = $Rm
/*2573*/        OPC_MoveChild, 1,
/*2575*/        OPC_CheckInteger, 8, 
/*2577*/        OPC_CheckType, MVT::i32,
/*2579*/        OPC_MoveParent,
/*2580*/        OPC_MoveParent,
/*2581*/        OPC_MoveParent,
/*2582*/        OPC_MoveChild, 1,
/*2584*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2587*/        OPC_MoveChild, 0,
/*2589*/        OPC_Scope, 118|128,3/*502*/, /*->3094*/ // 4 children in Scope
/*2592*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*2595*/          OPC_MoveChild, 0,
/*2597*/          OPC_Scope, 98, /*->2697*/ // 5 children in Scope
/*2599*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2604*/            OPC_MoveChild, 0,
/*2606*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2609*/            OPC_MoveChild, 0,
/*2611*/            OPC_CheckSame, 0,
/*2613*/            OPC_MoveParent,
/*2614*/            OPC_MoveChild, 1,
/*2616*/            OPC_CheckInteger, 8, 
/*2618*/            OPC_CheckType, MVT::i32,
/*2620*/            OPC_MoveParent,
/*2621*/            OPC_MoveParent,
/*2622*/            OPC_MoveParent,
/*2623*/            OPC_MoveChild, 1,
/*2625*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2629*/            OPC_MoveChild, 0,
/*2631*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2634*/            OPC_MoveChild, 0,
/*2636*/            OPC_CheckSame, 0,
/*2638*/            OPC_MoveParent,
/*2639*/            OPC_MoveChild, 1,
/*2641*/            OPC_CheckInteger, 8, 
/*2643*/            OPC_CheckType, MVT::i32,
/*2645*/            OPC_MoveParent,
/*2646*/            OPC_MoveParent,
/*2647*/            OPC_MoveParent,
/*2648*/            OPC_MoveParent,
/*2649*/            OPC_MoveChild, 1,
/*2651*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2657*/            OPC_MoveChild, 0,
/*2659*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2662*/            OPC_MoveChild, 0,
/*2664*/            OPC_CheckSame, 0,
/*2666*/            OPC_MoveParent,
/*2667*/            OPC_MoveChild, 1,
/*2669*/            OPC_CheckInteger, 8, 
/*2671*/            OPC_CheckType, MVT::i32,
/*2673*/            OPC_MoveParent,
/*2674*/            OPC_MoveParent,
/*2675*/            OPC_MoveParent,
/*2676*/            OPC_MoveParent,
/*2677*/            OPC_CheckType, MVT::i32,
/*2679*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2681*/            OPC_EmitInteger, MVT::i32, 14, 
/*2684*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2687*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2697*/          /*Scope*/ 98, /*->2796*/
/*2698*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2702*/            OPC_MoveChild, 0,
/*2704*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2707*/            OPC_MoveChild, 0,
/*2709*/            OPC_CheckSame, 0,
/*2711*/            OPC_MoveParent,
/*2712*/            OPC_MoveChild, 1,
/*2714*/            OPC_CheckInteger, 8, 
/*2716*/            OPC_CheckType, MVT::i32,
/*2718*/            OPC_MoveParent,
/*2719*/            OPC_MoveParent,
/*2720*/            OPC_MoveParent,
/*2721*/            OPC_MoveChild, 1,
/*2723*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2729*/            OPC_MoveChild, 0,
/*2731*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2734*/            OPC_MoveChild, 0,
/*2736*/            OPC_CheckSame, 0,
/*2738*/            OPC_MoveParent,
/*2739*/            OPC_MoveChild, 1,
/*2741*/            OPC_CheckInteger, 8, 
/*2743*/            OPC_CheckType, MVT::i32,
/*2745*/            OPC_MoveParent,
/*2746*/            OPC_MoveParent,
/*2747*/            OPC_MoveParent,
/*2748*/            OPC_MoveParent,
/*2749*/            OPC_MoveChild, 1,
/*2751*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2756*/            OPC_MoveChild, 0,
/*2758*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2761*/            OPC_MoveChild, 0,
/*2763*/            OPC_CheckSame, 0,
/*2765*/            OPC_MoveParent,
/*2766*/            OPC_MoveChild, 1,
/*2768*/            OPC_CheckInteger, 8, 
/*2770*/            OPC_CheckType, MVT::i32,
/*2772*/            OPC_MoveParent,
/*2773*/            OPC_MoveParent,
/*2774*/            OPC_MoveParent,
/*2775*/            OPC_MoveParent,
/*2776*/            OPC_CheckType, MVT::i32,
/*2778*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2780*/            OPC_EmitInteger, MVT::i32, 14, 
/*2783*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2786*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2796*/          /*Scope*/ 98, /*->2895*/
/*2797*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2803*/            OPC_MoveChild, 0,
/*2805*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2808*/            OPC_MoveChild, 0,
/*2810*/            OPC_CheckSame, 0,
/*2812*/            OPC_MoveParent,
/*2813*/            OPC_MoveChild, 1,
/*2815*/            OPC_CheckInteger, 8, 
/*2817*/            OPC_CheckType, MVT::i32,
/*2819*/            OPC_MoveParent,
/*2820*/            OPC_MoveParent,
/*2821*/            OPC_MoveParent,
/*2822*/            OPC_MoveChild, 1,
/*2824*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2828*/            OPC_MoveChild, 0,
/*2830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2833*/            OPC_MoveChild, 0,
/*2835*/            OPC_CheckSame, 0,
/*2837*/            OPC_MoveParent,
/*2838*/            OPC_MoveChild, 1,
/*2840*/            OPC_CheckInteger, 8, 
/*2842*/            OPC_CheckType, MVT::i32,
/*2844*/            OPC_MoveParent,
/*2845*/            OPC_MoveParent,
/*2846*/            OPC_MoveParent,
/*2847*/            OPC_MoveParent,
/*2848*/            OPC_MoveChild, 1,
/*2850*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2855*/            OPC_MoveChild, 0,
/*2857*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2860*/            OPC_MoveChild, 0,
/*2862*/            OPC_CheckSame, 0,
/*2864*/            OPC_MoveParent,
/*2865*/            OPC_MoveChild, 1,
/*2867*/            OPC_CheckInteger, 8, 
/*2869*/            OPC_CheckType, MVT::i32,
/*2871*/            OPC_MoveParent,
/*2872*/            OPC_MoveParent,
/*2873*/            OPC_MoveParent,
/*2874*/            OPC_MoveParent,
/*2875*/            OPC_CheckType, MVT::i32,
/*2877*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2879*/            OPC_EmitInteger, MVT::i32, 14, 
/*2882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2885*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2895*/          /*Scope*/ 98, /*->2994*/
/*2896*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*2901*/            OPC_MoveChild, 0,
/*2903*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*2906*/            OPC_MoveChild, 0,
/*2908*/            OPC_CheckSame, 0,
/*2910*/            OPC_MoveParent,
/*2911*/            OPC_MoveChild, 1,
/*2913*/            OPC_CheckInteger, 8, 
/*2915*/            OPC_CheckType, MVT::i32,
/*2917*/            OPC_MoveParent,
/*2918*/            OPC_MoveParent,
/*2919*/            OPC_MoveParent,
/*2920*/            OPC_MoveChild, 1,
/*2922*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*2928*/            OPC_MoveChild, 0,
/*2930*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2933*/            OPC_MoveChild, 0,
/*2935*/            OPC_CheckSame, 0,
/*2937*/            OPC_MoveParent,
/*2938*/            OPC_MoveChild, 1,
/*2940*/            OPC_CheckInteger, 8, 
/*2942*/            OPC_CheckType, MVT::i32,
/*2944*/            OPC_MoveParent,
/*2945*/            OPC_MoveParent,
/*2946*/            OPC_MoveParent,
/*2947*/            OPC_MoveParent,
/*2948*/            OPC_MoveChild, 1,
/*2950*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*2954*/            OPC_MoveChild, 0,
/*2956*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*2959*/            OPC_MoveChild, 0,
/*2961*/            OPC_CheckSame, 0,
/*2963*/            OPC_MoveParent,
/*2964*/            OPC_MoveChild, 1,
/*2966*/            OPC_CheckInteger, 8, 
/*2968*/            OPC_CheckType, MVT::i32,
/*2970*/            OPC_MoveParent,
/*2971*/            OPC_MoveParent,
/*2972*/            OPC_MoveParent,
/*2973*/            OPC_MoveParent,
/*2974*/            OPC_CheckType, MVT::i32,
/*2976*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*2978*/            OPC_EmitInteger, MVT::i32, 14, 
/*2981*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2984*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*2994*/          /*Scope*/ 98, /*->3093*/
/*2995*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3001*/            OPC_MoveChild, 0,
/*3003*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3006*/            OPC_MoveChild, 0,
/*3008*/            OPC_CheckSame, 0,
/*3010*/            OPC_MoveParent,
/*3011*/            OPC_MoveChild, 1,
/*3013*/            OPC_CheckInteger, 8, 
/*3015*/            OPC_CheckType, MVT::i32,
/*3017*/            OPC_MoveParent,
/*3018*/            OPC_MoveParent,
/*3019*/            OPC_MoveParent,
/*3020*/            OPC_MoveChild, 1,
/*3022*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3027*/            OPC_MoveChild, 0,
/*3029*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3032*/            OPC_MoveChild, 0,
/*3034*/            OPC_CheckSame, 0,
/*3036*/            OPC_MoveParent,
/*3037*/            OPC_MoveChild, 1,
/*3039*/            OPC_CheckInteger, 8, 
/*3041*/            OPC_CheckType, MVT::i32,
/*3043*/            OPC_MoveParent,
/*3044*/            OPC_MoveParent,
/*3045*/            OPC_MoveParent,
/*3046*/            OPC_MoveParent,
/*3047*/            OPC_MoveChild, 1,
/*3049*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3053*/            OPC_MoveChild, 0,
/*3055*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3058*/            OPC_MoveChild, 0,
/*3060*/            OPC_CheckSame, 0,
/*3062*/            OPC_MoveParent,
/*3063*/            OPC_MoveChild, 1,
/*3065*/            OPC_CheckInteger, 8, 
/*3067*/            OPC_CheckType, MVT::i32,
/*3069*/            OPC_MoveParent,
/*3070*/            OPC_MoveParent,
/*3071*/            OPC_MoveParent,
/*3072*/            OPC_MoveParent,
/*3073*/            OPC_CheckType, MVT::i32,
/*3075*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3077*/            OPC_EmitInteger, MVT::i32, 14, 
/*3080*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3083*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3093*/          0, /*End of Scope*/
/*3094*/        /*Scope*/ 50|128,1/*178*/, /*->3274*/
/*3096*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3102*/          OPC_MoveChild, 0,
/*3104*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3107*/          OPC_MoveChild, 0,
/*3109*/          OPC_CheckSame, 0,
/*3111*/          OPC_MoveParent,
/*3112*/          OPC_MoveChild, 1,
/*3114*/          OPC_CheckInteger, 8, 
/*3116*/          OPC_CheckType, MVT::i32,
/*3118*/          OPC_MoveParent,
/*3119*/          OPC_MoveParent,
/*3120*/          OPC_MoveParent,
/*3121*/          OPC_MoveChild, 1,
/*3123*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3126*/          OPC_MoveChild, 0,
/*3128*/          OPC_Scope, 71, /*->3201*/ // 2 children in Scope
/*3130*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3134*/            OPC_MoveChild, 0,
/*3136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3139*/            OPC_MoveChild, 0,
/*3141*/            OPC_CheckSame, 0,
/*3143*/            OPC_MoveParent,
/*3144*/            OPC_MoveChild, 1,
/*3146*/            OPC_CheckInteger, 8, 
/*3148*/            OPC_CheckType, MVT::i32,
/*3150*/            OPC_MoveParent,
/*3151*/            OPC_MoveParent,
/*3152*/            OPC_MoveParent,
/*3153*/            OPC_MoveChild, 1,
/*3155*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3160*/            OPC_MoveChild, 0,
/*3162*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3165*/            OPC_MoveChild, 0,
/*3167*/            OPC_CheckSame, 0,
/*3169*/            OPC_MoveParent,
/*3170*/            OPC_MoveChild, 1,
/*3172*/            OPC_CheckInteger, 8, 
/*3174*/            OPC_CheckType, MVT::i32,
/*3176*/            OPC_MoveParent,
/*3177*/            OPC_MoveParent,
/*3178*/            OPC_MoveParent,
/*3179*/            OPC_MoveParent,
/*3180*/            OPC_MoveParent,
/*3181*/            OPC_CheckType, MVT::i32,
/*3183*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3185*/            OPC_EmitInteger, MVT::i32, 14, 
/*3188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3201*/          /*Scope*/ 71, /*->3273*/
/*3202*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3207*/            OPC_MoveChild, 0,
/*3209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3212*/            OPC_MoveChild, 0,
/*3214*/            OPC_CheckSame, 0,
/*3216*/            OPC_MoveParent,
/*3217*/            OPC_MoveChild, 1,
/*3219*/            OPC_CheckInteger, 8, 
/*3221*/            OPC_CheckType, MVT::i32,
/*3223*/            OPC_MoveParent,
/*3224*/            OPC_MoveParent,
/*3225*/            OPC_MoveParent,
/*3226*/            OPC_MoveChild, 1,
/*3228*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3232*/            OPC_MoveChild, 0,
/*3234*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3237*/            OPC_MoveChild, 0,
/*3239*/            OPC_CheckSame, 0,
/*3241*/            OPC_MoveParent,
/*3242*/            OPC_MoveChild, 1,
/*3244*/            OPC_CheckInteger, 8, 
/*3246*/            OPC_CheckType, MVT::i32,
/*3248*/            OPC_MoveParent,
/*3249*/            OPC_MoveParent,
/*3250*/            OPC_MoveParent,
/*3251*/            OPC_MoveParent,
/*3252*/            OPC_MoveParent,
/*3253*/            OPC_CheckType, MVT::i32,
/*3255*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3257*/            OPC_EmitInteger, MVT::i32, 14, 
/*3260*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3263*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3273*/          0, /*End of Scope*/
/*3274*/        /*Scope*/ 51|128,1/*179*/, /*->3455*/
/*3276*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3281*/          OPC_MoveChild, 0,
/*3283*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3286*/          OPC_MoveChild, 0,
/*3288*/          OPC_CheckSame, 0,
/*3290*/          OPC_MoveParent,
/*3291*/          OPC_MoveChild, 1,
/*3293*/          OPC_CheckInteger, 8, 
/*3295*/          OPC_CheckType, MVT::i32,
/*3297*/          OPC_MoveParent,
/*3298*/          OPC_MoveParent,
/*3299*/          OPC_MoveParent,
/*3300*/          OPC_MoveChild, 1,
/*3302*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3305*/          OPC_MoveChild, 0,
/*3307*/          OPC_Scope, 72, /*->3381*/ // 2 children in Scope
/*3309*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3313*/            OPC_MoveChild, 0,
/*3315*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3318*/            OPC_MoveChild, 0,
/*3320*/            OPC_CheckSame, 0,
/*3322*/            OPC_MoveParent,
/*3323*/            OPC_MoveChild, 1,
/*3325*/            OPC_CheckInteger, 8, 
/*3327*/            OPC_CheckType, MVT::i32,
/*3329*/            OPC_MoveParent,
/*3330*/            OPC_MoveParent,
/*3331*/            OPC_MoveParent,
/*3332*/            OPC_MoveChild, 1,
/*3334*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3340*/            OPC_MoveChild, 0,
/*3342*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3345*/            OPC_MoveChild, 0,
/*3347*/            OPC_CheckSame, 0,
/*3349*/            OPC_MoveParent,
/*3350*/            OPC_MoveChild, 1,
/*3352*/            OPC_CheckInteger, 8, 
/*3354*/            OPC_CheckType, MVT::i32,
/*3356*/            OPC_MoveParent,
/*3357*/            OPC_MoveParent,
/*3358*/            OPC_MoveParent,
/*3359*/            OPC_MoveParent,
/*3360*/            OPC_MoveParent,
/*3361*/            OPC_CheckType, MVT::i32,
/*3363*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3365*/            OPC_EmitInteger, MVT::i32, 14, 
/*3368*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3371*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3381*/          /*Scope*/ 72, /*->3454*/
/*3382*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3388*/            OPC_MoveChild, 0,
/*3390*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3393*/            OPC_MoveChild, 0,
/*3395*/            OPC_CheckSame, 0,
/*3397*/            OPC_MoveParent,
/*3398*/            OPC_MoveChild, 1,
/*3400*/            OPC_CheckInteger, 8, 
/*3402*/            OPC_CheckType, MVT::i32,
/*3404*/            OPC_MoveParent,
/*3405*/            OPC_MoveParent,
/*3406*/            OPC_MoveParent,
/*3407*/            OPC_MoveChild, 1,
/*3409*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3413*/            OPC_MoveChild, 0,
/*3415*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3418*/            OPC_MoveChild, 0,
/*3420*/            OPC_CheckSame, 0,
/*3422*/            OPC_MoveParent,
/*3423*/            OPC_MoveChild, 1,
/*3425*/            OPC_CheckInteger, 8, 
/*3427*/            OPC_CheckType, MVT::i32,
/*3429*/            OPC_MoveParent,
/*3430*/            OPC_MoveParent,
/*3431*/            OPC_MoveParent,
/*3432*/            OPC_MoveParent,
/*3433*/            OPC_MoveParent,
/*3434*/            OPC_CheckType, MVT::i32,
/*3436*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3438*/            OPC_EmitInteger, MVT::i32, 14, 
/*3441*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3444*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3454*/          0, /*End of Scope*/
/*3455*/        /*Scope*/ 103, /*->3559*/
/*3456*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3460*/          OPC_MoveChild, 0,
/*3462*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3465*/          OPC_MoveChild, 0,
/*3467*/          OPC_CheckSame, 0,
/*3469*/          OPC_MoveParent,
/*3470*/          OPC_MoveChild, 1,
/*3472*/          OPC_CheckInteger, 8, 
/*3474*/          OPC_CheckType, MVT::i32,
/*3476*/          OPC_MoveParent,
/*3477*/          OPC_MoveParent,
/*3478*/          OPC_MoveParent,
/*3479*/          OPC_MoveChild, 1,
/*3481*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3484*/          OPC_MoveChild, 0,
/*3486*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3492*/          OPC_MoveChild, 0,
/*3494*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3497*/          OPC_MoveChild, 0,
/*3499*/          OPC_CheckSame, 0,
/*3501*/          OPC_MoveParent,
/*3502*/          OPC_MoveChild, 1,
/*3504*/          OPC_CheckInteger, 8, 
/*3506*/          OPC_CheckType, MVT::i32,
/*3508*/          OPC_MoveParent,
/*3509*/          OPC_MoveParent,
/*3510*/          OPC_MoveParent,
/*3511*/          OPC_MoveChild, 1,
/*3513*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3518*/          OPC_MoveChild, 0,
/*3520*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3523*/          OPC_MoveChild, 0,
/*3525*/          OPC_CheckSame, 0,
/*3527*/          OPC_MoveParent,
/*3528*/          OPC_MoveChild, 1,
/*3530*/          OPC_CheckInteger, 8, 
/*3532*/          OPC_CheckType, MVT::i32,
/*3534*/          OPC_MoveParent,
/*3535*/          OPC_MoveParent,
/*3536*/          OPC_MoveParent,
/*3537*/          OPC_MoveParent,
/*3538*/          OPC_MoveParent,
/*3539*/          OPC_CheckType, MVT::i32,
/*3541*/          OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3543*/          OPC_EmitInteger, MVT::i32, 14, 
/*3546*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3549*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3559*/        0, /*End of Scope*/
/*3560*/      /*Scope*/ 125|128,10/*1405*/, /*->4967*/
/*3562*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3565*/        OPC_MoveChild, 0,
/*3567*/        OPC_Scope, 81|128,5/*721*/, /*->4291*/ // 4 children in Scope
/*3570*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*3573*/          OPC_MoveChild, 0,
/*3575*/          OPC_Scope, 118, /*->3695*/ // 6 children in Scope
/*3577*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3581*/            OPC_MoveChild, 0,
/*3583*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3586*/            OPC_RecordChild0, // #0 = $Rm
/*3587*/            OPC_MoveChild, 1,
/*3589*/            OPC_CheckInteger, 8, 
/*3591*/            OPC_CheckType, MVT::i32,
/*3593*/            OPC_MoveParent,
/*3594*/            OPC_MoveParent,
/*3595*/            OPC_MoveParent,
/*3596*/            OPC_MoveChild, 1,
/*3598*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3603*/            OPC_MoveChild, 0,
/*3605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3608*/            OPC_MoveChild, 0,
/*3610*/            OPC_CheckSame, 0,
/*3612*/            OPC_MoveParent,
/*3613*/            OPC_MoveChild, 1,
/*3615*/            OPC_CheckInteger, 8, 
/*3617*/            OPC_CheckType, MVT::i32,
/*3619*/            OPC_MoveParent,
/*3620*/            OPC_MoveParent,
/*3621*/            OPC_MoveParent,
/*3622*/            OPC_MoveParent,
/*3623*/            OPC_MoveChild, 1,
/*3625*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3631*/            OPC_MoveChild, 0,
/*3633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3636*/            OPC_MoveChild, 0,
/*3638*/            OPC_CheckSame, 0,
/*3640*/            OPC_MoveParent,
/*3641*/            OPC_MoveChild, 1,
/*3643*/            OPC_CheckInteger, 8, 
/*3645*/            OPC_CheckType, MVT::i32,
/*3647*/            OPC_MoveParent,
/*3648*/            OPC_MoveParent,
/*3649*/            OPC_MoveParent,
/*3650*/            OPC_MoveParent,
/*3651*/            OPC_MoveChild, 1,
/*3653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3656*/            OPC_MoveChild, 0,
/*3658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3661*/            OPC_MoveChild, 0,
/*3663*/            OPC_CheckSame, 0,
/*3665*/            OPC_MoveParent,
/*3666*/            OPC_MoveChild, 1,
/*3668*/            OPC_CheckInteger, 8, 
/*3670*/            OPC_CheckType, MVT::i32,
/*3672*/            OPC_MoveParent,
/*3673*/            OPC_MoveParent,
/*3674*/            OPC_MoveParent,
/*3675*/            OPC_CheckType, MVT::i32,
/*3677*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3679*/            OPC_EmitInteger, MVT::i32, 14, 
/*3682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3695*/          /*Scope*/ 118, /*->3814*/
/*3696*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3701*/            OPC_MoveChild, 0,
/*3703*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3706*/            OPC_RecordChild0, // #0 = $Rm
/*3707*/            OPC_MoveChild, 1,
/*3709*/            OPC_CheckInteger, 8, 
/*3711*/            OPC_CheckType, MVT::i32,
/*3713*/            OPC_MoveParent,
/*3714*/            OPC_MoveParent,
/*3715*/            OPC_MoveParent,
/*3716*/            OPC_MoveChild, 1,
/*3718*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3722*/            OPC_MoveChild, 0,
/*3724*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3727*/            OPC_MoveChild, 0,
/*3729*/            OPC_CheckSame, 0,
/*3731*/            OPC_MoveParent,
/*3732*/            OPC_MoveChild, 1,
/*3734*/            OPC_CheckInteger, 8, 
/*3736*/            OPC_CheckType, MVT::i32,
/*3738*/            OPC_MoveParent,
/*3739*/            OPC_MoveParent,
/*3740*/            OPC_MoveParent,
/*3741*/            OPC_MoveParent,
/*3742*/            OPC_MoveChild, 1,
/*3744*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3750*/            OPC_MoveChild, 0,
/*3752*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3755*/            OPC_MoveChild, 0,
/*3757*/            OPC_CheckSame, 0,
/*3759*/            OPC_MoveParent,
/*3760*/            OPC_MoveChild, 1,
/*3762*/            OPC_CheckInteger, 8, 
/*3764*/            OPC_CheckType, MVT::i32,
/*3766*/            OPC_MoveParent,
/*3767*/            OPC_MoveParent,
/*3768*/            OPC_MoveParent,
/*3769*/            OPC_MoveParent,
/*3770*/            OPC_MoveChild, 1,
/*3772*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3775*/            OPC_MoveChild, 0,
/*3777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3780*/            OPC_MoveChild, 0,
/*3782*/            OPC_CheckSame, 0,
/*3784*/            OPC_MoveParent,
/*3785*/            OPC_MoveChild, 1,
/*3787*/            OPC_CheckInteger, 8, 
/*3789*/            OPC_CheckType, MVT::i32,
/*3791*/            OPC_MoveParent,
/*3792*/            OPC_MoveParent,
/*3793*/            OPC_MoveParent,
/*3794*/            OPC_CheckType, MVT::i32,
/*3796*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3798*/            OPC_EmitInteger, MVT::i32, 14, 
/*3801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3804*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3814*/          /*Scope*/ 118, /*->3933*/
/*3815*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3819*/            OPC_MoveChild, 0,
/*3821*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3824*/            OPC_RecordChild0, // #0 = $Rm
/*3825*/            OPC_MoveChild, 1,
/*3827*/            OPC_CheckInteger, 8, 
/*3829*/            OPC_CheckType, MVT::i32,
/*3831*/            OPC_MoveParent,
/*3832*/            OPC_MoveParent,
/*3833*/            OPC_MoveParent,
/*3834*/            OPC_MoveChild, 1,
/*3836*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3842*/            OPC_MoveChild, 0,
/*3844*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3847*/            OPC_MoveChild, 0,
/*3849*/            OPC_CheckSame, 0,
/*3851*/            OPC_MoveParent,
/*3852*/            OPC_MoveChild, 1,
/*3854*/            OPC_CheckInteger, 8, 
/*3856*/            OPC_CheckType, MVT::i32,
/*3858*/            OPC_MoveParent,
/*3859*/            OPC_MoveParent,
/*3860*/            OPC_MoveParent,
/*3861*/            OPC_MoveParent,
/*3862*/            OPC_MoveChild, 1,
/*3864*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3869*/            OPC_MoveChild, 0,
/*3871*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3874*/            OPC_MoveChild, 0,
/*3876*/            OPC_CheckSame, 0,
/*3878*/            OPC_MoveParent,
/*3879*/            OPC_MoveChild, 1,
/*3881*/            OPC_CheckInteger, 8, 
/*3883*/            OPC_CheckType, MVT::i32,
/*3885*/            OPC_MoveParent,
/*3886*/            OPC_MoveParent,
/*3887*/            OPC_MoveParent,
/*3888*/            OPC_MoveParent,
/*3889*/            OPC_MoveChild, 1,
/*3891*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*3894*/            OPC_MoveChild, 0,
/*3896*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3899*/            OPC_MoveChild, 0,
/*3901*/            OPC_CheckSame, 0,
/*3903*/            OPC_MoveParent,
/*3904*/            OPC_MoveChild, 1,
/*3906*/            OPC_CheckInteger, 8, 
/*3908*/            OPC_CheckType, MVT::i32,
/*3910*/            OPC_MoveParent,
/*3911*/            OPC_MoveParent,
/*3912*/            OPC_MoveParent,
/*3913*/            OPC_CheckType, MVT::i32,
/*3915*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*3917*/            OPC_EmitInteger, MVT::i32, 14, 
/*3920*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3923*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*3933*/          /*Scope*/ 118, /*->4052*/
/*3934*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*3940*/            OPC_MoveChild, 0,
/*3942*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3945*/            OPC_RecordChild0, // #0 = $Rm
/*3946*/            OPC_MoveChild, 1,
/*3948*/            OPC_CheckInteger, 8, 
/*3950*/            OPC_CheckType, MVT::i32,
/*3952*/            OPC_MoveParent,
/*3953*/            OPC_MoveParent,
/*3954*/            OPC_MoveParent,
/*3955*/            OPC_MoveChild, 1,
/*3957*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*3961*/            OPC_MoveChild, 0,
/*3963*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*3966*/            OPC_MoveChild, 0,
/*3968*/            OPC_CheckSame, 0,
/*3970*/            OPC_MoveParent,
/*3971*/            OPC_MoveChild, 1,
/*3973*/            OPC_CheckInteger, 8, 
/*3975*/            OPC_CheckType, MVT::i32,
/*3977*/            OPC_MoveParent,
/*3978*/            OPC_MoveParent,
/*3979*/            OPC_MoveParent,
/*3980*/            OPC_MoveParent,
/*3981*/            OPC_MoveChild, 1,
/*3983*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*3988*/            OPC_MoveChild, 0,
/*3990*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*3993*/            OPC_MoveChild, 0,
/*3995*/            OPC_CheckSame, 0,
/*3997*/            OPC_MoveParent,
/*3998*/            OPC_MoveChild, 1,
/*4000*/            OPC_CheckInteger, 8, 
/*4002*/            OPC_CheckType, MVT::i32,
/*4004*/            OPC_MoveParent,
/*4005*/            OPC_MoveParent,
/*4006*/            OPC_MoveParent,
/*4007*/            OPC_MoveParent,
/*4008*/            OPC_MoveChild, 1,
/*4010*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4013*/            OPC_MoveChild, 0,
/*4015*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4018*/            OPC_MoveChild, 0,
/*4020*/            OPC_CheckSame, 0,
/*4022*/            OPC_MoveParent,
/*4023*/            OPC_MoveChild, 1,
/*4025*/            OPC_CheckInteger, 8, 
/*4027*/            OPC_CheckType, MVT::i32,
/*4029*/            OPC_MoveParent,
/*4030*/            OPC_MoveParent,
/*4031*/            OPC_MoveParent,
/*4032*/            OPC_CheckType, MVT::i32,
/*4034*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4036*/            OPC_EmitInteger, MVT::i32, 14, 
/*4039*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4042*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4052*/          /*Scope*/ 118, /*->4171*/
/*4053*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4058*/            OPC_MoveChild, 0,
/*4060*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4063*/            OPC_RecordChild0, // #0 = $Rm
/*4064*/            OPC_MoveChild, 1,
/*4066*/            OPC_CheckInteger, 8, 
/*4068*/            OPC_CheckType, MVT::i32,
/*4070*/            OPC_MoveParent,
/*4071*/            OPC_MoveParent,
/*4072*/            OPC_MoveParent,
/*4073*/            OPC_MoveChild, 1,
/*4075*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4081*/            OPC_MoveChild, 0,
/*4083*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4086*/            OPC_MoveChild, 0,
/*4088*/            OPC_CheckSame, 0,
/*4090*/            OPC_MoveParent,
/*4091*/            OPC_MoveChild, 1,
/*4093*/            OPC_CheckInteger, 8, 
/*4095*/            OPC_CheckType, MVT::i32,
/*4097*/            OPC_MoveParent,
/*4098*/            OPC_MoveParent,
/*4099*/            OPC_MoveParent,
/*4100*/            OPC_MoveParent,
/*4101*/            OPC_MoveChild, 1,
/*4103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4107*/            OPC_MoveChild, 0,
/*4109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4112*/            OPC_MoveChild, 0,
/*4114*/            OPC_CheckSame, 0,
/*4116*/            OPC_MoveParent,
/*4117*/            OPC_MoveChild, 1,
/*4119*/            OPC_CheckInteger, 8, 
/*4121*/            OPC_CheckType, MVT::i32,
/*4123*/            OPC_MoveParent,
/*4124*/            OPC_MoveParent,
/*4125*/            OPC_MoveParent,
/*4126*/            OPC_MoveParent,
/*4127*/            OPC_MoveChild, 1,
/*4129*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4132*/            OPC_MoveChild, 0,
/*4134*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4137*/            OPC_MoveChild, 0,
/*4139*/            OPC_CheckSame, 0,
/*4141*/            OPC_MoveParent,
/*4142*/            OPC_MoveChild, 1,
/*4144*/            OPC_CheckInteger, 8, 
/*4146*/            OPC_CheckType, MVT::i32,
/*4148*/            OPC_MoveParent,
/*4149*/            OPC_MoveParent,
/*4150*/            OPC_MoveParent,
/*4151*/            OPC_CheckType, MVT::i32,
/*4153*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4155*/            OPC_EmitInteger, MVT::i32, 14, 
/*4158*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4161*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4171*/          /*Scope*/ 118, /*->4290*/
/*4172*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4178*/            OPC_MoveChild, 0,
/*4180*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4183*/            OPC_RecordChild0, // #0 = $Rm
/*4184*/            OPC_MoveChild, 1,
/*4186*/            OPC_CheckInteger, 8, 
/*4188*/            OPC_CheckType, MVT::i32,
/*4190*/            OPC_MoveParent,
/*4191*/            OPC_MoveParent,
/*4192*/            OPC_MoveParent,
/*4193*/            OPC_MoveChild, 1,
/*4195*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4200*/            OPC_MoveChild, 0,
/*4202*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4205*/            OPC_MoveChild, 0,
/*4207*/            OPC_CheckSame, 0,
/*4209*/            OPC_MoveParent,
/*4210*/            OPC_MoveChild, 1,
/*4212*/            OPC_CheckInteger, 8, 
/*4214*/            OPC_CheckType, MVT::i32,
/*4216*/            OPC_MoveParent,
/*4217*/            OPC_MoveParent,
/*4218*/            OPC_MoveParent,
/*4219*/            OPC_MoveParent,
/*4220*/            OPC_MoveChild, 1,
/*4222*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4226*/            OPC_MoveChild, 0,
/*4228*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4231*/            OPC_MoveChild, 0,
/*4233*/            OPC_CheckSame, 0,
/*4235*/            OPC_MoveParent,
/*4236*/            OPC_MoveChild, 1,
/*4238*/            OPC_CheckInteger, 8, 
/*4240*/            OPC_CheckType, MVT::i32,
/*4242*/            OPC_MoveParent,
/*4243*/            OPC_MoveParent,
/*4244*/            OPC_MoveParent,
/*4245*/            OPC_MoveParent,
/*4246*/            OPC_MoveChild, 1,
/*4248*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4251*/            OPC_MoveChild, 0,
/*4253*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4256*/            OPC_MoveChild, 0,
/*4258*/            OPC_CheckSame, 0,
/*4260*/            OPC_MoveParent,
/*4261*/            OPC_MoveChild, 1,
/*4263*/            OPC_CheckInteger, 8, 
/*4265*/            OPC_CheckType, MVT::i32,
/*4267*/            OPC_MoveParent,
/*4268*/            OPC_MoveParent,
/*4269*/            OPC_MoveParent,
/*4270*/            OPC_CheckType, MVT::i32,
/*4272*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4274*/            OPC_EmitInteger, MVT::i32, 14, 
/*4277*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4280*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4290*/          0, /*End of Scope*/
/*4291*/        /*Scope*/ 94|128,1/*222*/, /*->4515*/
/*4293*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4299*/          OPC_MoveChild, 0,
/*4301*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4304*/          OPC_RecordChild0, // #0 = $Rm
/*4305*/          OPC_MoveChild, 1,
/*4307*/          OPC_CheckInteger, 8, 
/*4309*/          OPC_CheckType, MVT::i32,
/*4311*/          OPC_MoveParent,
/*4312*/          OPC_MoveParent,
/*4313*/          OPC_MoveParent,
/*4314*/          OPC_MoveChild, 1,
/*4316*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4319*/          OPC_MoveChild, 0,
/*4321*/          OPC_Scope, 95, /*->4418*/ // 2 children in Scope
/*4323*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4327*/            OPC_MoveChild, 0,
/*4329*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4332*/            OPC_MoveChild, 0,
/*4334*/            OPC_CheckSame, 0,
/*4336*/            OPC_MoveParent,
/*4337*/            OPC_MoveChild, 1,
/*4339*/            OPC_CheckInteger, 8, 
/*4341*/            OPC_CheckType, MVT::i32,
/*4343*/            OPC_MoveParent,
/*4344*/            OPC_MoveParent,
/*4345*/            OPC_MoveParent,
/*4346*/            OPC_MoveChild, 1,
/*4348*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4353*/            OPC_MoveChild, 0,
/*4355*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4358*/            OPC_MoveChild, 0,
/*4360*/            OPC_CheckSame, 0,
/*4362*/            OPC_MoveParent,
/*4363*/            OPC_MoveChild, 1,
/*4365*/            OPC_CheckInteger, 8, 
/*4367*/            OPC_CheckType, MVT::i32,
/*4369*/            OPC_MoveParent,
/*4370*/            OPC_MoveParent,
/*4371*/            OPC_MoveParent,
/*4372*/            OPC_MoveParent,
/*4373*/            OPC_MoveParent,
/*4374*/            OPC_MoveChild, 1,
/*4376*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4379*/            OPC_MoveChild, 0,
/*4381*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4384*/            OPC_MoveChild, 0,
/*4386*/            OPC_CheckSame, 0,
/*4388*/            OPC_MoveParent,
/*4389*/            OPC_MoveChild, 1,
/*4391*/            OPC_CheckInteger, 8, 
/*4393*/            OPC_CheckType, MVT::i32,
/*4395*/            OPC_MoveParent,
/*4396*/            OPC_MoveParent,
/*4397*/            OPC_MoveParent,
/*4398*/            OPC_CheckType, MVT::i32,
/*4400*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4402*/            OPC_EmitInteger, MVT::i32, 14, 
/*4405*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4408*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4418*/          /*Scope*/ 95, /*->4514*/
/*4419*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4424*/            OPC_MoveChild, 0,
/*4426*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4429*/            OPC_MoveChild, 0,
/*4431*/            OPC_CheckSame, 0,
/*4433*/            OPC_MoveParent,
/*4434*/            OPC_MoveChild, 1,
/*4436*/            OPC_CheckInteger, 8, 
/*4438*/            OPC_CheckType, MVT::i32,
/*4440*/            OPC_MoveParent,
/*4441*/            OPC_MoveParent,
/*4442*/            OPC_MoveParent,
/*4443*/            OPC_MoveChild, 1,
/*4445*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4449*/            OPC_MoveChild, 0,
/*4451*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4454*/            OPC_MoveChild, 0,
/*4456*/            OPC_CheckSame, 0,
/*4458*/            OPC_MoveParent,
/*4459*/            OPC_MoveChild, 1,
/*4461*/            OPC_CheckInteger, 8, 
/*4463*/            OPC_CheckType, MVT::i32,
/*4465*/            OPC_MoveParent,
/*4466*/            OPC_MoveParent,
/*4467*/            OPC_MoveParent,
/*4468*/            OPC_MoveParent,
/*4469*/            OPC_MoveParent,
/*4470*/            OPC_MoveChild, 1,
/*4472*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4475*/            OPC_MoveChild, 0,
/*4477*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4480*/            OPC_MoveChild, 0,
/*4482*/            OPC_CheckSame, 0,
/*4484*/            OPC_MoveParent,
/*4485*/            OPC_MoveChild, 1,
/*4487*/            OPC_CheckInteger, 8, 
/*4489*/            OPC_CheckType, MVT::i32,
/*4491*/            OPC_MoveParent,
/*4492*/            OPC_MoveParent,
/*4493*/            OPC_MoveParent,
/*4494*/            OPC_CheckType, MVT::i32,
/*4496*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4498*/            OPC_EmitInteger, MVT::i32, 14, 
/*4501*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4504*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4514*/          0, /*End of Scope*/
/*4515*/        /*Scope*/ 95|128,1/*223*/, /*->4740*/
/*4517*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4522*/          OPC_MoveChild, 0,
/*4524*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4527*/          OPC_RecordChild0, // #0 = $Rm
/*4528*/          OPC_MoveChild, 1,
/*4530*/          OPC_CheckInteger, 8, 
/*4532*/          OPC_CheckType, MVT::i32,
/*4534*/          OPC_MoveParent,
/*4535*/          OPC_MoveParent,
/*4536*/          OPC_MoveParent,
/*4537*/          OPC_MoveChild, 1,
/*4539*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4542*/          OPC_MoveChild, 0,
/*4544*/          OPC_Scope, 96, /*->4642*/ // 2 children in Scope
/*4546*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4550*/            OPC_MoveChild, 0,
/*4552*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4555*/            OPC_MoveChild, 0,
/*4557*/            OPC_CheckSame, 0,
/*4559*/            OPC_MoveParent,
/*4560*/            OPC_MoveChild, 1,
/*4562*/            OPC_CheckInteger, 8, 
/*4564*/            OPC_CheckType, MVT::i32,
/*4566*/            OPC_MoveParent,
/*4567*/            OPC_MoveParent,
/*4568*/            OPC_MoveParent,
/*4569*/            OPC_MoveChild, 1,
/*4571*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4577*/            OPC_MoveChild, 0,
/*4579*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4582*/            OPC_MoveChild, 0,
/*4584*/            OPC_CheckSame, 0,
/*4586*/            OPC_MoveParent,
/*4587*/            OPC_MoveChild, 1,
/*4589*/            OPC_CheckInteger, 8, 
/*4591*/            OPC_CheckType, MVT::i32,
/*4593*/            OPC_MoveParent,
/*4594*/            OPC_MoveParent,
/*4595*/            OPC_MoveParent,
/*4596*/            OPC_MoveParent,
/*4597*/            OPC_MoveParent,
/*4598*/            OPC_MoveChild, 1,
/*4600*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4603*/            OPC_MoveChild, 0,
/*4605*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4608*/            OPC_MoveChild, 0,
/*4610*/            OPC_CheckSame, 0,
/*4612*/            OPC_MoveParent,
/*4613*/            OPC_MoveChild, 1,
/*4615*/            OPC_CheckInteger, 8, 
/*4617*/            OPC_CheckType, MVT::i32,
/*4619*/            OPC_MoveParent,
/*4620*/            OPC_MoveParent,
/*4621*/            OPC_MoveParent,
/*4622*/            OPC_CheckType, MVT::i32,
/*4624*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4626*/            OPC_EmitInteger, MVT::i32, 14, 
/*4629*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4632*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4642*/          /*Scope*/ 96, /*->4739*/
/*4643*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4649*/            OPC_MoveChild, 0,
/*4651*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4654*/            OPC_MoveChild, 0,
/*4656*/            OPC_CheckSame, 0,
/*4658*/            OPC_MoveParent,
/*4659*/            OPC_MoveChild, 1,
/*4661*/            OPC_CheckInteger, 8, 
/*4663*/            OPC_CheckType, MVT::i32,
/*4665*/            OPC_MoveParent,
/*4666*/            OPC_MoveParent,
/*4667*/            OPC_MoveParent,
/*4668*/            OPC_MoveChild, 1,
/*4670*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4674*/            OPC_MoveChild, 0,
/*4676*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4679*/            OPC_MoveChild, 0,
/*4681*/            OPC_CheckSame, 0,
/*4683*/            OPC_MoveParent,
/*4684*/            OPC_MoveChild, 1,
/*4686*/            OPC_CheckInteger, 8, 
/*4688*/            OPC_CheckType, MVT::i32,
/*4690*/            OPC_MoveParent,
/*4691*/            OPC_MoveParent,
/*4692*/            OPC_MoveParent,
/*4693*/            OPC_MoveParent,
/*4694*/            OPC_MoveParent,
/*4695*/            OPC_MoveChild, 1,
/*4697*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4700*/            OPC_MoveChild, 0,
/*4702*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4705*/            OPC_MoveChild, 0,
/*4707*/            OPC_CheckSame, 0,
/*4709*/            OPC_MoveParent,
/*4710*/            OPC_MoveChild, 1,
/*4712*/            OPC_CheckInteger, 8, 
/*4714*/            OPC_CheckType, MVT::i32,
/*4716*/            OPC_MoveParent,
/*4717*/            OPC_MoveParent,
/*4718*/            OPC_MoveParent,
/*4719*/            OPC_CheckType, MVT::i32,
/*4721*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4723*/            OPC_EmitInteger, MVT::i32, 14, 
/*4726*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4729*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4739*/          0, /*End of Scope*/
/*4740*/        /*Scope*/ 96|128,1/*224*/, /*->4966*/
/*4742*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*4746*/          OPC_MoveChild, 0,
/*4748*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4751*/          OPC_RecordChild0, // #0 = $Rm
/*4752*/          OPC_MoveChild, 1,
/*4754*/          OPC_CheckInteger, 8, 
/*4756*/          OPC_CheckType, MVT::i32,
/*4758*/          OPC_MoveParent,
/*4759*/          OPC_MoveParent,
/*4760*/          OPC_MoveParent,
/*4761*/          OPC_MoveChild, 1,
/*4763*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4766*/          OPC_MoveChild, 0,
/*4768*/          OPC_Scope, 97, /*->4867*/ // 2 children in Scope
/*4770*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4775*/            OPC_MoveChild, 0,
/*4777*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4780*/            OPC_MoveChild, 0,
/*4782*/            OPC_CheckSame, 0,
/*4784*/            OPC_MoveParent,
/*4785*/            OPC_MoveChild, 1,
/*4787*/            OPC_CheckInteger, 8, 
/*4789*/            OPC_CheckType, MVT::i32,
/*4791*/            OPC_MoveParent,
/*4792*/            OPC_MoveParent,
/*4793*/            OPC_MoveParent,
/*4794*/            OPC_MoveChild, 1,
/*4796*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4802*/            OPC_MoveChild, 0,
/*4804*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4807*/            OPC_MoveChild, 0,
/*4809*/            OPC_CheckSame, 0,
/*4811*/            OPC_MoveParent,
/*4812*/            OPC_MoveChild, 1,
/*4814*/            OPC_CheckInteger, 8, 
/*4816*/            OPC_CheckType, MVT::i32,
/*4818*/            OPC_MoveParent,
/*4819*/            OPC_MoveParent,
/*4820*/            OPC_MoveParent,
/*4821*/            OPC_MoveParent,
/*4822*/            OPC_MoveParent,
/*4823*/            OPC_MoveChild, 1,
/*4825*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4828*/            OPC_MoveChild, 0,
/*4830*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4833*/            OPC_MoveChild, 0,
/*4835*/            OPC_CheckSame, 0,
/*4837*/            OPC_MoveParent,
/*4838*/            OPC_MoveChild, 1,
/*4840*/            OPC_CheckInteger, 8, 
/*4842*/            OPC_CheckType, MVT::i32,
/*4844*/            OPC_MoveParent,
/*4845*/            OPC_MoveParent,
/*4846*/            OPC_MoveParent,
/*4847*/            OPC_CheckType, MVT::i32,
/*4849*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4851*/            OPC_EmitInteger, MVT::i32, 14, 
/*4854*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4857*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4867*/          /*Scope*/ 97, /*->4965*/
/*4868*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*4874*/            OPC_MoveChild, 0,
/*4876*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*4879*/            OPC_MoveChild, 0,
/*4881*/            OPC_CheckSame, 0,
/*4883*/            OPC_MoveParent,
/*4884*/            OPC_MoveChild, 1,
/*4886*/            OPC_CheckInteger, 8, 
/*4888*/            OPC_CheckType, MVT::i32,
/*4890*/            OPC_MoveParent,
/*4891*/            OPC_MoveParent,
/*4892*/            OPC_MoveParent,
/*4893*/            OPC_MoveChild, 1,
/*4895*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*4900*/            OPC_MoveChild, 0,
/*4902*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4905*/            OPC_MoveChild, 0,
/*4907*/            OPC_CheckSame, 0,
/*4909*/            OPC_MoveParent,
/*4910*/            OPC_MoveChild, 1,
/*4912*/            OPC_CheckInteger, 8, 
/*4914*/            OPC_CheckType, MVT::i32,
/*4916*/            OPC_MoveParent,
/*4917*/            OPC_MoveParent,
/*4918*/            OPC_MoveParent,
/*4919*/            OPC_MoveParent,
/*4920*/            OPC_MoveParent,
/*4921*/            OPC_MoveChild, 1,
/*4923*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*4926*/            OPC_MoveChild, 0,
/*4928*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4931*/            OPC_MoveChild, 0,
/*4933*/            OPC_CheckSame, 0,
/*4935*/            OPC_MoveParent,
/*4936*/            OPC_MoveChild, 1,
/*4938*/            OPC_CheckInteger, 8, 
/*4940*/            OPC_CheckType, MVT::i32,
/*4942*/            OPC_MoveParent,
/*4943*/            OPC_MoveParent,
/*4944*/            OPC_MoveParent,
/*4945*/            OPC_CheckType, MVT::i32,
/*4947*/            OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*4949*/            OPC_EmitInteger, MVT::i32, 14, 
/*4952*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4955*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 tGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*4965*/          0, /*End of Scope*/
/*4966*/        0, /*End of Scope*/
/*4967*/      /*Scope*/ 100|128,7/*996*/, /*->5965*/
/*4969*/        OPC_CheckAndImm, 127|128,1/*255*/, 
/*4972*/        OPC_MoveChild, 0,
/*4974*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*4977*/        OPC_RecordChild0, // #0 = $Rm
/*4978*/        OPC_MoveChild, 1,
/*4980*/        OPC_CheckInteger, 8, 
/*4982*/        OPC_CheckType, MVT::i32,
/*4984*/        OPC_MoveParent,
/*4985*/        OPC_MoveParent,
/*4986*/        OPC_MoveParent,
/*4987*/        OPC_MoveChild, 1,
/*4989*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*4992*/        OPC_MoveChild, 0,
/*4994*/        OPC_Scope, 118|128,3/*502*/, /*->5499*/ // 4 children in Scope
/*4997*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5000*/          OPC_MoveChild, 0,
/*5002*/          OPC_Scope, 98, /*->5102*/ // 5 children in Scope
/*5004*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5009*/            OPC_MoveChild, 0,
/*5011*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5014*/            OPC_MoveChild, 0,
/*5016*/            OPC_CheckSame, 0,
/*5018*/            OPC_MoveParent,
/*5019*/            OPC_MoveChild, 1,
/*5021*/            OPC_CheckInteger, 8, 
/*5023*/            OPC_CheckType, MVT::i32,
/*5025*/            OPC_MoveParent,
/*5026*/            OPC_MoveParent,
/*5027*/            OPC_MoveParent,
/*5028*/            OPC_MoveChild, 1,
/*5030*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5034*/            OPC_MoveChild, 0,
/*5036*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5039*/            OPC_MoveChild, 0,
/*5041*/            OPC_CheckSame, 0,
/*5043*/            OPC_MoveParent,
/*5044*/            OPC_MoveChild, 1,
/*5046*/            OPC_CheckInteger, 8, 
/*5048*/            OPC_CheckType, MVT::i32,
/*5050*/            OPC_MoveParent,
/*5051*/            OPC_MoveParent,
/*5052*/            OPC_MoveParent,
/*5053*/            OPC_MoveParent,
/*5054*/            OPC_MoveChild, 1,
/*5056*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5062*/            OPC_MoveChild, 0,
/*5064*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5067*/            OPC_MoveChild, 0,
/*5069*/            OPC_CheckSame, 0,
/*5071*/            OPC_MoveParent,
/*5072*/            OPC_MoveChild, 1,
/*5074*/            OPC_CheckInteger, 8, 
/*5076*/            OPC_CheckType, MVT::i32,
/*5078*/            OPC_MoveParent,
/*5079*/            OPC_MoveParent,
/*5080*/            OPC_MoveParent,
/*5081*/            OPC_MoveParent,
/*5082*/            OPC_CheckType, MVT::i32,
/*5084*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5086*/            OPC_EmitInteger, MVT::i32, 14, 
/*5089*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5092*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5102*/          /*Scope*/ 98, /*->5201*/
/*5103*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5107*/            OPC_MoveChild, 0,
/*5109*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5112*/            OPC_MoveChild, 0,
/*5114*/            OPC_CheckSame, 0,
/*5116*/            OPC_MoveParent,
/*5117*/            OPC_MoveChild, 1,
/*5119*/            OPC_CheckInteger, 8, 
/*5121*/            OPC_CheckType, MVT::i32,
/*5123*/            OPC_MoveParent,
/*5124*/            OPC_MoveParent,
/*5125*/            OPC_MoveParent,
/*5126*/            OPC_MoveChild, 1,
/*5128*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5134*/            OPC_MoveChild, 0,
/*5136*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5139*/            OPC_MoveChild, 0,
/*5141*/            OPC_CheckSame, 0,
/*5143*/            OPC_MoveParent,
/*5144*/            OPC_MoveChild, 1,
/*5146*/            OPC_CheckInteger, 8, 
/*5148*/            OPC_CheckType, MVT::i32,
/*5150*/            OPC_MoveParent,
/*5151*/            OPC_MoveParent,
/*5152*/            OPC_MoveParent,
/*5153*/            OPC_MoveParent,
/*5154*/            OPC_MoveChild, 1,
/*5156*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5161*/            OPC_MoveChild, 0,
/*5163*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5166*/            OPC_MoveChild, 0,
/*5168*/            OPC_CheckSame, 0,
/*5170*/            OPC_MoveParent,
/*5171*/            OPC_MoveChild, 1,
/*5173*/            OPC_CheckInteger, 8, 
/*5175*/            OPC_CheckType, MVT::i32,
/*5177*/            OPC_MoveParent,
/*5178*/            OPC_MoveParent,
/*5179*/            OPC_MoveParent,
/*5180*/            OPC_MoveParent,
/*5181*/            OPC_CheckType, MVT::i32,
/*5183*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5185*/            OPC_EmitInteger, MVT::i32, 14, 
/*5188*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5191*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5201*/          /*Scope*/ 98, /*->5300*/
/*5202*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5208*/            OPC_MoveChild, 0,
/*5210*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5213*/            OPC_MoveChild, 0,
/*5215*/            OPC_CheckSame, 0,
/*5217*/            OPC_MoveParent,
/*5218*/            OPC_MoveChild, 1,
/*5220*/            OPC_CheckInteger, 8, 
/*5222*/            OPC_CheckType, MVT::i32,
/*5224*/            OPC_MoveParent,
/*5225*/            OPC_MoveParent,
/*5226*/            OPC_MoveParent,
/*5227*/            OPC_MoveChild, 1,
/*5229*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5233*/            OPC_MoveChild, 0,
/*5235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5238*/            OPC_MoveChild, 0,
/*5240*/            OPC_CheckSame, 0,
/*5242*/            OPC_MoveParent,
/*5243*/            OPC_MoveChild, 1,
/*5245*/            OPC_CheckInteger, 8, 
/*5247*/            OPC_CheckType, MVT::i32,
/*5249*/            OPC_MoveParent,
/*5250*/            OPC_MoveParent,
/*5251*/            OPC_MoveParent,
/*5252*/            OPC_MoveParent,
/*5253*/            OPC_MoveChild, 1,
/*5255*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5260*/            OPC_MoveChild, 0,
/*5262*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5265*/            OPC_MoveChild, 0,
/*5267*/            OPC_CheckSame, 0,
/*5269*/            OPC_MoveParent,
/*5270*/            OPC_MoveChild, 1,
/*5272*/            OPC_CheckInteger, 8, 
/*5274*/            OPC_CheckType, MVT::i32,
/*5276*/            OPC_MoveParent,
/*5277*/            OPC_MoveParent,
/*5278*/            OPC_MoveParent,
/*5279*/            OPC_MoveParent,
/*5280*/            OPC_CheckType, MVT::i32,
/*5282*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5284*/            OPC_EmitInteger, MVT::i32, 14, 
/*5287*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5290*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5300*/          /*Scope*/ 98, /*->5399*/
/*5301*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5306*/            OPC_MoveChild, 0,
/*5308*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5311*/            OPC_MoveChild, 0,
/*5313*/            OPC_CheckSame, 0,
/*5315*/            OPC_MoveParent,
/*5316*/            OPC_MoveChild, 1,
/*5318*/            OPC_CheckInteger, 8, 
/*5320*/            OPC_CheckType, MVT::i32,
/*5322*/            OPC_MoveParent,
/*5323*/            OPC_MoveParent,
/*5324*/            OPC_MoveParent,
/*5325*/            OPC_MoveChild, 1,
/*5327*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5333*/            OPC_MoveChild, 0,
/*5335*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5338*/            OPC_MoveChild, 0,
/*5340*/            OPC_CheckSame, 0,
/*5342*/            OPC_MoveParent,
/*5343*/            OPC_MoveChild, 1,
/*5345*/            OPC_CheckInteger, 8, 
/*5347*/            OPC_CheckType, MVT::i32,
/*5349*/            OPC_MoveParent,
/*5350*/            OPC_MoveParent,
/*5351*/            OPC_MoveParent,
/*5352*/            OPC_MoveParent,
/*5353*/            OPC_MoveChild, 1,
/*5355*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5359*/            OPC_MoveChild, 0,
/*5361*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5364*/            OPC_MoveChild, 0,
/*5366*/            OPC_CheckSame, 0,
/*5368*/            OPC_MoveParent,
/*5369*/            OPC_MoveChild, 1,
/*5371*/            OPC_CheckInteger, 8, 
/*5373*/            OPC_CheckType, MVT::i32,
/*5375*/            OPC_MoveParent,
/*5376*/            OPC_MoveParent,
/*5377*/            OPC_MoveParent,
/*5378*/            OPC_MoveParent,
/*5379*/            OPC_CheckType, MVT::i32,
/*5381*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5383*/            OPC_EmitInteger, MVT::i32, 14, 
/*5386*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5389*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5399*/          /*Scope*/ 98, /*->5498*/
/*5400*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5406*/            OPC_MoveChild, 0,
/*5408*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5411*/            OPC_MoveChild, 0,
/*5413*/            OPC_CheckSame, 0,
/*5415*/            OPC_MoveParent,
/*5416*/            OPC_MoveChild, 1,
/*5418*/            OPC_CheckInteger, 8, 
/*5420*/            OPC_CheckType, MVT::i32,
/*5422*/            OPC_MoveParent,
/*5423*/            OPC_MoveParent,
/*5424*/            OPC_MoveParent,
/*5425*/            OPC_MoveChild, 1,
/*5427*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5432*/            OPC_MoveChild, 0,
/*5434*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5437*/            OPC_MoveChild, 0,
/*5439*/            OPC_CheckSame, 0,
/*5441*/            OPC_MoveParent,
/*5442*/            OPC_MoveChild, 1,
/*5444*/            OPC_CheckInteger, 8, 
/*5446*/            OPC_CheckType, MVT::i32,
/*5448*/            OPC_MoveParent,
/*5449*/            OPC_MoveParent,
/*5450*/            OPC_MoveParent,
/*5451*/            OPC_MoveParent,
/*5452*/            OPC_MoveChild, 1,
/*5454*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5458*/            OPC_MoveChild, 0,
/*5460*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5463*/            OPC_MoveChild, 0,
/*5465*/            OPC_CheckSame, 0,
/*5467*/            OPC_MoveParent,
/*5468*/            OPC_MoveChild, 1,
/*5470*/            OPC_CheckInteger, 8, 
/*5472*/            OPC_CheckType, MVT::i32,
/*5474*/            OPC_MoveParent,
/*5475*/            OPC_MoveParent,
/*5476*/            OPC_MoveParent,
/*5477*/            OPC_MoveParent,
/*5478*/            OPC_CheckType, MVT::i32,
/*5480*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5482*/            OPC_EmitInteger, MVT::i32, 14, 
/*5485*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5488*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5498*/          0, /*End of Scope*/
/*5499*/        /*Scope*/ 50|128,1/*178*/, /*->5679*/
/*5501*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5507*/          OPC_MoveChild, 0,
/*5509*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5512*/          OPC_MoveChild, 0,
/*5514*/          OPC_CheckSame, 0,
/*5516*/          OPC_MoveParent,
/*5517*/          OPC_MoveChild, 1,
/*5519*/          OPC_CheckInteger, 8, 
/*5521*/          OPC_CheckType, MVT::i32,
/*5523*/          OPC_MoveParent,
/*5524*/          OPC_MoveParent,
/*5525*/          OPC_MoveParent,
/*5526*/          OPC_MoveChild, 1,
/*5528*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5531*/          OPC_MoveChild, 0,
/*5533*/          OPC_Scope, 71, /*->5606*/ // 2 children in Scope
/*5535*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5539*/            OPC_MoveChild, 0,
/*5541*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5544*/            OPC_MoveChild, 0,
/*5546*/            OPC_CheckSame, 0,
/*5548*/            OPC_MoveParent,
/*5549*/            OPC_MoveChild, 1,
/*5551*/            OPC_CheckInteger, 8, 
/*5553*/            OPC_CheckType, MVT::i32,
/*5555*/            OPC_MoveParent,
/*5556*/            OPC_MoveParent,
/*5557*/            OPC_MoveParent,
/*5558*/            OPC_MoveChild, 1,
/*5560*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5565*/            OPC_MoveChild, 0,
/*5567*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5570*/            OPC_MoveChild, 0,
/*5572*/            OPC_CheckSame, 0,
/*5574*/            OPC_MoveParent,
/*5575*/            OPC_MoveChild, 1,
/*5577*/            OPC_CheckInteger, 8, 
/*5579*/            OPC_CheckType, MVT::i32,
/*5581*/            OPC_MoveParent,
/*5582*/            OPC_MoveParent,
/*5583*/            OPC_MoveParent,
/*5584*/            OPC_MoveParent,
/*5585*/            OPC_MoveParent,
/*5586*/            OPC_CheckType, MVT::i32,
/*5588*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5590*/            OPC_EmitInteger, MVT::i32, 14, 
/*5593*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5596*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5606*/          /*Scope*/ 71, /*->5678*/
/*5607*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5612*/            OPC_MoveChild, 0,
/*5614*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5617*/            OPC_MoveChild, 0,
/*5619*/            OPC_CheckSame, 0,
/*5621*/            OPC_MoveParent,
/*5622*/            OPC_MoveChild, 1,
/*5624*/            OPC_CheckInteger, 8, 
/*5626*/            OPC_CheckType, MVT::i32,
/*5628*/            OPC_MoveParent,
/*5629*/            OPC_MoveParent,
/*5630*/            OPC_MoveParent,
/*5631*/            OPC_MoveChild, 1,
/*5633*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5637*/            OPC_MoveChild, 0,
/*5639*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5642*/            OPC_MoveChild, 0,
/*5644*/            OPC_CheckSame, 0,
/*5646*/            OPC_MoveParent,
/*5647*/            OPC_MoveChild, 1,
/*5649*/            OPC_CheckInteger, 8, 
/*5651*/            OPC_CheckType, MVT::i32,
/*5653*/            OPC_MoveParent,
/*5654*/            OPC_MoveParent,
/*5655*/            OPC_MoveParent,
/*5656*/            OPC_MoveParent,
/*5657*/            OPC_MoveParent,
/*5658*/            OPC_CheckType, MVT::i32,
/*5660*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5662*/            OPC_EmitInteger, MVT::i32, 14, 
/*5665*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5668*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5678*/          0, /*End of Scope*/
/*5679*/        /*Scope*/ 51|128,1/*179*/, /*->5860*/
/*5681*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5686*/          OPC_MoveChild, 0,
/*5688*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5691*/          OPC_MoveChild, 0,
/*5693*/          OPC_CheckSame, 0,
/*5695*/          OPC_MoveParent,
/*5696*/          OPC_MoveChild, 1,
/*5698*/          OPC_CheckInteger, 8, 
/*5700*/          OPC_CheckType, MVT::i32,
/*5702*/          OPC_MoveParent,
/*5703*/          OPC_MoveParent,
/*5704*/          OPC_MoveParent,
/*5705*/          OPC_MoveChild, 1,
/*5707*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5710*/          OPC_MoveChild, 0,
/*5712*/          OPC_Scope, 72, /*->5786*/ // 2 children in Scope
/*5714*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5718*/            OPC_MoveChild, 0,
/*5720*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5723*/            OPC_MoveChild, 0,
/*5725*/            OPC_CheckSame, 0,
/*5727*/            OPC_MoveParent,
/*5728*/            OPC_MoveChild, 1,
/*5730*/            OPC_CheckInteger, 8, 
/*5732*/            OPC_CheckType, MVT::i32,
/*5734*/            OPC_MoveParent,
/*5735*/            OPC_MoveParent,
/*5736*/            OPC_MoveParent,
/*5737*/            OPC_MoveChild, 1,
/*5739*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5745*/            OPC_MoveChild, 0,
/*5747*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5750*/            OPC_MoveChild, 0,
/*5752*/            OPC_CheckSame, 0,
/*5754*/            OPC_MoveParent,
/*5755*/            OPC_MoveChild, 1,
/*5757*/            OPC_CheckInteger, 8, 
/*5759*/            OPC_CheckType, MVT::i32,
/*5761*/            OPC_MoveParent,
/*5762*/            OPC_MoveParent,
/*5763*/            OPC_MoveParent,
/*5764*/            OPC_MoveParent,
/*5765*/            OPC_MoveParent,
/*5766*/            OPC_CheckType, MVT::i32,
/*5768*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5770*/            OPC_EmitInteger, MVT::i32, 14, 
/*5773*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5776*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5786*/          /*Scope*/ 72, /*->5859*/
/*5787*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5793*/            OPC_MoveChild, 0,
/*5795*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5798*/            OPC_MoveChild, 0,
/*5800*/            OPC_CheckSame, 0,
/*5802*/            OPC_MoveParent,
/*5803*/            OPC_MoveChild, 1,
/*5805*/            OPC_CheckInteger, 8, 
/*5807*/            OPC_CheckType, MVT::i32,
/*5809*/            OPC_MoveParent,
/*5810*/            OPC_MoveParent,
/*5811*/            OPC_MoveParent,
/*5812*/            OPC_MoveChild, 1,
/*5814*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5818*/            OPC_MoveChild, 0,
/*5820*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5823*/            OPC_MoveChild, 0,
/*5825*/            OPC_CheckSame, 0,
/*5827*/            OPC_MoveParent,
/*5828*/            OPC_MoveChild, 1,
/*5830*/            OPC_CheckInteger, 8, 
/*5832*/            OPC_CheckType, MVT::i32,
/*5834*/            OPC_MoveParent,
/*5835*/            OPC_MoveParent,
/*5836*/            OPC_MoveParent,
/*5837*/            OPC_MoveParent,
/*5838*/            OPC_MoveParent,
/*5839*/            OPC_CheckType, MVT::i32,
/*5841*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5843*/            OPC_EmitInteger, MVT::i32, 14, 
/*5846*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5849*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)))) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5859*/          0, /*End of Scope*/
/*5860*/        /*Scope*/ 103, /*->5964*/
/*5861*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5865*/          OPC_MoveChild, 0,
/*5867*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5870*/          OPC_MoveChild, 0,
/*5872*/          OPC_CheckSame, 0,
/*5874*/          OPC_MoveParent,
/*5875*/          OPC_MoveChild, 1,
/*5877*/          OPC_CheckInteger, 8, 
/*5879*/          OPC_CheckType, MVT::i32,
/*5881*/          OPC_MoveParent,
/*5882*/          OPC_MoveParent,
/*5883*/          OPC_MoveParent,
/*5884*/          OPC_MoveChild, 1,
/*5886*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5889*/          OPC_MoveChild, 0,
/*5891*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*5897*/          OPC_MoveChild, 0,
/*5899*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5902*/          OPC_MoveChild, 0,
/*5904*/          OPC_CheckSame, 0,
/*5906*/          OPC_MoveParent,
/*5907*/          OPC_MoveChild, 1,
/*5909*/          OPC_CheckInteger, 8, 
/*5911*/          OPC_CheckType, MVT::i32,
/*5913*/          OPC_MoveParent,
/*5914*/          OPC_MoveParent,
/*5915*/          OPC_MoveParent,
/*5916*/          OPC_MoveChild, 1,
/*5918*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*5923*/          OPC_MoveChild, 0,
/*5925*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*5928*/          OPC_MoveChild, 0,
/*5930*/          OPC_CheckSame, 0,
/*5932*/          OPC_MoveParent,
/*5933*/          OPC_MoveChild, 1,
/*5935*/          OPC_CheckInteger, 8, 
/*5937*/          OPC_CheckType, MVT::i32,
/*5939*/          OPC_MoveParent,
/*5940*/          OPC_MoveParent,
/*5941*/          OPC_MoveParent,
/*5942*/          OPC_MoveParent,
/*5943*/          OPC_MoveParent,
/*5944*/          OPC_CheckType, MVT::i32,
/*5946*/          OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*5948*/          OPC_EmitInteger, MVT::i32, 14, 
/*5951*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5954*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)))) - Complexity = 73
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*5964*/        0, /*End of Scope*/
/*5965*/      /*Scope*/ 125|128,10/*1405*/, /*->7372*/
/*5967*/        OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5970*/        OPC_MoveChild, 0,
/*5972*/        OPC_Scope, 81|128,5/*721*/, /*->6696*/ // 4 children in Scope
/*5975*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*5978*/          OPC_MoveChild, 0,
/*5980*/          OPC_Scope, 118, /*->6100*/ // 6 children in Scope
/*5982*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*5986*/            OPC_MoveChild, 0,
/*5988*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*5991*/            OPC_RecordChild0, // #0 = $Rm
/*5992*/            OPC_MoveChild, 1,
/*5994*/            OPC_CheckInteger, 8, 
/*5996*/            OPC_CheckType, MVT::i32,
/*5998*/            OPC_MoveParent,
/*5999*/            OPC_MoveParent,
/*6000*/            OPC_MoveParent,
/*6001*/            OPC_MoveChild, 1,
/*6003*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6008*/            OPC_MoveChild, 0,
/*6010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6013*/            OPC_MoveChild, 0,
/*6015*/            OPC_CheckSame, 0,
/*6017*/            OPC_MoveParent,
/*6018*/            OPC_MoveChild, 1,
/*6020*/            OPC_CheckInteger, 8, 
/*6022*/            OPC_CheckType, MVT::i32,
/*6024*/            OPC_MoveParent,
/*6025*/            OPC_MoveParent,
/*6026*/            OPC_MoveParent,
/*6027*/            OPC_MoveParent,
/*6028*/            OPC_MoveChild, 1,
/*6030*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6036*/            OPC_MoveChild, 0,
/*6038*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6041*/            OPC_MoveChild, 0,
/*6043*/            OPC_CheckSame, 0,
/*6045*/            OPC_MoveParent,
/*6046*/            OPC_MoveChild, 1,
/*6048*/            OPC_CheckInteger, 8, 
/*6050*/            OPC_CheckType, MVT::i32,
/*6052*/            OPC_MoveParent,
/*6053*/            OPC_MoveParent,
/*6054*/            OPC_MoveParent,
/*6055*/            OPC_MoveParent,
/*6056*/            OPC_MoveChild, 1,
/*6058*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6061*/            OPC_MoveChild, 0,
/*6063*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6066*/            OPC_MoveChild, 0,
/*6068*/            OPC_CheckSame, 0,
/*6070*/            OPC_MoveParent,
/*6071*/            OPC_MoveChild, 1,
/*6073*/            OPC_CheckInteger, 8, 
/*6075*/            OPC_CheckType, MVT::i32,
/*6077*/            OPC_MoveParent,
/*6078*/            OPC_MoveParent,
/*6079*/            OPC_MoveParent,
/*6080*/            OPC_CheckType, MVT::i32,
/*6082*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6084*/            OPC_EmitInteger, MVT::i32, 14, 
/*6087*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6090*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6100*/          /*Scope*/ 118, /*->6219*/
/*6101*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6106*/            OPC_MoveChild, 0,
/*6108*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6111*/            OPC_RecordChild0, // #0 = $Rm
/*6112*/            OPC_MoveChild, 1,
/*6114*/            OPC_CheckInteger, 8, 
/*6116*/            OPC_CheckType, MVT::i32,
/*6118*/            OPC_MoveParent,
/*6119*/            OPC_MoveParent,
/*6120*/            OPC_MoveParent,
/*6121*/            OPC_MoveChild, 1,
/*6123*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6127*/            OPC_MoveChild, 0,
/*6129*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6132*/            OPC_MoveChild, 0,
/*6134*/            OPC_CheckSame, 0,
/*6136*/            OPC_MoveParent,
/*6137*/            OPC_MoveChild, 1,
/*6139*/            OPC_CheckInteger, 8, 
/*6141*/            OPC_CheckType, MVT::i32,
/*6143*/            OPC_MoveParent,
/*6144*/            OPC_MoveParent,
/*6145*/            OPC_MoveParent,
/*6146*/            OPC_MoveParent,
/*6147*/            OPC_MoveChild, 1,
/*6149*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6155*/            OPC_MoveChild, 0,
/*6157*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6160*/            OPC_MoveChild, 0,
/*6162*/            OPC_CheckSame, 0,
/*6164*/            OPC_MoveParent,
/*6165*/            OPC_MoveChild, 1,
/*6167*/            OPC_CheckInteger, 8, 
/*6169*/            OPC_CheckType, MVT::i32,
/*6171*/            OPC_MoveParent,
/*6172*/            OPC_MoveParent,
/*6173*/            OPC_MoveParent,
/*6174*/            OPC_MoveParent,
/*6175*/            OPC_MoveChild, 1,
/*6177*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6180*/            OPC_MoveChild, 0,
/*6182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6185*/            OPC_MoveChild, 0,
/*6187*/            OPC_CheckSame, 0,
/*6189*/            OPC_MoveParent,
/*6190*/            OPC_MoveChild, 1,
/*6192*/            OPC_CheckInteger, 8, 
/*6194*/            OPC_CheckType, MVT::i32,
/*6196*/            OPC_MoveParent,
/*6197*/            OPC_MoveParent,
/*6198*/            OPC_MoveParent,
/*6199*/            OPC_CheckType, MVT::i32,
/*6201*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6203*/            OPC_EmitInteger, MVT::i32, 14, 
/*6206*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6209*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6219*/          /*Scope*/ 118, /*->6338*/
/*6220*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6224*/            OPC_MoveChild, 0,
/*6226*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6229*/            OPC_RecordChild0, // #0 = $Rm
/*6230*/            OPC_MoveChild, 1,
/*6232*/            OPC_CheckInteger, 8, 
/*6234*/            OPC_CheckType, MVT::i32,
/*6236*/            OPC_MoveParent,
/*6237*/            OPC_MoveParent,
/*6238*/            OPC_MoveParent,
/*6239*/            OPC_MoveChild, 1,
/*6241*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6247*/            OPC_MoveChild, 0,
/*6249*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6252*/            OPC_MoveChild, 0,
/*6254*/            OPC_CheckSame, 0,
/*6256*/            OPC_MoveParent,
/*6257*/            OPC_MoveChild, 1,
/*6259*/            OPC_CheckInteger, 8, 
/*6261*/            OPC_CheckType, MVT::i32,
/*6263*/            OPC_MoveParent,
/*6264*/            OPC_MoveParent,
/*6265*/            OPC_MoveParent,
/*6266*/            OPC_MoveParent,
/*6267*/            OPC_MoveChild, 1,
/*6269*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6274*/            OPC_MoveChild, 0,
/*6276*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6279*/            OPC_MoveChild, 0,
/*6281*/            OPC_CheckSame, 0,
/*6283*/            OPC_MoveParent,
/*6284*/            OPC_MoveChild, 1,
/*6286*/            OPC_CheckInteger, 8, 
/*6288*/            OPC_CheckType, MVT::i32,
/*6290*/            OPC_MoveParent,
/*6291*/            OPC_MoveParent,
/*6292*/            OPC_MoveParent,
/*6293*/            OPC_MoveParent,
/*6294*/            OPC_MoveChild, 1,
/*6296*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6299*/            OPC_MoveChild, 0,
/*6301*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6304*/            OPC_MoveChild, 0,
/*6306*/            OPC_CheckSame, 0,
/*6308*/            OPC_MoveParent,
/*6309*/            OPC_MoveChild, 1,
/*6311*/            OPC_CheckInteger, 8, 
/*6313*/            OPC_CheckType, MVT::i32,
/*6315*/            OPC_MoveParent,
/*6316*/            OPC_MoveParent,
/*6317*/            OPC_MoveParent,
/*6318*/            OPC_CheckType, MVT::i32,
/*6320*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6322*/            OPC_EmitInteger, MVT::i32, 14, 
/*6325*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6328*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6338*/          /*Scope*/ 118, /*->6457*/
/*6339*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6345*/            OPC_MoveChild, 0,
/*6347*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6350*/            OPC_RecordChild0, // #0 = $Rm
/*6351*/            OPC_MoveChild, 1,
/*6353*/            OPC_CheckInteger, 8, 
/*6355*/            OPC_CheckType, MVT::i32,
/*6357*/            OPC_MoveParent,
/*6358*/            OPC_MoveParent,
/*6359*/            OPC_MoveParent,
/*6360*/            OPC_MoveChild, 1,
/*6362*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6366*/            OPC_MoveChild, 0,
/*6368*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6371*/            OPC_MoveChild, 0,
/*6373*/            OPC_CheckSame, 0,
/*6375*/            OPC_MoveParent,
/*6376*/            OPC_MoveChild, 1,
/*6378*/            OPC_CheckInteger, 8, 
/*6380*/            OPC_CheckType, MVT::i32,
/*6382*/            OPC_MoveParent,
/*6383*/            OPC_MoveParent,
/*6384*/            OPC_MoveParent,
/*6385*/            OPC_MoveParent,
/*6386*/            OPC_MoveChild, 1,
/*6388*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6393*/            OPC_MoveChild, 0,
/*6395*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6398*/            OPC_MoveChild, 0,
/*6400*/            OPC_CheckSame, 0,
/*6402*/            OPC_MoveParent,
/*6403*/            OPC_MoveChild, 1,
/*6405*/            OPC_CheckInteger, 8, 
/*6407*/            OPC_CheckType, MVT::i32,
/*6409*/            OPC_MoveParent,
/*6410*/            OPC_MoveParent,
/*6411*/            OPC_MoveParent,
/*6412*/            OPC_MoveParent,
/*6413*/            OPC_MoveChild, 1,
/*6415*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6418*/            OPC_MoveChild, 0,
/*6420*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6423*/            OPC_MoveChild, 0,
/*6425*/            OPC_CheckSame, 0,
/*6427*/            OPC_MoveParent,
/*6428*/            OPC_MoveChild, 1,
/*6430*/            OPC_CheckInteger, 8, 
/*6432*/            OPC_CheckType, MVT::i32,
/*6434*/            OPC_MoveParent,
/*6435*/            OPC_MoveParent,
/*6436*/            OPC_MoveParent,
/*6437*/            OPC_CheckType, MVT::i32,
/*6439*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6441*/            OPC_EmitInteger, MVT::i32, 14, 
/*6444*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6447*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6457*/          /*Scope*/ 118, /*->6576*/
/*6458*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6463*/            OPC_MoveChild, 0,
/*6465*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6468*/            OPC_RecordChild0, // #0 = $Rm
/*6469*/            OPC_MoveChild, 1,
/*6471*/            OPC_CheckInteger, 8, 
/*6473*/            OPC_CheckType, MVT::i32,
/*6475*/            OPC_MoveParent,
/*6476*/            OPC_MoveParent,
/*6477*/            OPC_MoveParent,
/*6478*/            OPC_MoveChild, 1,
/*6480*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6486*/            OPC_MoveChild, 0,
/*6488*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6491*/            OPC_MoveChild, 0,
/*6493*/            OPC_CheckSame, 0,
/*6495*/            OPC_MoveParent,
/*6496*/            OPC_MoveChild, 1,
/*6498*/            OPC_CheckInteger, 8, 
/*6500*/            OPC_CheckType, MVT::i32,
/*6502*/            OPC_MoveParent,
/*6503*/            OPC_MoveParent,
/*6504*/            OPC_MoveParent,
/*6505*/            OPC_MoveParent,
/*6506*/            OPC_MoveChild, 1,
/*6508*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6512*/            OPC_MoveChild, 0,
/*6514*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6517*/            OPC_MoveChild, 0,
/*6519*/            OPC_CheckSame, 0,
/*6521*/            OPC_MoveParent,
/*6522*/            OPC_MoveChild, 1,
/*6524*/            OPC_CheckInteger, 8, 
/*6526*/            OPC_CheckType, MVT::i32,
/*6528*/            OPC_MoveParent,
/*6529*/            OPC_MoveParent,
/*6530*/            OPC_MoveParent,
/*6531*/            OPC_MoveParent,
/*6532*/            OPC_MoveChild, 1,
/*6534*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6537*/            OPC_MoveChild, 0,
/*6539*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6542*/            OPC_MoveChild, 0,
/*6544*/            OPC_CheckSame, 0,
/*6546*/            OPC_MoveParent,
/*6547*/            OPC_MoveChild, 1,
/*6549*/            OPC_CheckInteger, 8, 
/*6551*/            OPC_CheckType, MVT::i32,
/*6553*/            OPC_MoveParent,
/*6554*/            OPC_MoveParent,
/*6555*/            OPC_MoveParent,
/*6556*/            OPC_CheckType, MVT::i32,
/*6558*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6560*/            OPC_EmitInteger, MVT::i32, 14, 
/*6563*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6566*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6576*/          /*Scope*/ 118, /*->6695*/
/*6577*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6583*/            OPC_MoveChild, 0,
/*6585*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6588*/            OPC_RecordChild0, // #0 = $Rm
/*6589*/            OPC_MoveChild, 1,
/*6591*/            OPC_CheckInteger, 8, 
/*6593*/            OPC_CheckType, MVT::i32,
/*6595*/            OPC_MoveParent,
/*6596*/            OPC_MoveParent,
/*6597*/            OPC_MoveParent,
/*6598*/            OPC_MoveChild, 1,
/*6600*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6605*/            OPC_MoveChild, 0,
/*6607*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6610*/            OPC_MoveChild, 0,
/*6612*/            OPC_CheckSame, 0,
/*6614*/            OPC_MoveParent,
/*6615*/            OPC_MoveChild, 1,
/*6617*/            OPC_CheckInteger, 8, 
/*6619*/            OPC_CheckType, MVT::i32,
/*6621*/            OPC_MoveParent,
/*6622*/            OPC_MoveParent,
/*6623*/            OPC_MoveParent,
/*6624*/            OPC_MoveParent,
/*6625*/            OPC_MoveChild, 1,
/*6627*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6631*/            OPC_MoveChild, 0,
/*6633*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6636*/            OPC_MoveChild, 0,
/*6638*/            OPC_CheckSame, 0,
/*6640*/            OPC_MoveParent,
/*6641*/            OPC_MoveChild, 1,
/*6643*/            OPC_CheckInteger, 8, 
/*6645*/            OPC_CheckType, MVT::i32,
/*6647*/            OPC_MoveParent,
/*6648*/            OPC_MoveParent,
/*6649*/            OPC_MoveParent,
/*6650*/            OPC_MoveParent,
/*6651*/            OPC_MoveChild, 1,
/*6653*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6656*/            OPC_MoveChild, 0,
/*6658*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6661*/            OPC_MoveChild, 0,
/*6663*/            OPC_CheckSame, 0,
/*6665*/            OPC_MoveParent,
/*6666*/            OPC_MoveChild, 1,
/*6668*/            OPC_CheckInteger, 8, 
/*6670*/            OPC_CheckType, MVT::i32,
/*6672*/            OPC_MoveParent,
/*6673*/            OPC_MoveParent,
/*6674*/            OPC_MoveParent,
/*6675*/            OPC_CheckType, MVT::i32,
/*6677*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6679*/            OPC_EmitInteger, MVT::i32, 14, 
/*6682*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6685*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32)), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32)), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6695*/          0, /*End of Scope*/
/*6696*/        /*Scope*/ 94|128,1/*222*/, /*->6920*/
/*6698*/          OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6704*/          OPC_MoveChild, 0,
/*6706*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6709*/          OPC_RecordChild0, // #0 = $Rm
/*6710*/          OPC_MoveChild, 1,
/*6712*/          OPC_CheckInteger, 8, 
/*6714*/          OPC_CheckType, MVT::i32,
/*6716*/          OPC_MoveParent,
/*6717*/          OPC_MoveParent,
/*6718*/          OPC_MoveParent,
/*6719*/          OPC_MoveChild, 1,
/*6721*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6724*/          OPC_MoveChild, 0,
/*6726*/          OPC_Scope, 95, /*->6823*/ // 2 children in Scope
/*6728*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6732*/            OPC_MoveChild, 0,
/*6734*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6737*/            OPC_MoveChild, 0,
/*6739*/            OPC_CheckSame, 0,
/*6741*/            OPC_MoveParent,
/*6742*/            OPC_MoveChild, 1,
/*6744*/            OPC_CheckInteger, 8, 
/*6746*/            OPC_CheckType, MVT::i32,
/*6748*/            OPC_MoveParent,
/*6749*/            OPC_MoveParent,
/*6750*/            OPC_MoveParent,
/*6751*/            OPC_MoveChild, 1,
/*6753*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6758*/            OPC_MoveChild, 0,
/*6760*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6763*/            OPC_MoveChild, 0,
/*6765*/            OPC_CheckSame, 0,
/*6767*/            OPC_MoveParent,
/*6768*/            OPC_MoveChild, 1,
/*6770*/            OPC_CheckInteger, 8, 
/*6772*/            OPC_CheckType, MVT::i32,
/*6774*/            OPC_MoveParent,
/*6775*/            OPC_MoveParent,
/*6776*/            OPC_MoveParent,
/*6777*/            OPC_MoveParent,
/*6778*/            OPC_MoveParent,
/*6779*/            OPC_MoveChild, 1,
/*6781*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6784*/            OPC_MoveChild, 0,
/*6786*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6789*/            OPC_MoveChild, 0,
/*6791*/            OPC_CheckSame, 0,
/*6793*/            OPC_MoveParent,
/*6794*/            OPC_MoveChild, 1,
/*6796*/            OPC_CheckInteger, 8, 
/*6798*/            OPC_CheckType, MVT::i32,
/*6800*/            OPC_MoveParent,
/*6801*/            OPC_MoveParent,
/*6802*/            OPC_MoveParent,
/*6803*/            OPC_CheckType, MVT::i32,
/*6805*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6807*/            OPC_EmitInteger, MVT::i32, 14, 
/*6810*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6813*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6823*/          /*Scope*/ 95, /*->6919*/
/*6824*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6829*/            OPC_MoveChild, 0,
/*6831*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6834*/            OPC_MoveChild, 0,
/*6836*/            OPC_CheckSame, 0,
/*6838*/            OPC_MoveParent,
/*6839*/            OPC_MoveChild, 1,
/*6841*/            OPC_CheckInteger, 8, 
/*6843*/            OPC_CheckType, MVT::i32,
/*6845*/            OPC_MoveParent,
/*6846*/            OPC_MoveParent,
/*6847*/            OPC_MoveParent,
/*6848*/            OPC_MoveChild, 1,
/*6850*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6854*/            OPC_MoveChild, 0,
/*6856*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6859*/            OPC_MoveChild, 0,
/*6861*/            OPC_CheckSame, 0,
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveChild, 1,
/*6866*/            OPC_CheckInteger, 8, 
/*6868*/            OPC_CheckType, MVT::i32,
/*6870*/            OPC_MoveParent,
/*6871*/            OPC_MoveParent,
/*6872*/            OPC_MoveParent,
/*6873*/            OPC_MoveParent,
/*6874*/            OPC_MoveParent,
/*6875*/            OPC_MoveChild, 1,
/*6877*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*6880*/            OPC_MoveChild, 0,
/*6882*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6885*/            OPC_MoveChild, 0,
/*6887*/            OPC_CheckSame, 0,
/*6889*/            OPC_MoveParent,
/*6890*/            OPC_MoveChild, 1,
/*6892*/            OPC_CheckInteger, 8, 
/*6894*/            OPC_CheckType, MVT::i32,
/*6896*/            OPC_MoveParent,
/*6897*/            OPC_MoveParent,
/*6898*/            OPC_MoveParent,
/*6899*/            OPC_CheckType, MVT::i32,
/*6901*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*6903*/            OPC_EmitInteger, MVT::i32, 14, 
/*6906*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6909*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*6919*/          0, /*End of Scope*/
/*6920*/        /*Scope*/ 95|128,1/*223*/, /*->7145*/
/*6922*/          OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*6927*/          OPC_MoveChild, 0,
/*6929*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*6932*/          OPC_RecordChild0, // #0 = $Rm
/*6933*/          OPC_MoveChild, 1,
/*6935*/          OPC_CheckInteger, 8, 
/*6937*/          OPC_CheckType, MVT::i32,
/*6939*/          OPC_MoveParent,
/*6940*/          OPC_MoveParent,
/*6941*/          OPC_MoveParent,
/*6942*/          OPC_MoveChild, 1,
/*6944*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*6947*/          OPC_MoveChild, 0,
/*6949*/          OPC_Scope, 96, /*->7047*/ // 2 children in Scope
/*6951*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*6955*/            OPC_MoveChild, 0,
/*6957*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6960*/            OPC_MoveChild, 0,
/*6962*/            OPC_CheckSame, 0,
/*6964*/            OPC_MoveParent,
/*6965*/            OPC_MoveChild, 1,
/*6967*/            OPC_CheckInteger, 8, 
/*6969*/            OPC_CheckType, MVT::i32,
/*6971*/            OPC_MoveParent,
/*6972*/            OPC_MoveParent,
/*6973*/            OPC_MoveParent,
/*6974*/            OPC_MoveChild, 1,
/*6976*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*6982*/            OPC_MoveChild, 0,
/*6984*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*6987*/            OPC_MoveChild, 0,
/*6989*/            OPC_CheckSame, 0,
/*6991*/            OPC_MoveParent,
/*6992*/            OPC_MoveChild, 1,
/*6994*/            OPC_CheckInteger, 8, 
/*6996*/            OPC_CheckType, MVT::i32,
/*6998*/            OPC_MoveParent,
/*6999*/            OPC_MoveParent,
/*7000*/            OPC_MoveParent,
/*7001*/            OPC_MoveParent,
/*7002*/            OPC_MoveParent,
/*7003*/            OPC_MoveChild, 1,
/*7005*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7008*/            OPC_MoveChild, 0,
/*7010*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7013*/            OPC_MoveChild, 0,
/*7015*/            OPC_CheckSame, 0,
/*7017*/            OPC_MoveParent,
/*7018*/            OPC_MoveChild, 1,
/*7020*/            OPC_CheckInteger, 8, 
/*7022*/            OPC_CheckType, MVT::i32,
/*7024*/            OPC_MoveParent,
/*7025*/            OPC_MoveParent,
/*7026*/            OPC_MoveParent,
/*7027*/            OPC_CheckType, MVT::i32,
/*7029*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7031*/            OPC_EmitInteger, MVT::i32, 14, 
/*7034*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7037*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7047*/          /*Scope*/ 96, /*->7144*/
/*7048*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7054*/            OPC_MoveChild, 0,
/*7056*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7059*/            OPC_MoveChild, 0,
/*7061*/            OPC_CheckSame, 0,
/*7063*/            OPC_MoveParent,
/*7064*/            OPC_MoveChild, 1,
/*7066*/            OPC_CheckInteger, 8, 
/*7068*/            OPC_CheckType, MVT::i32,
/*7070*/            OPC_MoveParent,
/*7071*/            OPC_MoveParent,
/*7072*/            OPC_MoveParent,
/*7073*/            OPC_MoveChild, 1,
/*7075*/            OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7079*/            OPC_MoveChild, 0,
/*7081*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7084*/            OPC_MoveChild, 0,
/*7086*/            OPC_CheckSame, 0,
/*7088*/            OPC_MoveParent,
/*7089*/            OPC_MoveChild, 1,
/*7091*/            OPC_CheckInteger, 8, 
/*7093*/            OPC_CheckType, MVT::i32,
/*7095*/            OPC_MoveParent,
/*7096*/            OPC_MoveParent,
/*7097*/            OPC_MoveParent,
/*7098*/            OPC_MoveParent,
/*7099*/            OPC_MoveParent,
/*7100*/            OPC_MoveChild, 1,
/*7102*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7105*/            OPC_MoveChild, 0,
/*7107*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7110*/            OPC_MoveChild, 0,
/*7112*/            OPC_CheckSame, 0,
/*7114*/            OPC_MoveParent,
/*7115*/            OPC_MoveChild, 1,
/*7117*/            OPC_CheckInteger, 8, 
/*7119*/            OPC_CheckType, MVT::i32,
/*7121*/            OPC_MoveParent,
/*7122*/            OPC_MoveParent,
/*7123*/            OPC_MoveParent,
/*7124*/            OPC_CheckType, MVT::i32,
/*7126*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7128*/            OPC_EmitInteger, MVT::i32, 14, 
/*7131*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7134*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7144*/          0, /*End of Scope*/
/*7145*/        /*Scope*/ 96|128,1/*224*/, /*->7371*/
/*7147*/          OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*7151*/          OPC_MoveChild, 0,
/*7153*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7156*/          OPC_RecordChild0, // #0 = $Rm
/*7157*/          OPC_MoveChild, 1,
/*7159*/          OPC_CheckInteger, 8, 
/*7161*/          OPC_CheckType, MVT::i32,
/*7163*/          OPC_MoveParent,
/*7164*/          OPC_MoveParent,
/*7165*/          OPC_MoveParent,
/*7166*/          OPC_MoveChild, 1,
/*7168*/          OPC_CheckOpcode, TARGET_VAL(ISD::OR),
/*7171*/          OPC_MoveChild, 0,
/*7173*/          OPC_Scope, 97, /*->7272*/ // 2 children in Scope
/*7175*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7180*/            OPC_MoveChild, 0,
/*7182*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7185*/            OPC_MoveChild, 0,
/*7187*/            OPC_CheckSame, 0,
/*7189*/            OPC_MoveParent,
/*7190*/            OPC_MoveChild, 1,
/*7192*/            OPC_CheckInteger, 8, 
/*7194*/            OPC_CheckType, MVT::i32,
/*7196*/            OPC_MoveParent,
/*7197*/            OPC_MoveParent,
/*7198*/            OPC_MoveParent,
/*7199*/            OPC_MoveChild, 1,
/*7201*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7207*/            OPC_MoveChild, 0,
/*7209*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7212*/            OPC_MoveChild, 0,
/*7214*/            OPC_CheckSame, 0,
/*7216*/            OPC_MoveParent,
/*7217*/            OPC_MoveChild, 1,
/*7219*/            OPC_CheckInteger, 8, 
/*7221*/            OPC_CheckType, MVT::i32,
/*7223*/            OPC_MoveParent,
/*7224*/            OPC_MoveParent,
/*7225*/            OPC_MoveParent,
/*7226*/            OPC_MoveParent,
/*7227*/            OPC_MoveParent,
/*7228*/            OPC_MoveChild, 1,
/*7230*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7233*/            OPC_MoveChild, 0,
/*7235*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7238*/            OPC_MoveChild, 0,
/*7240*/            OPC_CheckSame, 0,
/*7242*/            OPC_MoveParent,
/*7243*/            OPC_MoveChild, 1,
/*7245*/            OPC_CheckInteger, 8, 
/*7247*/            OPC_CheckType, MVT::i32,
/*7249*/            OPC_MoveParent,
/*7250*/            OPC_MoveParent,
/*7251*/            OPC_MoveParent,
/*7252*/            OPC_CheckType, MVT::i32,
/*7254*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7256*/            OPC_EmitInteger, MVT::i32, 14, 
/*7259*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7262*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7272*/          /*Scope*/ 97, /*->7370*/
/*7273*/            OPC_CheckAndImm, 0|128,0|128,0|128,120|128,15/*4278190080*/, 
/*7279*/            OPC_MoveChild, 0,
/*7281*/            OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7284*/            OPC_MoveChild, 0,
/*7286*/            OPC_CheckSame, 0,
/*7288*/            OPC_MoveParent,
/*7289*/            OPC_MoveChild, 1,
/*7291*/            OPC_CheckInteger, 8, 
/*7293*/            OPC_CheckType, MVT::i32,
/*7295*/            OPC_MoveParent,
/*7296*/            OPC_MoveParent,
/*7297*/            OPC_MoveParent,
/*7298*/            OPC_MoveChild, 1,
/*7300*/            OPC_CheckAndImm, 0|128,0|128,124|128,7/*16711680*/, 
/*7305*/            OPC_MoveChild, 0,
/*7307*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7310*/            OPC_MoveChild, 0,
/*7312*/            OPC_CheckSame, 0,
/*7314*/            OPC_MoveParent,
/*7315*/            OPC_MoveChild, 1,
/*7317*/            OPC_CheckInteger, 8, 
/*7319*/            OPC_CheckType, MVT::i32,
/*7321*/            OPC_MoveParent,
/*7322*/            OPC_MoveParent,
/*7323*/            OPC_MoveParent,
/*7324*/            OPC_MoveParent,
/*7325*/            OPC_MoveParent,
/*7326*/            OPC_MoveChild, 1,
/*7328*/            OPC_CheckAndImm, 127|128,1/*255*/, 
/*7331*/            OPC_MoveChild, 0,
/*7333*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*7336*/            OPC_MoveChild, 0,
/*7338*/            OPC_CheckSame, 0,
/*7340*/            OPC_MoveParent,
/*7341*/            OPC_MoveChild, 1,
/*7343*/            OPC_CheckInteger, 8, 
/*7345*/            OPC_CheckType, MVT::i32,
/*7347*/            OPC_MoveParent,
/*7348*/            OPC_MoveParent,
/*7349*/            OPC_MoveParent,
/*7350*/            OPC_CheckType, MVT::i32,
/*7352*/            OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*7354*/            OPC_EmitInteger, MVT::i32, 14, 
/*7357*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7360*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 65280:i32), (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), 4278190080:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 16711680:i32))), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 73
                    // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*7370*/          0, /*End of Scope*/
/*7371*/        0, /*End of Scope*/
/*7372*/      /*Scope*/ 60, /*->7433*/
/*7373*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7377*/        OPC_RecordChild0, // #0 = $Rn
/*7378*/        OPC_MoveParent,
/*7379*/        OPC_MoveChild, 1,
/*7381*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7387*/        OPC_MoveChild, 0,
/*7389*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7392*/        OPC_RecordChild0, // #1 = $Rm
/*7393*/        OPC_RecordChild1, // #2 = $sh
/*7394*/        OPC_MoveChild, 1,
/*7396*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7399*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7401*/        OPC_CheckType, MVT::i32,
/*7403*/        OPC_MoveParent,
/*7404*/        OPC_MoveParent,
/*7405*/        OPC_MoveParent,
/*7406*/        OPC_CheckType, MVT::i32,
/*7408*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7410*/        OPC_EmitConvertToTarget, 2,
/*7412*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7415*/        OPC_EmitInteger, MVT::i32, 14, 
/*7418*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7421*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7433*/      /*Scope*/ 106, /*->7540*/
/*7434*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7440*/        OPC_RecordChild0, // #0 = $Rn
/*7441*/        OPC_MoveParent,
/*7442*/        OPC_MoveChild, 1,
/*7444*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7448*/        OPC_MoveChild, 0,
/*7450*/        OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7495
/*7454*/          OPC_RecordChild0, // #1 = $Rm
/*7455*/          OPC_RecordChild1, // #2 = $sh
/*7456*/          OPC_MoveChild, 1,
/*7458*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7461*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7463*/          OPC_CheckType, MVT::i32,
/*7465*/          OPC_MoveParent,
/*7466*/          OPC_MoveParent,
/*7467*/          OPC_MoveParent,
/*7468*/          OPC_CheckType, MVT::i32,
/*7470*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7472*/          OPC_EmitConvertToTarget, 2,
/*7474*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7477*/          OPC_EmitInteger, MVT::i32, 14, 
/*7480*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7483*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7539
/*7498*/          OPC_RecordChild0, // #1 = $src2
/*7499*/          OPC_RecordChild1, // #2 = $sh
/*7500*/          OPC_MoveChild, 1,
/*7502*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7505*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7507*/          OPC_CheckType, MVT::i32,
/*7509*/          OPC_MoveParent,
/*7510*/          OPC_MoveParent,
/*7511*/          OPC_MoveParent,
/*7512*/          OPC_CheckType, MVT::i32,
/*7514*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7516*/          OPC_EmitConvertToTarget, 2,
/*7518*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7521*/          OPC_EmitInteger, MVT::i32, 14, 
/*7524*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7527*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                0, // EndSwitchOpcode
/*7540*/      /*Scope*/ 60, /*->7601*/
/*7541*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7545*/        OPC_RecordChild0, // #0 = $Rn
/*7546*/        OPC_MoveParent,
/*7547*/        OPC_MoveChild, 1,
/*7549*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7555*/        OPC_MoveChild, 0,
/*7557*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7560*/        OPC_RecordChild0, // #1 = $Rm
/*7561*/        OPC_RecordChild1, // #2 = $sh
/*7562*/        OPC_MoveChild, 1,
/*7564*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7567*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7569*/        OPC_CheckType, MVT::i32,
/*7571*/        OPC_MoveParent,
/*7572*/        OPC_MoveParent,
/*7573*/        OPC_MoveParent,
/*7574*/        OPC_CheckType, MVT::i32,
/*7576*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7578*/        OPC_EmitConvertToTarget, 2,
/*7580*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7583*/        OPC_EmitInteger, MVT::i32, 14, 
/*7586*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7589*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7601*/      /*Scope*/ 36|128,1/*164*/, /*->7767*/
/*7603*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7609*/        OPC_Scope, 100, /*->7711*/ // 2 children in Scope
/*7611*/          OPC_RecordChild0, // #0 = $Rn
/*7612*/          OPC_MoveParent,
/*7613*/          OPC_MoveChild, 1,
/*7615*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7619*/          OPC_MoveChild, 0,
/*7621*/          OPC_SwitchOpcode /*2 cases */, 41,  TARGET_VAL(ISD::SRA),// ->7666
/*7625*/            OPC_RecordChild0, // #1 = $Rm
/*7626*/            OPC_RecordChild1, // #2 = $sh
/*7627*/            OPC_MoveChild, 1,
/*7629*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7632*/            OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7634*/            OPC_CheckType, MVT::i32,
/*7636*/            OPC_MoveParent,
/*7637*/            OPC_MoveParent,
/*7638*/            OPC_MoveParent,
/*7639*/            OPC_CheckType, MVT::i32,
/*7641*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7643*/            OPC_EmitConvertToTarget, 2,
/*7645*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7648*/            OPC_EmitInteger, MVT::i32, 14, 
/*7651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                  /*SwitchOpcode*/ 41,  TARGET_VAL(ISD::SRL),// ->7710
/*7669*/            OPC_RecordChild0, // #1 = $src2
/*7670*/            OPC_RecordChild1, // #2 = $sh
/*7671*/            OPC_MoveChild, 1,
/*7673*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7676*/            OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7678*/            OPC_CheckType, MVT::i32,
/*7680*/            OPC_MoveParent,
/*7681*/            OPC_MoveParent,
/*7682*/            OPC_MoveParent,
/*7683*/            OPC_CheckType, MVT::i32,
/*7685*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7687*/            OPC_EmitConvertToTarget, 2,
/*7689*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7692*/            OPC_EmitInteger, MVT::i32, 14, 
/*7695*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7698*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
                  0, // EndSwitchOpcode
/*7711*/        /*Scope*/ 54, /*->7766*/
/*7712*/          OPC_MoveChild, 0,
/*7714*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7717*/          OPC_RecordChild0, // #0 = $Rm
/*7718*/          OPC_RecordChild1, // #1 = $sh
/*7719*/          OPC_MoveChild, 1,
/*7721*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7724*/          OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7726*/          OPC_CheckType, MVT::i32,
/*7728*/          OPC_MoveParent,
/*7729*/          OPC_MoveParent,
/*7730*/          OPC_MoveParent,
/*7731*/          OPC_MoveChild, 1,
/*7733*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7737*/          OPC_RecordChild0, // #2 = $Rn
/*7738*/          OPC_MoveParent,
/*7739*/          OPC_CheckType, MVT::i32,
/*7741*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7743*/          OPC_EmitConvertToTarget, 1,
/*7745*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7748*/          OPC_EmitInteger, MVT::i32, 14, 
/*7751*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7754*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7766*/        0, /*End of Scope*/
/*7767*/      /*Scope*/ 60, /*->7828*/
/*7768*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7772*/        OPC_MoveChild, 0,
/*7774*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*7777*/        OPC_RecordChild0, // #0 = $Rm
/*7778*/        OPC_RecordChild1, // #1 = $sh
/*7779*/        OPC_MoveChild, 1,
/*7781*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7784*/        OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7786*/        OPC_CheckType, MVT::i32,
/*7788*/        OPC_MoveParent,
/*7789*/        OPC_MoveParent,
/*7790*/        OPC_MoveParent,
/*7791*/        OPC_MoveChild, 1,
/*7793*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7799*/        OPC_RecordChild0, // #2 = $Rn
/*7800*/        OPC_MoveParent,
/*7801*/        OPC_CheckType, MVT::i32,
/*7803*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*7805*/        OPC_EmitConvertToTarget, 1,
/*7807*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7810*/        OPC_EmitInteger, MVT::i32, 14, 
/*7813*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7816*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (sra:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 GPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                // Dst: (PKHTB:i32 GPR:i32:$Rn, GPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
/*7828*/      /*Scope*/ 60, /*->7889*/
/*7829*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7835*/        OPC_MoveChild, 0,
/*7837*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*7840*/        OPC_RecordChild0, // #0 = $Rm
/*7841*/        OPC_RecordChild1, // #1 = $sh
/*7842*/        OPC_MoveChild, 1,
/*7844*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7847*/        OPC_CheckPredicate, 0, // Predicate_lsl_amt
/*7849*/        OPC_CheckType, MVT::i32,
/*7851*/        OPC_MoveParent,
/*7852*/        OPC_MoveParent,
/*7853*/        OPC_MoveParent,
/*7854*/        OPC_MoveChild, 1,
/*7856*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7860*/        OPC_RecordChild0, // #2 = $Rn
/*7861*/        OPC_MoveParent,
/*7862*/        OPC_CheckType, MVT::i32,
/*7864*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7866*/        OPC_EmitConvertToTarget, 1,
/*7868*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*7871*/        OPC_EmitInteger, MVT::i32, 14, 
/*7874*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7877*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_lsl_amt>><<X:lsl_shift_imm>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32):$sh))
/*7889*/      /*Scope*/ 17|128,1/*145*/, /*->8036*/
/*7891*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*7895*/        OPC_MoveChild, 0,
/*7897*/        OPC_SwitchOpcode /*2 cases */, 51,  TARGET_VAL(ISD::SRA),// ->7952
/*7901*/          OPC_RecordChild0, // #0 = $Rm
/*7902*/          OPC_RecordChild1, // #1 = $sh
/*7903*/          OPC_MoveChild, 1,
/*7905*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7908*/          OPC_CheckPredicate, 1, // Predicate_asr_amt
/*7910*/          OPC_CheckType, MVT::i32,
/*7912*/          OPC_MoveParent,
/*7913*/          OPC_MoveParent,
/*7914*/          OPC_MoveParent,
/*7915*/          OPC_MoveChild, 1,
/*7917*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7923*/          OPC_RecordChild0, // #2 = $Rn
/*7924*/          OPC_MoveParent,
/*7925*/          OPC_CheckType, MVT::i32,
/*7927*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7929*/          OPC_EmitConvertToTarget, 1,
/*7931*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7934*/          OPC_EmitInteger, MVT::i32, 14, 
/*7937*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7940*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_asr_amt>><<X:asr_shift_imm>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (asr_shift_imm:i32 (imm:i32):$sh))
                /*SwitchOpcode*/ 80,  TARGET_VAL(ISD::SRL),// ->8035
/*7955*/          OPC_RecordChild0, // #0 = $src2
/*7956*/          OPC_RecordChild1, // #1 = $sh
/*7957*/          OPC_MoveChild, 1,
/*7959*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7962*/          OPC_CheckPredicate, 2, // Predicate_imm1_15
/*7964*/          OPC_CheckType, MVT::i32,
/*7966*/          OPC_MoveParent,
/*7967*/          OPC_MoveParent,
/*7968*/          OPC_MoveParent,
/*7969*/          OPC_MoveChild, 1,
/*7971*/          OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*7977*/          OPC_RecordChild0, // #2 = $src1
/*7978*/          OPC_MoveParent,
/*7979*/          OPC_CheckType, MVT::i32,
/*7981*/          OPC_Scope, 25, /*->8008*/ // 2 children in Scope
/*7983*/            OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*7985*/            OPC_EmitConvertToTarget, 1,
/*7987*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*7990*/            OPC_EmitInteger, MVT::i32, 14, 
/*7993*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7996*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8008*/          /*Scope*/ 25, /*->8034*/
/*8009*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8011*/            OPC_EmitConvertToTarget, 1,
/*8013*/            OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8016*/            OPC_EmitInteger, MVT::i32, 14, 
/*8019*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8022*/            OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm1_15>>:$sh))
/*8034*/          0, /*End of Scope*/
                0, // EndSwitchOpcode
/*8036*/      0, /*End of Scope*/
/*8037*/    /*Scope*/ 51, /*->8089*/
/*8038*/      OPC_RecordChild0, // #0 = $Rn
/*8039*/      OPC_MoveChild, 1,
/*8041*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8044*/      OPC_RecordChild0, // #1 = $ShiftedRm
/*8045*/      OPC_MoveChild, 1,
/*8047*/      OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8058*/      OPC_MoveParent,
/*8059*/      OPC_MoveParent,
/*8060*/      OPC_CheckType, MVT::i32,
/*8062*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8064*/      OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8067*/      OPC_EmitInteger, MVT::i32, 14, 
/*8070*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8073*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8089*/    /*Scope*/ 98|128,4/*610*/, /*->8701*/
/*8091*/      OPC_MoveChild, 0,
/*8093*/      OPC_Scope, 49, /*->8144*/ // 10 children in Scope
/*8095*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8098*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*8099*/        OPC_MoveChild, 1,
/*8101*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8112*/        OPC_MoveParent,
/*8113*/        OPC_MoveParent,
/*8114*/        OPC_RecordChild1, // #1 = $Rn
/*8115*/        OPC_CheckType, MVT::i32,
/*8117*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8119*/        OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*8122*/        OPC_EmitInteger, MVT::i32, 14, 
/*8125*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8128*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8131*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*8144*/      /*Scope*/ 68, /*->8213*/
/*8145*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8149*/        OPC_RecordChild0, // #0 = $Rn
/*8150*/        OPC_MoveParent,
/*8151*/        OPC_MoveChild, 1,
/*8153*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8159*/        OPC_RecordChild0, // #1 = $Rm
/*8160*/        OPC_MoveParent,
/*8161*/        OPC_CheckType, MVT::i32,
/*8163*/        OPC_Scope, 23, /*->8188*/ // 2 children in Scope
/*8165*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8167*/          OPC_EmitInteger, MVT::i32, 0, 
/*8170*/          OPC_EmitInteger, MVT::i32, 14, 
/*8173*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8176*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (and:i32 GPR:i32:$Rm, 4294901760:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8188*/        /*Scope*/ 23, /*->8212*/
/*8189*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8191*/          OPC_EmitInteger, MVT::i32, 0, 
/*8194*/          OPC_EmitInteger, MVT::i32, 14, 
/*8197*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8200*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8212*/        0, /*End of Scope*/
/*8213*/      /*Scope*/ 68, /*->8282*/
/*8214*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8220*/        OPC_RecordChild0, // #0 = $src2
/*8221*/        OPC_MoveParent,
/*8222*/        OPC_MoveChild, 1,
/*8224*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8228*/        OPC_RecordChild0, // #1 = $src1
/*8229*/        OPC_MoveParent,
/*8230*/        OPC_CheckType, MVT::i32,
/*8232*/        OPC_Scope, 23, /*->8257*/ // 2 children in Scope
/*8234*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8236*/          OPC_EmitInteger, MVT::i32, 0, 
/*8239*/          OPC_EmitInteger, MVT::i32, 14, 
/*8242*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8245*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*8257*/        /*Scope*/ 23, /*->8281*/
/*8258*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8260*/          OPC_EmitInteger, MVT::i32, 0, 
/*8263*/          OPC_EmitInteger, MVT::i32, 14, 
/*8266*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8269*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (or:i32 (and:i32 GPR:i32:$Rm, 4294901760:i32), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 19
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*8281*/        0, /*End of Scope*/
/*8282*/      /*Scope*/ 51, /*->8334*/
/*8283*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8287*/        OPC_RecordChild0, // #0 = $Rn
/*8288*/        OPC_MoveParent,
/*8289*/        OPC_MoveChild, 1,
/*8291*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8294*/        OPC_RecordChild0, // #1 = $Rm
/*8295*/        OPC_RecordChild1, // #2 = $sh
/*8296*/        OPC_MoveChild, 1,
/*8298*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8301*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8303*/        OPC_CheckType, MVT::i32,
/*8305*/        OPC_MoveParent,
/*8306*/        OPC_MoveParent,
/*8307*/        OPC_CheckType, MVT::i32,
/*8309*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8311*/        OPC_EmitConvertToTarget, 2,
/*8313*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8316*/        OPC_EmitInteger, MVT::i32, 14, 
/*8319*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8322*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$Rn, 65535:i32), (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8334*/      /*Scope*/ 53, /*->8388*/
/*8335*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8341*/        OPC_RecordChild0, // #0 = $src1
/*8342*/        OPC_MoveParent,
/*8343*/        OPC_MoveChild, 1,
/*8345*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8348*/        OPC_RecordChild0, // #1 = $src2
/*8349*/        OPC_RecordChild1, // #2 = $sh
/*8350*/        OPC_MoveChild, 1,
/*8352*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8355*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8357*/        OPC_CheckType, MVT::i32,
/*8359*/        OPC_MoveParent,
/*8360*/        OPC_MoveParent,
/*8361*/        OPC_CheckType, MVT::i32,
/*8363*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8365*/        OPC_EmitConvertToTarget, 2,
/*8367*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8370*/        OPC_EmitInteger, MVT::i32, 14, 
/*8373*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8376*/        OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 GPR:i32:$src1, 4294901760:i32), (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8388*/      /*Scope*/ 51, /*->8440*/
/*8389*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8393*/        OPC_RecordChild0, // #0 = $src1
/*8394*/        OPC_MoveParent,
/*8395*/        OPC_MoveChild, 1,
/*8397*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8400*/        OPC_RecordChild0, // #1 = $src2
/*8401*/        OPC_RecordChild1, // #2 = $sh
/*8402*/        OPC_MoveChild, 1,
/*8404*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8407*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8409*/        OPC_CheckType, MVT::i32,
/*8411*/        OPC_MoveParent,
/*8412*/        OPC_MoveParent,
/*8413*/        OPC_CheckType, MVT::i32,
/*8415*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8417*/        OPC_EmitConvertToTarget, 2,
/*8419*/        OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8422*/        OPC_EmitInteger, MVT::i32, 14, 
/*8425*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8428*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8440*/      /*Scope*/ 53, /*->8494*/
/*8441*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8447*/        OPC_RecordChild0, // #0 = $src1
/*8448*/        OPC_MoveParent,
/*8449*/        OPC_MoveChild, 1,
/*8451*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8454*/        OPC_RecordChild0, // #1 = $src2
/*8455*/        OPC_RecordChild1, // #2 = $sh
/*8456*/        OPC_MoveChild, 1,
/*8458*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8461*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8463*/        OPC_CheckType, MVT::i32,
/*8465*/        OPC_MoveParent,
/*8466*/        OPC_MoveParent,
/*8467*/        OPC_CheckType, MVT::i32,
/*8469*/        OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8471*/        OPC_EmitConvertToTarget, 2,
/*8473*/        OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8476*/        OPC_EmitInteger, MVT::i32, 14, 
/*8479*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8482*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8494*/      /*Scope*/ 80, /*->8575*/
/*8495*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*8498*/        OPC_RecordChild0, // #0 = $src2
/*8499*/        OPC_RecordChild1, // #1 = $sh
/*8500*/        OPC_MoveChild, 1,
/*8502*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8505*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8507*/        OPC_CheckType, MVT::i32,
/*8509*/        OPC_MoveParent,
/*8510*/        OPC_MoveParent,
/*8511*/        OPC_MoveChild, 1,
/*8513*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8517*/        OPC_RecordChild0, // #2 = $src1
/*8518*/        OPC_MoveParent,
/*8519*/        OPC_CheckType, MVT::i32,
/*8521*/        OPC_Scope, 25, /*->8548*/ // 2 children in Scope
/*8523*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8525*/          OPC_EmitConvertToTarget, 1,
/*8527*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8530*/          OPC_EmitInteger, MVT::i32, 14, 
/*8533*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8536*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8548*/        /*Scope*/ 25, /*->8574*/
/*8549*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8551*/          OPC_EmitConvertToTarget, 1,
/*8553*/          OPC_EmitNodeXForm, 0, 3, // lsl_shift_imm
/*8556*/          OPC_EmitInteger, MVT::i32, 14, 
/*8559*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8562*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (shl:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$Rn, 65535:i32)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPR:i32:$Rn, GPR:i32:$Rm, (lsl_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8574*/        0, /*End of Scope*/
/*8575*/      /*Scope*/ 82, /*->8658*/
/*8576*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*8579*/        OPC_RecordChild0, // #0 = $src2
/*8580*/        OPC_RecordChild1, // #1 = $sh
/*8581*/        OPC_MoveChild, 1,
/*8583*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8586*/        OPC_CheckPredicate, 3, // Predicate_imm16_31
/*8588*/        OPC_CheckType, MVT::i32,
/*8590*/        OPC_MoveParent,
/*8591*/        OPC_MoveParent,
/*8592*/        OPC_MoveChild, 1,
/*8594*/        OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*8600*/        OPC_RecordChild0, // #2 = $src1
/*8601*/        OPC_MoveParent,
/*8602*/        OPC_CheckType, MVT::i32,
/*8604*/        OPC_Scope, 25, /*->8631*/ // 2 children in Scope
/*8606*/          OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*8608*/          OPC_EmitConvertToTarget, 1,
/*8610*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8613*/          OPC_EmitInteger, MVT::i32, 14, 
/*8616*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8619*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8631*/        /*Scope*/ 25, /*->8657*/
/*8632*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*8634*/          OPC_EmitConvertToTarget, 1,
/*8636*/          OPC_EmitNodeXForm, 1, 3, // asr_shift_imm
/*8639*/          OPC_EmitInteger, MVT::i32, 14, 
/*8642*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8645*/          OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (or:i32 (srl:i32 GPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                  // Dst: (PKHTB:i32 GPR:i32:$src1, GPR:i32:$src2, (asr_shift_imm:i32 (imm:i32)<<P:Predicate_imm16_31>>:$sh))
/*8657*/        0, /*End of Scope*/
/*8658*/      /*Scope*/ 41, /*->8700*/
/*8659*/        OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8663*/        OPC_RecordChild0, // #0 = $src
/*8664*/        OPC_MoveParent,
/*8665*/        OPC_RecordChild1, // #1 = $imm
/*8666*/        OPC_MoveChild, 1,
/*8668*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8671*/        OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8673*/        OPC_MoveParent,
/*8674*/        OPC_CheckType, MVT::i32,
/*8676*/        OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*8678*/        OPC_EmitConvertToTarget, 1,
/*8680*/        OPC_EmitNodeXForm, 2, 2, // hi16
/*8683*/        OPC_EmitInteger, MVT::i32, 14, 
/*8686*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8689*/        OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8700*/      0, /*End of Scope*/
/*8701*/    /*Scope*/ 32, /*->8734*/
/*8702*/      OPC_RecordChild0, // #0 = $Rn
/*8703*/      OPC_RecordChild1, // #1 = $shift
/*8704*/      OPC_CheckType, MVT::i32,
/*8706*/      OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8708*/      OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*8711*/      OPC_EmitInteger, MVT::i32, 14, 
/*8714*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8717*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8720*/      OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (or:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8734*/    /*Scope*/ 43, /*->8778*/
/*8735*/      OPC_MoveChild, 0,
/*8737*/      OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*8741*/      OPC_RecordChild0, // #0 = $src
/*8742*/      OPC_MoveParent,
/*8743*/      OPC_RecordChild1, // #1 = $imm
/*8744*/      OPC_MoveChild, 1,
/*8746*/      OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8749*/      OPC_CheckPredicate, 4, // Predicate_lo16AllZero
/*8751*/      OPC_MoveParent,
/*8752*/      OPC_CheckType, MVT::i32,
/*8754*/      OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8756*/      OPC_EmitConvertToTarget, 1,
/*8758*/      OPC_EmitNodeXForm, 2, 2, // hi16
/*8761*/      OPC_EmitInteger, MVT::i32, 14, 
/*8764*/      OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8767*/      OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
              // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
              // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*8778*/    /*Scope*/ 21|128,1/*149*/, /*->8929*/
/*8780*/      OPC_RecordChild0, // #0 = $Rn
/*8781*/      OPC_Scope, 56, /*->8839*/ // 3 children in Scope
/*8783*/        OPC_MoveChild, 1,
/*8785*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8788*/        OPC_RecordChild0, // #1 = $imm
/*8789*/        OPC_MoveChild, 0,
/*8791*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8794*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8796*/        OPC_MoveParent,
/*8797*/        OPC_MoveChild, 1,
/*8799*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8810*/        OPC_MoveParent,
/*8811*/        OPC_MoveParent,
/*8812*/        OPC_CheckType, MVT::i32,
/*8814*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8816*/        OPC_EmitConvertToTarget, 1,
/*8818*/        OPC_EmitInteger, MVT::i32, 14, 
/*8821*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8824*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8827*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8839*/      /*Scope*/ 31, /*->8871*/
/*8840*/        OPC_RecordChild1, // #1 = $Rn
/*8841*/        OPC_CheckType, MVT::i32,
/*8843*/        OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*8845*/        OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*8848*/        OPC_EmitInteger, MVT::i32, 14, 
/*8851*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8854*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8857*/        OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ORRrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*8871*/      /*Scope*/ 56, /*->8928*/
/*8872*/        OPC_MoveChild, 1,
/*8874*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8877*/        OPC_MoveChild, 0,
/*8879*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8890*/        OPC_MoveParent,
/*8891*/        OPC_RecordChild1, // #1 = $imm
/*8892*/        OPC_MoveChild, 1,
/*8894*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8897*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8899*/        OPC_MoveParent,
/*8900*/        OPC_MoveParent,
/*8901*/        OPC_CheckType, MVT::i32,
/*8903*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8905*/        OPC_EmitConvertToTarget, 1,
/*8907*/        OPC_EmitInteger, MVT::i32, 14, 
/*8910*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8913*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8916*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8928*/      0, /*End of Scope*/
/*8929*/    /*Scope*/ 113, /*->9043*/
/*8930*/      OPC_MoveChild, 0,
/*8932*/      OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*8935*/      OPC_Scope, 52, /*->8989*/ // 2 children in Scope
/*8937*/        OPC_RecordChild0, // #0 = $imm
/*8938*/        OPC_MoveChild, 0,
/*8940*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8943*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*8945*/        OPC_MoveParent,
/*8946*/        OPC_MoveChild, 1,
/*8948*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*8959*/        OPC_MoveParent,
/*8960*/        OPC_MoveParent,
/*8961*/        OPC_RecordChild1, // #1 = $Rn
/*8962*/        OPC_CheckType, MVT::i32,
/*8964*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*8966*/        OPC_EmitConvertToTarget, 0,
/*8968*/        OPC_EmitInteger, MVT::i32, 14, 
/*8971*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8974*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8977*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*8989*/      /*Scope*/ 52, /*->9042*/
/*8990*/        OPC_MoveChild, 0,
/*8992*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9003*/        OPC_MoveParent,
/*9004*/        OPC_RecordChild1, // #0 = $imm
/*9005*/        OPC_MoveChild, 1,
/*9007*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9010*/        OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*9012*/        OPC_MoveParent,
/*9013*/        OPC_MoveParent,
/*9014*/        OPC_RecordChild1, // #1 = $Rn
/*9015*/        OPC_CheckType, MVT::i32,
/*9017*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9019*/        OPC_EmitConvertToTarget, 0,
/*9021*/        OPC_EmitInteger, MVT::i32, 14, 
/*9024*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9027*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9030*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*9042*/      0, /*End of Scope*/
/*9043*/    /*Scope*/ 110, /*->9154*/
/*9044*/      OPC_RecordChild0, // #0 = $Rn
/*9045*/      OPC_Scope, 59, /*->9106*/ // 2 children in Scope
/*9047*/        OPC_RecordChild1, // #1 = $ShiftedRm
/*9048*/        OPC_CheckType, MVT::i32,
/*9050*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9052*/        OPC_Scope, 25, /*->9079*/ // 2 children in Scope
/*9054*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9057*/          OPC_EmitInteger, MVT::i32, 14, 
/*9060*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9063*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9066*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9079*/        /*Scope*/ 25, /*->9105*/
/*9080*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*9083*/          OPC_EmitInteger, MVT::i32, 14, 
/*9086*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9089*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9092*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*9105*/        0, /*End of Scope*/
/*9106*/      /*Scope*/ 46, /*->9153*/
/*9107*/        OPC_MoveChild, 1,
/*9109*/        OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9112*/        OPC_RecordChild0, // #1 = $Rm
/*9113*/        OPC_MoveChild, 1,
/*9115*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9126*/        OPC_MoveParent,
/*9127*/        OPC_MoveParent,
/*9128*/        OPC_CheckType, MVT::i32,
/*9130*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9132*/        OPC_EmitInteger, MVT::i32, 14, 
/*9135*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9138*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9141*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*9153*/      0, /*End of Scope*/
/*9154*/    /*Scope*/ 77|128,13/*1741*/, /*->10897*/
/*9156*/      OPC_MoveChild, 0,
/*9158*/      OPC_SwitchOpcode /*2 cases */, 42,  TARGET_VAL(ISD::XOR),// ->9204
/*9162*/        OPC_RecordChild0, // #0 = $Rm
/*9163*/        OPC_MoveChild, 1,
/*9165*/        OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*9176*/        OPC_MoveParent,
/*9177*/        OPC_MoveParent,
/*9178*/        OPC_RecordChild1, // #1 = $Rn
/*9179*/        OPC_CheckType, MVT::i32,
/*9181*/        OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*9183*/        OPC_EmitInteger, MVT::i32, 14, 
/*9186*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9189*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9192*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
              /*SwitchOpcode*/ 24|128,13/*1688*/,  TARGET_VAL(ISD::AND),// ->10896
/*9208*/        OPC_Scope, 46|128,5/*686*/, /*->9897*/ // 4 children in Scope
/*9211*/          OPC_RecordChild0, // #0 = $Vn
/*9212*/          OPC_Scope, 102|128,3/*486*/, /*->9701*/ // 2 children in Scope
/*9215*/            OPC_RecordChild1, // #1 = $src1
/*9216*/            OPC_MoveParent,
/*9217*/            OPC_MoveChild, 1,
/*9219*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9222*/            OPC_Scope, 12|128,1/*140*/, /*->9365*/ // 4 children in Scope
/*9225*/              OPC_RecordChild0, // #2 = $Vm
/*9226*/              OPC_MoveChild, 1,
/*9228*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9231*/              OPC_MoveChild, 0,
/*9233*/              OPC_Scope, 79, /*->9314*/ // 2 children in Scope
/*9235*/                OPC_CheckSame, 1,
/*9237*/                OPC_MoveParent,
/*9238*/                OPC_MoveChild, 1,
/*9240*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9243*/                OPC_MoveChild, 0,
/*9245*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9248*/                OPC_MoveChild, 0,
/*9250*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9253*/                OPC_MoveParent,
/*9254*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9256*/                OPC_SwitchType /*2 cases */, 26,  MVT::v8i8,// ->9285
/*9259*/                  OPC_MoveParent,
/*9260*/                  OPC_MoveParent,
/*9261*/                  OPC_MoveParent,
/*9262*/                  OPC_MoveParent,
/*9263*/                  OPC_CheckType, MVT::v2i32,
/*9265*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9267*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9270*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9273*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                              1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                        /*SwitchType*/ 26,  MVT::v16i8,// ->9313
/*9287*/                  OPC_MoveParent,
/*9288*/                  OPC_MoveParent,
/*9289*/                  OPC_MoveParent,
/*9290*/                  OPC_MoveParent,
/*9291*/                  OPC_CheckType, MVT::v4i32,
/*9293*/                  OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9295*/                  OPC_EmitInteger, MVT::i32, 14, 
/*9298*/                  OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9301*/                  OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                              1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                          // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                          // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                        0, // EndSwitchType
/*9314*/              /*Scope*/ 49, /*->9364*/
/*9315*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9318*/                OPC_MoveChild, 0,
/*9320*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9323*/                OPC_MoveChild, 0,
/*9325*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9328*/                OPC_MoveParent,
/*9329*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9331*/                OPC_CheckType, MVT::v8i8,
/*9333*/                OPC_MoveParent,
/*9334*/                OPC_MoveParent,
/*9335*/                OPC_MoveChild, 1,
/*9337*/                OPC_CheckSame, 1,
/*9339*/                OPC_MoveParent,
/*9340*/                OPC_MoveParent,
/*9341*/                OPC_MoveParent,
/*9342*/                OPC_CheckType, MVT::v2i32,
/*9344*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9346*/                OPC_EmitInteger, MVT::i32, 14, 
/*9349*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9352*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9364*/              0, /*End of Scope*/
/*9365*/            /*Scope*/ 111, /*->9477*/
/*9366*/              OPC_MoveChild, 0,
/*9368*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9371*/              OPC_MoveChild, 0,
/*9373*/              OPC_Scope, 50, /*->9425*/ // 2 children in Scope
/*9375*/                OPC_CheckSame, 1,
/*9377*/                OPC_MoveParent,
/*9378*/                OPC_MoveChild, 1,
/*9380*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9383*/                OPC_MoveChild, 0,
/*9385*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9388*/                OPC_MoveChild, 0,
/*9390*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9393*/                OPC_MoveParent,
/*9394*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9396*/                OPC_CheckType, MVT::v8i8,
/*9398*/                OPC_MoveParent,
/*9399*/                OPC_MoveParent,
/*9400*/                OPC_MoveParent,
/*9401*/                OPC_RecordChild1, // #2 = $Vm
/*9402*/                OPC_MoveParent,
/*9403*/                OPC_CheckType, MVT::v2i32,
/*9405*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9407*/                OPC_EmitInteger, MVT::i32, 14, 
/*9410*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9413*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9425*/              /*Scope*/ 50, /*->9476*/
/*9426*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9429*/                OPC_MoveChild, 0,
/*9431*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9434*/                OPC_MoveChild, 0,
/*9436*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9439*/                OPC_MoveParent,
/*9440*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9442*/                OPC_CheckType, MVT::v8i8,
/*9444*/                OPC_MoveParent,
/*9445*/                OPC_MoveParent,
/*9446*/                OPC_MoveChild, 1,
/*9448*/                OPC_CheckSame, 1,
/*9450*/                OPC_MoveParent,
/*9451*/                OPC_MoveParent,
/*9452*/                OPC_RecordChild1, // #2 = $Vm
/*9453*/                OPC_MoveParent,
/*9454*/                OPC_CheckType, MVT::v2i32,
/*9456*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9458*/                OPC_EmitInteger, MVT::i32, 14, 
/*9461*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9464*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9476*/              0, /*End of Scope*/
/*9477*/            /*Scope*/ 110, /*->9588*/
/*9478*/              OPC_RecordChild0, // #2 = $Vm
/*9479*/              OPC_MoveChild, 1,
/*9481*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9484*/              OPC_MoveChild, 0,
/*9486*/              OPC_Scope, 49, /*->9537*/ // 2 children in Scope
/*9488*/                OPC_CheckSame, 0,
/*9490*/                OPC_MoveParent,
/*9491*/                OPC_MoveChild, 1,
/*9493*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9496*/                OPC_MoveChild, 0,
/*9498*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9501*/                OPC_MoveChild, 0,
/*9503*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9506*/                OPC_MoveParent,
/*9507*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9509*/                OPC_CheckType, MVT::v8i8,
/*9511*/                OPC_MoveParent,
/*9512*/                OPC_MoveParent,
/*9513*/                OPC_MoveParent,
/*9514*/                OPC_MoveParent,
/*9515*/                OPC_CheckType, MVT::v2i32,
/*9517*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9519*/                OPC_EmitInteger, MVT::i32, 14, 
/*9522*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9525*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9537*/              /*Scope*/ 49, /*->9587*/
/*9538*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9541*/                OPC_MoveChild, 0,
/*9543*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9546*/                OPC_MoveChild, 0,
/*9548*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9551*/                OPC_MoveParent,
/*9552*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9554*/                OPC_CheckType, MVT::v8i8,
/*9556*/                OPC_MoveParent,
/*9557*/                OPC_MoveParent,
/*9558*/                OPC_MoveChild, 1,
/*9560*/                OPC_CheckSame, 0,
/*9562*/                OPC_MoveParent,
/*9563*/                OPC_MoveParent,
/*9564*/                OPC_MoveParent,
/*9565*/                OPC_CheckType, MVT::v2i32,
/*9567*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9569*/                OPC_EmitInteger, MVT::i32, 14, 
/*9572*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9575*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9587*/              0, /*End of Scope*/
/*9588*/            /*Scope*/ 111, /*->9700*/
/*9589*/              OPC_MoveChild, 0,
/*9591*/              OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9594*/              OPC_MoveChild, 0,
/*9596*/              OPC_Scope, 50, /*->9648*/ // 2 children in Scope
/*9598*/                OPC_CheckSame, 0,
/*9600*/                OPC_MoveParent,
/*9601*/                OPC_MoveChild, 1,
/*9603*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9606*/                OPC_MoveChild, 0,
/*9608*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9611*/                OPC_MoveChild, 0,
/*9613*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9616*/                OPC_MoveParent,
/*9617*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9619*/                OPC_CheckType, MVT::v8i8,
/*9621*/                OPC_MoveParent,
/*9622*/                OPC_MoveParent,
/*9623*/                OPC_MoveParent,
/*9624*/                OPC_RecordChild1, // #2 = $Vm
/*9625*/                OPC_MoveParent,
/*9626*/                OPC_CheckType, MVT::v2i32,
/*9628*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9630*/                OPC_EmitInteger, MVT::i32, 14, 
/*9633*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9636*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9648*/              /*Scope*/ 50, /*->9699*/
/*9649*/                OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9652*/                OPC_MoveChild, 0,
/*9654*/                OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9657*/                OPC_MoveChild, 0,
/*9659*/                OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9662*/                OPC_MoveParent,
/*9663*/                OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9665*/                OPC_CheckType, MVT::v8i8,
/*9667*/                OPC_MoveParent,
/*9668*/                OPC_MoveParent,
/*9669*/                OPC_MoveChild, 1,
/*9671*/                OPC_CheckSame, 0,
/*9673*/                OPC_MoveParent,
/*9674*/                OPC_MoveParent,
/*9675*/                OPC_RecordChild1, // #2 = $Vm
/*9676*/                OPC_MoveParent,
/*9677*/                OPC_CheckType, MVT::v2i32,
/*9679*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9681*/                OPC_EmitInteger, MVT::i32, 14, 
/*9684*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9687*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9699*/              0, /*End of Scope*/
/*9700*/            0, /*End of Scope*/
/*9701*/          /*Scope*/ 65|128,1/*193*/, /*->9896*/
/*9703*/            OPC_MoveChild, 1,
/*9705*/            OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9708*/            OPC_Scope, 92, /*->9802*/ // 2 children in Scope
/*9710*/              OPC_RecordChild0, // #1 = $src1
/*9711*/              OPC_MoveChild, 1,
/*9713*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9716*/              OPC_MoveChild, 0,
/*9718*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9721*/              OPC_MoveChild, 0,
/*9723*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9726*/              OPC_MoveParent,
/*9727*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9729*/              OPC_CheckType, MVT::v8i8,
/*9731*/              OPC_MoveParent,
/*9732*/              OPC_MoveParent,
/*9733*/              OPC_MoveParent,
/*9734*/              OPC_MoveParent,
/*9735*/              OPC_MoveChild, 1,
/*9737*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9740*/              OPC_Scope, 29, /*->9771*/ // 2 children in Scope
/*9742*/                OPC_RecordChild0, // #2 = $Vn
/*9743*/                OPC_MoveChild, 1,
/*9745*/                OPC_CheckSame, 1,
/*9747*/                OPC_MoveParent,
/*9748*/                OPC_MoveParent,
/*9749*/                OPC_CheckType, MVT::v2i32,
/*9751*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9753*/                OPC_EmitInteger, MVT::i32, 14, 
/*9756*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9759*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9771*/              /*Scope*/ 29, /*->9801*/
/*9772*/                OPC_MoveChild, 0,
/*9774*/                OPC_CheckSame, 1,
/*9776*/                OPC_MoveParent,
/*9777*/                OPC_RecordChild1, // #2 = $Vn
/*9778*/                OPC_MoveParent,
/*9779*/                OPC_CheckType, MVT::v2i32,
/*9781*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9783*/                OPC_EmitInteger, MVT::i32, 14, 
/*9786*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9789*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9801*/              0, /*End of Scope*/
/*9802*/            /*Scope*/ 92, /*->9895*/
/*9803*/              OPC_MoveChild, 0,
/*9805*/              OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9808*/              OPC_MoveChild, 0,
/*9810*/              OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9813*/              OPC_MoveChild, 0,
/*9815*/              OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9818*/              OPC_MoveParent,
/*9819*/              OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9821*/              OPC_CheckType, MVT::v8i8,
/*9823*/              OPC_MoveParent,
/*9824*/              OPC_MoveParent,
/*9825*/              OPC_RecordChild1, // #1 = $src1
/*9826*/              OPC_MoveParent,
/*9827*/              OPC_MoveParent,
/*9828*/              OPC_MoveChild, 1,
/*9830*/              OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9833*/              OPC_Scope, 29, /*->9864*/ // 2 children in Scope
/*9835*/                OPC_RecordChild0, // #2 = $Vn
/*9836*/                OPC_MoveChild, 1,
/*9838*/                OPC_CheckSame, 1,
/*9840*/                OPC_MoveParent,
/*9841*/                OPC_MoveParent,
/*9842*/                OPC_CheckType, MVT::v2i32,
/*9844*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9846*/                OPC_EmitInteger, MVT::i32, 14, 
/*9849*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9852*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9864*/              /*Scope*/ 29, /*->9894*/
/*9865*/                OPC_MoveChild, 0,
/*9867*/                OPC_CheckSame, 1,
/*9869*/                OPC_MoveParent,
/*9870*/                OPC_RecordChild1, // #2 = $Vn
/*9871*/                OPC_MoveParent,
/*9872*/                OPC_CheckType, MVT::v2i32,
/*9874*/                OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9876*/                OPC_EmitInteger, MVT::i32, 14, 
/*9879*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9882*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1)), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9894*/              0, /*End of Scope*/
/*9895*/            0, /*End of Scope*/
/*9896*/          0, /*End of Scope*/
/*9897*/        /*Scope*/ 67|128,1/*195*/, /*->10094*/
/*9899*/          OPC_MoveChild, 0,
/*9901*/          OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*9904*/          OPC_Scope, 93, /*->9999*/ // 2 children in Scope
/*9906*/            OPC_RecordChild0, // #0 = $src1
/*9907*/            OPC_MoveChild, 1,
/*9909*/            OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*9912*/            OPC_MoveChild, 0,
/*9914*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*9917*/            OPC_MoveChild, 0,
/*9919*/            OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*9922*/            OPC_MoveParent,
/*9923*/            OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*9925*/            OPC_CheckType, MVT::v8i8,
/*9927*/            OPC_MoveParent,
/*9928*/            OPC_MoveParent,
/*9929*/            OPC_MoveParent,
/*9930*/            OPC_RecordChild1, // #1 = $Vm
/*9931*/            OPC_MoveParent,
/*9932*/            OPC_MoveChild, 1,
/*9934*/            OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*9937*/            OPC_Scope, 29, /*->9968*/ // 2 children in Scope
/*9939*/              OPC_RecordChild0, // #2 = $Vn
/*9940*/              OPC_MoveChild, 1,
/*9942*/              OPC_CheckSame, 0,
/*9944*/              OPC_MoveParent,
/*9945*/              OPC_MoveParent,
/*9946*/              OPC_CheckType, MVT::v2i32,
/*9948*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9950*/              OPC_EmitInteger, MVT::i32, 14, 
/*9953*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9956*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9968*/            /*Scope*/ 29, /*->9998*/
/*9969*/              OPC_MoveChild, 0,
/*9971*/              OPC_CheckSame, 0,
/*9973*/              OPC_MoveParent,
/*9974*/              OPC_RecordChild1, // #2 = $Vn
/*9975*/              OPC_MoveParent,
/*9976*/              OPC_CheckType, MVT::v2i32,
/*9978*/              OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*9980*/              OPC_EmitInteger, MVT::i32, 14, 
/*9983*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9986*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$src1, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*9998*/            0, /*End of Scope*/
/*9999*/          /*Scope*/ 93, /*->10093*/
/*10000*/           OPC_MoveChild, 0,
/*10002*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10005*/           OPC_MoveChild, 0,
/*10007*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10010*/           OPC_MoveChild, 0,
/*10012*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10015*/           OPC_MoveParent,
/*10016*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10018*/           OPC_CheckType, MVT::v8i8,
/*10020*/           OPC_MoveParent,
/*10021*/           OPC_MoveParent,
/*10022*/           OPC_RecordChild1, // #0 = $src1
/*10023*/           OPC_MoveParent,
/*10024*/           OPC_RecordChild1, // #1 = $Vm
/*10025*/           OPC_MoveParent,
/*10026*/           OPC_MoveChild, 1,
/*10028*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10031*/           OPC_Scope, 29, /*->10062*/ // 2 children in Scope
/*10033*/             OPC_RecordChild0, // #2 = $Vn
/*10034*/             OPC_MoveChild, 1,
/*10036*/             OPC_CheckSame, 0,
/*10038*/             OPC_MoveParent,
/*10039*/             OPC_MoveParent,
/*10040*/             OPC_CheckType, MVT::v2i32,
/*10042*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10044*/             OPC_EmitInteger, MVT::i32, 14, 
/*10047*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10050*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$src1)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10062*/           /*Scope*/ 29, /*->10092*/
/*10063*/             OPC_MoveChild, 0,
/*10065*/             OPC_CheckSame, 0,
/*10067*/             OPC_MoveParent,
/*10068*/             OPC_RecordChild1, // #2 = $Vn
/*10069*/             OPC_MoveParent,
/*10070*/             OPC_CheckType, MVT::v2i32,
/*10072*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10074*/             OPC_EmitInteger, MVT::i32, 14, 
/*10077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src1), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10092*/           0, /*End of Scope*/
/*10093*/         0, /*End of Scope*/
/*10094*/       /*Scope*/ 90|128,4/*602*/, /*->10698*/
/*10096*/         OPC_RecordChild0, // #0 = $Vn
/*10097*/         OPC_Scope, 18|128,3/*402*/, /*->10502*/ // 2 children in Scope
/*10100*/           OPC_RecordChild1, // #1 = $src1
/*10101*/           OPC_MoveParent,
/*10102*/           OPC_MoveChild, 1,
/*10104*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10107*/           OPC_Scope, 57, /*->10166*/ // 4 children in Scope
/*10109*/             OPC_RecordChild0, // #2 = $Vm
/*10110*/             OPC_MoveChild, 1,
/*10112*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10115*/             OPC_MoveChild, 0,
/*10117*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10120*/             OPC_MoveChild, 0,
/*10122*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10125*/             OPC_MoveChild, 0,
/*10127*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10130*/             OPC_MoveParent,
/*10131*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10133*/             OPC_CheckType, MVT::v16i8,
/*10135*/             OPC_MoveParent,
/*10136*/             OPC_MoveParent,
/*10137*/             OPC_MoveChild, 1,
/*10139*/             OPC_CheckSame, 1,
/*10141*/             OPC_MoveParent,
/*10142*/             OPC_MoveParent,
/*10143*/             OPC_MoveParent,
/*10144*/             OPC_CheckType, MVT::v4i32,
/*10146*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10148*/             OPC_EmitInteger, MVT::i32, 14, 
/*10151*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10154*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10166*/           /*Scope*/ 111, /*->10278*/
/*10167*/             OPC_MoveChild, 0,
/*10169*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10172*/             OPC_MoveChild, 0,
/*10174*/             OPC_Scope, 50, /*->10226*/ // 2 children in Scope
/*10176*/               OPC_CheckSame, 1,
/*10178*/               OPC_MoveParent,
/*10179*/               OPC_MoveChild, 1,
/*10181*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10184*/               OPC_MoveChild, 0,
/*10186*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10189*/               OPC_MoveChild, 0,
/*10191*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10194*/               OPC_MoveParent,
/*10195*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10197*/               OPC_CheckType, MVT::v16i8,
/*10199*/               OPC_MoveParent,
/*10200*/               OPC_MoveParent,
/*10201*/               OPC_MoveParent,
/*10202*/               OPC_RecordChild1, // #2 = $Vm
/*10203*/               OPC_MoveParent,
/*10204*/               OPC_CheckType, MVT::v4i32,
/*10206*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10208*/               OPC_EmitInteger, MVT::i32, 14, 
/*10211*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10214*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10226*/             /*Scope*/ 50, /*->10277*/
/*10227*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10230*/               OPC_MoveChild, 0,
/*10232*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10235*/               OPC_MoveChild, 0,
/*10237*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10240*/               OPC_MoveParent,
/*10241*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10243*/               OPC_CheckType, MVT::v16i8,
/*10245*/               OPC_MoveParent,
/*10246*/               OPC_MoveParent,
/*10247*/               OPC_MoveChild, 1,
/*10249*/               OPC_CheckSame, 1,
/*10251*/               OPC_MoveParent,
/*10252*/               OPC_MoveParent,
/*10253*/               OPC_RecordChild1, // #2 = $Vm
/*10254*/               OPC_MoveParent,
/*10255*/               OPC_CheckType, MVT::v4i32,
/*10257*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10259*/               OPC_EmitInteger, MVT::i32, 14, 
/*10262*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10265*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10277*/             0, /*End of Scope*/
/*10278*/           /*Scope*/ 110, /*->10389*/
/*10279*/             OPC_RecordChild0, // #2 = $Vm
/*10280*/             OPC_MoveChild, 1,
/*10282*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10285*/             OPC_MoveChild, 0,
/*10287*/             OPC_Scope, 49, /*->10338*/ // 2 children in Scope
/*10289*/               OPC_CheckSame, 0,
/*10291*/               OPC_MoveParent,
/*10292*/               OPC_MoveChild, 1,
/*10294*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10297*/               OPC_MoveChild, 0,
/*10299*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10302*/               OPC_MoveChild, 0,
/*10304*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10307*/               OPC_MoveParent,
/*10308*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10310*/               OPC_CheckType, MVT::v16i8,
/*10312*/               OPC_MoveParent,
/*10313*/               OPC_MoveParent,
/*10314*/               OPC_MoveParent,
/*10315*/               OPC_MoveParent,
/*10316*/               OPC_CheckType, MVT::v4i32,
/*10318*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10320*/               OPC_EmitInteger, MVT::i32, 14, 
/*10323*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10326*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10338*/             /*Scope*/ 49, /*->10388*/
/*10339*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10342*/               OPC_MoveChild, 0,
/*10344*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10347*/               OPC_MoveChild, 0,
/*10349*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10352*/               OPC_MoveParent,
/*10353*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10355*/               OPC_CheckType, MVT::v16i8,
/*10357*/               OPC_MoveParent,
/*10358*/               OPC_MoveParent,
/*10359*/               OPC_MoveChild, 1,
/*10361*/               OPC_CheckSame, 0,
/*10363*/               OPC_MoveParent,
/*10364*/               OPC_MoveParent,
/*10365*/               OPC_MoveParent,
/*10366*/               OPC_CheckType, MVT::v4i32,
/*10368*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10370*/               OPC_EmitInteger, MVT::i32, 14, 
/*10373*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10376*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10388*/             0, /*End of Scope*/
/*10389*/           /*Scope*/ 111, /*->10501*/
/*10390*/             OPC_MoveChild, 0,
/*10392*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10395*/             OPC_MoveChild, 0,
/*10397*/             OPC_Scope, 50, /*->10449*/ // 2 children in Scope
/*10399*/               OPC_CheckSame, 0,
/*10401*/               OPC_MoveParent,
/*10402*/               OPC_MoveChild, 1,
/*10404*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10407*/               OPC_MoveChild, 0,
/*10409*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10412*/               OPC_MoveChild, 0,
/*10414*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10417*/               OPC_MoveParent,
/*10418*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10420*/               OPC_CheckType, MVT::v16i8,
/*10422*/               OPC_MoveParent,
/*10423*/               OPC_MoveParent,
/*10424*/               OPC_MoveParent,
/*10425*/               OPC_RecordChild1, // #2 = $Vm
/*10426*/               OPC_MoveParent,
/*10427*/               OPC_CheckType, MVT::v4i32,
/*10429*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10431*/               OPC_EmitInteger, MVT::i32, 14, 
/*10434*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10437*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10449*/             /*Scope*/ 50, /*->10500*/
/*10450*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10453*/               OPC_MoveChild, 0,
/*10455*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10458*/               OPC_MoveChild, 0,
/*10460*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10463*/               OPC_MoveParent,
/*10464*/               OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10466*/               OPC_CheckType, MVT::v16i8,
/*10468*/               OPC_MoveParent,
/*10469*/               OPC_MoveParent,
/*10470*/               OPC_MoveChild, 1,
/*10472*/               OPC_CheckSame, 0,
/*10474*/               OPC_MoveParent,
/*10475*/               OPC_MoveParent,
/*10476*/               OPC_RecordChild1, // #2 = $Vm
/*10477*/               OPC_MoveParent,
/*10478*/               OPC_CheckType, MVT::v4i32,
/*10480*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10482*/               OPC_EmitInteger, MVT::i32, 14, 
/*10485*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10488*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10500*/             0, /*End of Scope*/
/*10501*/           0, /*End of Scope*/
/*10502*/         /*Scope*/ 65|128,1/*193*/, /*->10697*/
/*10504*/           OPC_MoveChild, 1,
/*10506*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10509*/           OPC_Scope, 92, /*->10603*/ // 2 children in Scope
/*10511*/             OPC_RecordChild0, // #1 = $src1
/*10512*/             OPC_MoveChild, 1,
/*10514*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10517*/             OPC_MoveChild, 0,
/*10519*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10522*/             OPC_MoveChild, 0,
/*10524*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10527*/             OPC_MoveParent,
/*10528*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10530*/             OPC_CheckType, MVT::v16i8,
/*10532*/             OPC_MoveParent,
/*10533*/             OPC_MoveParent,
/*10534*/             OPC_MoveParent,
/*10535*/             OPC_MoveParent,
/*10536*/             OPC_MoveChild, 1,
/*10538*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10541*/             OPC_Scope, 29, /*->10572*/ // 2 children in Scope
/*10543*/               OPC_RecordChild0, // #2 = $Vn
/*10544*/               OPC_MoveChild, 1,
/*10546*/               OPC_CheckSame, 1,
/*10548*/               OPC_MoveParent,
/*10549*/               OPC_MoveParent,
/*10550*/               OPC_CheckType, MVT::v4i32,
/*10552*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10554*/               OPC_EmitInteger, MVT::i32, 14, 
/*10557*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10560*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10572*/             /*Scope*/ 29, /*->10602*/
/*10573*/               OPC_MoveChild, 0,
/*10575*/               OPC_CheckSame, 1,
/*10577*/               OPC_MoveParent,
/*10578*/               OPC_RecordChild1, // #2 = $Vn
/*10579*/               OPC_MoveParent,
/*10580*/               OPC_CheckType, MVT::v4i32,
/*10582*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10584*/               OPC_EmitInteger, MVT::i32, 14, 
/*10587*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10590*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10602*/             0, /*End of Scope*/
/*10603*/           /*Scope*/ 92, /*->10696*/
/*10604*/             OPC_MoveChild, 0,
/*10606*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10609*/             OPC_MoveChild, 0,
/*10611*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10614*/             OPC_MoveChild, 0,
/*10616*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10619*/             OPC_MoveParent,
/*10620*/             OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10622*/             OPC_CheckType, MVT::v16i8,
/*10624*/             OPC_MoveParent,
/*10625*/             OPC_MoveParent,
/*10626*/             OPC_RecordChild1, // #1 = $src1
/*10627*/             OPC_MoveParent,
/*10628*/             OPC_MoveParent,
/*10629*/             OPC_MoveChild, 1,
/*10631*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10634*/             OPC_Scope, 29, /*->10665*/ // 2 children in Scope
/*10636*/               OPC_RecordChild0, // #2 = $Vn
/*10637*/               OPC_MoveChild, 1,
/*10639*/               OPC_CheckSame, 1,
/*10641*/               OPC_MoveParent,
/*10642*/               OPC_MoveParent,
/*10643*/               OPC_CheckType, MVT::v4i32,
/*10645*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10647*/               OPC_EmitInteger, MVT::i32, 14, 
/*10650*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10653*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10665*/             /*Scope*/ 29, /*->10695*/
/*10666*/               OPC_MoveChild, 0,
/*10668*/               OPC_CheckSame, 1,
/*10670*/               OPC_MoveParent,
/*10671*/               OPC_RecordChild1, // #2 = $Vn
/*10672*/               OPC_MoveParent,
/*10673*/               OPC_CheckType, MVT::v4i32,
/*10675*/               OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10677*/               OPC_EmitInteger, MVT::i32, 14, 
/*10680*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10683*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1)), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10695*/             0, /*End of Scope*/
/*10696*/           0, /*End of Scope*/
/*10697*/         0, /*End of Scope*/
/*10698*/       /*Scope*/ 67|128,1/*195*/, /*->10895*/
/*10700*/         OPC_MoveChild, 0,
/*10702*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10705*/         OPC_Scope, 93, /*->10800*/ // 2 children in Scope
/*10707*/           OPC_RecordChild0, // #0 = $src1
/*10708*/           OPC_MoveChild, 1,
/*10710*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10713*/           OPC_MoveChild, 0,
/*10715*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10718*/           OPC_MoveChild, 0,
/*10720*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10723*/           OPC_MoveParent,
/*10724*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10726*/           OPC_CheckType, MVT::v16i8,
/*10728*/           OPC_MoveParent,
/*10729*/           OPC_MoveParent,
/*10730*/           OPC_MoveParent,
/*10731*/           OPC_RecordChild1, // #1 = $Vm
/*10732*/           OPC_MoveParent,
/*10733*/           OPC_MoveChild, 1,
/*10735*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10738*/           OPC_Scope, 29, /*->10769*/ // 2 children in Scope
/*10740*/             OPC_RecordChild0, // #2 = $Vn
/*10741*/             OPC_MoveChild, 1,
/*10743*/             OPC_CheckSame, 0,
/*10745*/             OPC_MoveParent,
/*10746*/             OPC_MoveParent,
/*10747*/             OPC_CheckType, MVT::v4i32,
/*10749*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10751*/             OPC_EmitInteger, MVT::i32, 14, 
/*10754*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10757*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10769*/           /*Scope*/ 29, /*->10799*/
/*10770*/             OPC_MoveChild, 0,
/*10772*/             OPC_CheckSame, 0,
/*10774*/             OPC_MoveParent,
/*10775*/             OPC_RecordChild1, // #2 = $Vn
/*10776*/             OPC_MoveParent,
/*10777*/             OPC_CheckType, MVT::v4i32,
/*10779*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10781*/             OPC_EmitInteger, MVT::i32, 14, 
/*10784*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10787*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$src1, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10799*/           0, /*End of Scope*/
/*10800*/         /*Scope*/ 93, /*->10894*/
/*10801*/           OPC_MoveChild, 0,
/*10803*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10806*/           OPC_MoveChild, 0,
/*10808*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10811*/           OPC_MoveChild, 0,
/*10813*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10816*/           OPC_MoveParent,
/*10817*/           OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10819*/           OPC_CheckType, MVT::v16i8,
/*10821*/           OPC_MoveParent,
/*10822*/           OPC_MoveParent,
/*10823*/           OPC_RecordChild1, // #0 = $src1
/*10824*/           OPC_MoveParent,
/*10825*/           OPC_RecordChild1, // #1 = $Vm
/*10826*/           OPC_MoveParent,
/*10827*/           OPC_MoveChild, 1,
/*10829*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*10832*/           OPC_Scope, 29, /*->10863*/ // 2 children in Scope
/*10834*/             OPC_RecordChild0, // #2 = $Vn
/*10835*/             OPC_MoveChild, 1,
/*10837*/             OPC_CheckSame, 0,
/*10839*/             OPC_MoveParent,
/*10840*/             OPC_MoveParent,
/*10841*/             OPC_CheckType, MVT::v4i32,
/*10843*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10845*/             OPC_EmitInteger, MVT::i32, 14, 
/*10848*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10851*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$src1)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10863*/           /*Scope*/ 29, /*->10893*/
/*10864*/             OPC_MoveChild, 0,
/*10866*/             OPC_CheckSame, 0,
/*10868*/             OPC_MoveParent,
/*10869*/             OPC_RecordChild1, // #2 = $Vn
/*10870*/             OPC_MoveParent,
/*10871*/             OPC_CheckType, MVT::v4i32,
/*10873*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10875*/             OPC_EmitInteger, MVT::i32, 14, 
/*10878*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10881*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src1), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10893*/           0, /*End of Scope*/
/*10894*/         0, /*End of Scope*/
/*10895*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*10897*/   /*Scope*/ 0|128,1/*128*/, /*->11027*/
/*10899*/     OPC_RecordChild0, // #0 = $Vn
/*10900*/     OPC_MoveChild, 1,
/*10902*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*10905*/     OPC_Scope, 73, /*->10980*/ // 2 children in Scope
/*10907*/       OPC_RecordChild0, // #1 = $Vm
/*10908*/       OPC_MoveChild, 1,
/*10910*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10913*/       OPC_MoveChild, 0,
/*10915*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10918*/       OPC_MoveChild, 0,
/*10920*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10923*/       OPC_MoveParent,
/*10924*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10926*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->10953
/*10929*/         OPC_MoveParent,
/*10930*/         OPC_MoveParent,
/*10931*/         OPC_MoveParent,
/*10932*/         OPC_CheckType, MVT::v2i32,
/*10934*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10936*/         OPC_EmitInteger, MVT::i32, 14, 
/*10939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->10979
/*10955*/         OPC_MoveParent,
/*10956*/         OPC_MoveParent,
/*10957*/         OPC_MoveParent,
/*10958*/         OPC_CheckType, MVT::v4i32,
/*10960*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*10962*/         OPC_EmitInteger, MVT::i32, 14, 
/*10965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10968*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*10980*/     /*Scope*/ 45, /*->11026*/
/*10981*/       OPC_MoveChild, 0,
/*10983*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*10986*/       OPC_MoveChild, 0,
/*10988*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*10991*/       OPC_MoveChild, 0,
/*10993*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*10996*/       OPC_MoveParent,
/*10997*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*10999*/       OPC_CheckType, MVT::v8i8,
/*11001*/       OPC_MoveParent,
/*11002*/       OPC_MoveParent,
/*11003*/       OPC_RecordChild1, // #1 = $Vm
/*11004*/       OPC_MoveParent,
/*11005*/       OPC_CheckType, MVT::v2i32,
/*11007*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11009*/       OPC_EmitInteger, MVT::i32, 14, 
/*11012*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11015*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11026*/     0, /*End of Scope*/
/*11027*/   /*Scope*/ 101, /*->11129*/
/*11028*/     OPC_MoveChild, 0,
/*11030*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11033*/     OPC_Scope, 46, /*->11081*/ // 2 children in Scope
/*11035*/       OPC_RecordChild0, // #0 = $Vm
/*11036*/       OPC_MoveChild, 1,
/*11038*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11041*/       OPC_MoveChild, 0,
/*11043*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11046*/       OPC_MoveChild, 0,
/*11048*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11051*/       OPC_MoveParent,
/*11052*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11054*/       OPC_CheckType, MVT::v8i8,
/*11056*/       OPC_MoveParent,
/*11057*/       OPC_MoveParent,
/*11058*/       OPC_MoveParent,
/*11059*/       OPC_RecordChild1, // #1 = $Vn
/*11060*/       OPC_CheckType, MVT::v2i32,
/*11062*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11064*/       OPC_EmitInteger, MVT::i32, 14, 
/*11067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11081*/     /*Scope*/ 46, /*->11128*/
/*11082*/       OPC_MoveChild, 0,
/*11084*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11087*/       OPC_MoveChild, 0,
/*11089*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11092*/       OPC_MoveChild, 0,
/*11094*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11097*/       OPC_MoveParent,
/*11098*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11100*/       OPC_CheckType, MVT::v8i8,
/*11102*/       OPC_MoveParent,
/*11103*/       OPC_MoveParent,
/*11104*/       OPC_RecordChild1, // #0 = $Vm
/*11105*/       OPC_MoveParent,
/*11106*/       OPC_RecordChild1, // #1 = $Vn
/*11107*/       OPC_CheckType, MVT::v2i32,
/*11109*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11111*/       OPC_EmitInteger, MVT::i32, 14, 
/*11114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11128*/     0, /*End of Scope*/
/*11129*/   /*Scope*/ 51, /*->11181*/
/*11130*/     OPC_RecordChild0, // #0 = $Vn
/*11131*/     OPC_MoveChild, 1,
/*11133*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11136*/     OPC_MoveChild, 0,
/*11138*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11141*/     OPC_MoveChild, 0,
/*11143*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11146*/     OPC_MoveChild, 0,
/*11148*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11151*/     OPC_MoveParent,
/*11152*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11154*/     OPC_CheckType, MVT::v16i8,
/*11156*/     OPC_MoveParent,
/*11157*/     OPC_MoveParent,
/*11158*/     OPC_RecordChild1, // #1 = $Vm
/*11159*/     OPC_MoveParent,
/*11160*/     OPC_CheckType, MVT::v4i32,
/*11162*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11164*/     OPC_EmitInteger, MVT::i32, 14, 
/*11167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11181*/   /*Scope*/ 101, /*->11283*/
/*11182*/     OPC_MoveChild, 0,
/*11184*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11187*/     OPC_Scope, 46, /*->11235*/ // 2 children in Scope
/*11189*/       OPC_RecordChild0, // #0 = $Vm
/*11190*/       OPC_MoveChild, 1,
/*11192*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11195*/       OPC_MoveChild, 0,
/*11197*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11200*/       OPC_MoveChild, 0,
/*11202*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11205*/       OPC_MoveParent,
/*11206*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11208*/       OPC_CheckType, MVT::v16i8,
/*11210*/       OPC_MoveParent,
/*11211*/       OPC_MoveParent,
/*11212*/       OPC_MoveParent,
/*11213*/       OPC_RecordChild1, // #1 = $Vn
/*11214*/       OPC_CheckType, MVT::v4i32,
/*11216*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11218*/       OPC_EmitInteger, MVT::i32, 14, 
/*11221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11235*/     /*Scope*/ 46, /*->11282*/
/*11236*/       OPC_MoveChild, 0,
/*11238*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*11241*/       OPC_MoveChild, 0,
/*11243*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*11246*/       OPC_MoveChild, 0,
/*11248*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*11251*/       OPC_MoveParent,
/*11252*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*11254*/       OPC_CheckType, MVT::v16i8,
/*11256*/       OPC_MoveParent,
/*11257*/       OPC_MoveParent,
/*11258*/       OPC_RecordChild1, // #0 = $Vm
/*11259*/       OPC_MoveParent,
/*11260*/       OPC_RecordChild1, // #1 = $Vn
/*11261*/       OPC_CheckType, MVT::v4i32,
/*11263*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11265*/       OPC_EmitInteger, MVT::i32, 14, 
/*11268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11282*/     0, /*End of Scope*/
/*11283*/   /*Scope*/ 61, /*->11345*/
/*11284*/     OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11290*/     OPC_RecordChild0, // #0 = $src
/*11291*/     OPC_CheckType, MVT::i32,
/*11293*/     OPC_Scope, 24, /*->11319*/ // 2 children in Scope
/*11295*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*11297*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11302*/       OPC_EmitInteger, MVT::i32, 14, 
/*11305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*11319*/     /*Scope*/ 24, /*->11344*/
/*11320*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11322*/       OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*11327*/       OPC_EmitInteger, MVT::i32, 14, 
/*11330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*11344*/     0, /*End of Scope*/
/*11345*/   /*Scope*/ 101|128,1/*229*/, /*->11576*/
/*11347*/     OPC_RecordChild0, // #0 = $Rn
/*11348*/     OPC_RecordChild1, // #1 = $imm
/*11349*/     OPC_Scope, 103, /*->11454*/ // 4 children in Scope
/*11351*/       OPC_MoveChild, 1,
/*11353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11356*/       OPC_Scope, 30, /*->11388*/ // 3 children in Scope
/*11358*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*11360*/         OPC_MoveParent,
/*11361*/         OPC_CheckType, MVT::i32,
/*11363*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11365*/         OPC_EmitConvertToTarget, 1,
/*11367*/         OPC_EmitInteger, MVT::i32, 14, 
/*11370*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*11388*/       /*Scope*/ 30, /*->11419*/
/*11389*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*11391*/         OPC_MoveParent,
/*11392*/         OPC_CheckType, MVT::i32,
/*11394*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11396*/         OPC_EmitConvertToTarget, 1,
/*11398*/         OPC_EmitInteger, MVT::i32, 14, 
/*11401*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*11419*/       /*Scope*/ 33, /*->11453*/
/*11420*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*11422*/         OPC_MoveParent,
/*11423*/         OPC_CheckType, MVT::i32,
/*11425*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11427*/         OPC_EmitConvertToTarget, 1,
/*11429*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*11432*/         OPC_EmitInteger, MVT::i32, 14, 
/*11435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*11453*/       0, /*End of Scope*/
/*11454*/     /*Scope*/ 76, /*->11531*/
/*11455*/       OPC_CheckType, MVT::i32,
/*11457*/       OPC_Scope, 23, /*->11482*/ // 3 children in Scope
/*11459*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*11461*/         OPC_EmitInteger, MVT::i32, 14, 
/*11464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*11482*/       /*Scope*/ 23, /*->11506*/
/*11483*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*11485*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*11488*/         OPC_EmitInteger, MVT::i32, 14, 
/*11491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*11506*/       /*Scope*/ 23, /*->11530*/
/*11507*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*11509*/         OPC_EmitInteger, MVT::i32, 14, 
/*11512*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11515*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11518*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*11530*/       0, /*End of Scope*/
/*11531*/     /*Scope*/ 21, /*->11553*/
/*11532*/       OPC_CheckType, MVT::v2i32,
/*11534*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11536*/       OPC_EmitInteger, MVT::i32, 14, 
/*11539*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11542*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*11553*/     /*Scope*/ 21, /*->11575*/
/*11554*/       OPC_CheckType, MVT::v4i32,
/*11556*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*11558*/       OPC_EmitInteger, MVT::i32, 14, 
/*11561*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11564*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11575*/     0, /*End of Scope*/
/*11576*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 0|128,91/*11648*/,  TARGET_VAL(ISD::ADD),// ->23229
/*11581*/   OPC_Scope, 99, /*->11682*/ // 75 children in Scope
/*11583*/     OPC_RecordChild0, // #0 = $acc
/*11584*/     OPC_MoveChild, 1,
/*11586*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11589*/     OPC_MoveChild, 0,
/*11591*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11594*/     OPC_MoveChild, 0,
/*11596*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11599*/     OPC_RecordChild0, // #1 = $a
/*11600*/     OPC_MoveChild, 1,
/*11602*/     OPC_CheckInteger, 16, 
/*11604*/     OPC_CheckType, MVT::i32,
/*11606*/     OPC_MoveParent,
/*11607*/     OPC_MoveParent,
/*11608*/     OPC_MoveChild, 1,
/*11610*/     OPC_CheckInteger, 16, 
/*11612*/     OPC_CheckType, MVT::i32,
/*11614*/     OPC_MoveParent,
/*11615*/     OPC_MoveParent,
/*11616*/     OPC_MoveChild, 1,
/*11618*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11621*/     OPC_MoveChild, 0,
/*11623*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11626*/     OPC_RecordChild0, // #2 = $b
/*11627*/     OPC_MoveChild, 1,
/*11629*/     OPC_CheckInteger, 16, 
/*11631*/     OPC_CheckType, MVT::i32,
/*11633*/     OPC_MoveParent,
/*11634*/     OPC_MoveParent,
/*11635*/     OPC_MoveChild, 1,
/*11637*/     OPC_CheckInteger, 16, 
/*11639*/     OPC_CheckType, MVT::i32,
/*11641*/     OPC_MoveParent,
/*11642*/     OPC_MoveParent,
/*11643*/     OPC_MoveParent,
/*11644*/     OPC_CheckType, MVT::i32,
/*11646*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11648*/     OPC_EmitInteger, MVT::i32, 14, 
/*11651*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11654*/     OPC_Scope, 12, /*->11668*/ // 2 children in Scope
/*11656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11668*/     /*Scope*/ 12, /*->11681*/
/*11669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11681*/     0, /*End of Scope*/
/*11682*/   /*Scope*/ 99, /*->11782*/
/*11683*/     OPC_MoveChild, 0,
/*11685*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*11688*/     OPC_MoveChild, 0,
/*11690*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11693*/     OPC_MoveChild, 0,
/*11695*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11698*/     OPC_RecordChild0, // #0 = $a
/*11699*/     OPC_MoveChild, 1,
/*11701*/     OPC_CheckInteger, 16, 
/*11703*/     OPC_CheckType, MVT::i32,
/*11705*/     OPC_MoveParent,
/*11706*/     OPC_MoveParent,
/*11707*/     OPC_MoveChild, 1,
/*11709*/     OPC_CheckInteger, 16, 
/*11711*/     OPC_CheckType, MVT::i32,
/*11713*/     OPC_MoveParent,
/*11714*/     OPC_MoveParent,
/*11715*/     OPC_MoveChild, 1,
/*11717*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11720*/     OPC_MoveChild, 0,
/*11722*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11725*/     OPC_RecordChild0, // #1 = $b
/*11726*/     OPC_MoveChild, 1,
/*11728*/     OPC_CheckInteger, 16, 
/*11730*/     OPC_CheckType, MVT::i32,
/*11732*/     OPC_MoveParent,
/*11733*/     OPC_MoveParent,
/*11734*/     OPC_MoveChild, 1,
/*11736*/     OPC_CheckInteger, 16, 
/*11738*/     OPC_CheckType, MVT::i32,
/*11740*/     OPC_MoveParent,
/*11741*/     OPC_MoveParent,
/*11742*/     OPC_MoveParent,
/*11743*/     OPC_RecordChild1, // #2 = $acc
/*11744*/     OPC_CheckType, MVT::i32,
/*11746*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*11748*/     OPC_EmitInteger, MVT::i32, 14, 
/*11751*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11754*/     OPC_Scope, 12, /*->11768*/ // 2 children in Scope
/*11756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11768*/     /*Scope*/ 12, /*->11781*/
/*11769*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*11781*/     0, /*End of Scope*/
/*11782*/   /*Scope*/ 67|128,1/*195*/, /*->11979*/
/*11784*/     OPC_RecordChild0, // #0 = $Rn
/*11785*/     OPC_MoveChild, 1,
/*11787*/     OPC_Scope, 46, /*->11835*/ // 4 children in Scope
/*11789*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11792*/       OPC_MoveChild, 0,
/*11794*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11797*/       OPC_RecordChild0, // #1 = $Rm
/*11798*/       OPC_RecordChild1, // #2 = $rot
/*11799*/       OPC_MoveChild, 1,
/*11801*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11804*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11806*/       OPC_CheckType, MVT::i32,
/*11808*/       OPC_MoveParent,
/*11809*/       OPC_MoveParent,
/*11810*/       OPC_MoveParent,
/*11811*/       OPC_CheckType, MVT::i32,
/*11813*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11815*/       OPC_EmitConvertToTarget, 2,
/*11817*/       OPC_EmitInteger, MVT::i32, 14, 
/*11820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11835*/     /*Scope*/ 47, /*->11883*/
/*11836*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11840*/       OPC_MoveChild, 0,
/*11842*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11845*/       OPC_RecordChild0, // #1 = $Rm
/*11846*/       OPC_RecordChild1, // #2 = $rot
/*11847*/       OPC_MoveChild, 1,
/*11849*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11852*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11854*/       OPC_CheckType, MVT::i32,
/*11856*/       OPC_MoveParent,
/*11857*/       OPC_MoveParent,
/*11858*/       OPC_MoveParent,
/*11859*/       OPC_CheckType, MVT::i32,
/*11861*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11863*/       OPC_EmitConvertToTarget, 2,
/*11865*/       OPC_EmitInteger, MVT::i32, 14, 
/*11868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11871*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*11883*/     /*Scope*/ 46, /*->11930*/
/*11884*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11887*/       OPC_MoveChild, 0,
/*11889*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11892*/       OPC_RecordChild0, // #1 = $Rm
/*11893*/       OPC_RecordChild1, // #2 = $rot
/*11894*/       OPC_MoveChild, 1,
/*11896*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11899*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11901*/       OPC_CheckType, MVT::i32,
/*11903*/       OPC_MoveParent,
/*11904*/       OPC_MoveParent,
/*11905*/       OPC_MoveParent,
/*11906*/       OPC_CheckType, MVT::i32,
/*11908*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11910*/       OPC_EmitConvertToTarget, 2,
/*11912*/       OPC_EmitInteger, MVT::i32, 14, 
/*11915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32)) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11930*/     /*Scope*/ 47, /*->11978*/
/*11931*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11935*/       OPC_MoveChild, 0,
/*11937*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11940*/       OPC_RecordChild0, // #1 = $Rm
/*11941*/       OPC_RecordChild1, // #2 = $rot
/*11942*/       OPC_MoveChild, 1,
/*11944*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11947*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*11949*/       OPC_CheckType, MVT::i32,
/*11951*/       OPC_MoveParent,
/*11952*/       OPC_MoveParent,
/*11953*/       OPC_MoveParent,
/*11954*/       OPC_CheckType, MVT::i32,
/*11956*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11958*/       OPC_EmitConvertToTarget, 2,
/*11960*/       OPC_EmitInteger, MVT::i32, 14, 
/*11963*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11966*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32)) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*11978*/     0, /*End of Scope*/
/*11979*/   /*Scope*/ 70|128,1/*198*/, /*->12179*/
/*11981*/     OPC_MoveChild, 0,
/*11983*/     OPC_Scope, 47, /*->12032*/ // 4 children in Scope
/*11985*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*11988*/       OPC_MoveChild, 0,
/*11990*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*11993*/       OPC_RecordChild0, // #0 = $Rm
/*11994*/       OPC_RecordChild1, // #1 = $rot
/*11995*/       OPC_MoveChild, 1,
/*11997*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12000*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12002*/       OPC_CheckType, MVT::i32,
/*12004*/       OPC_MoveParent,
/*12005*/       OPC_MoveParent,
/*12006*/       OPC_MoveParent,
/*12007*/       OPC_RecordChild1, // #2 = $Rn
/*12008*/       OPC_CheckType, MVT::i32,
/*12010*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12012*/       OPC_EmitConvertToTarget, 1,
/*12014*/       OPC_EmitInteger, MVT::i32, 14, 
/*12017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12032*/     /*Scope*/ 48, /*->12081*/
/*12033*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12037*/       OPC_MoveChild, 0,
/*12039*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12042*/       OPC_RecordChild0, // #0 = $Rm
/*12043*/       OPC_RecordChild1, // #1 = $rot
/*12044*/       OPC_MoveChild, 1,
/*12046*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12049*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12051*/       OPC_CheckType, MVT::i32,
/*12053*/       OPC_MoveParent,
/*12054*/       OPC_MoveParent,
/*12055*/       OPC_MoveParent,
/*12056*/       OPC_RecordChild1, // #2 = $Rn
/*12057*/       OPC_CheckType, MVT::i32,
/*12059*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12061*/       OPC_EmitConvertToTarget, 1,
/*12063*/       OPC_EmitInteger, MVT::i32, 14, 
/*12066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                // Dst: (UXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*12081*/     /*Scope*/ 47, /*->12129*/
/*12082*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12085*/       OPC_MoveChild, 0,
/*12087*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12090*/       OPC_RecordChild0, // #0 = $Rm
/*12091*/       OPC_RecordChild1, // #1 = $rot
/*12092*/       OPC_MoveChild, 1,
/*12094*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12097*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12099*/       OPC_CheckType, MVT::i32,
/*12101*/       OPC_MoveParent,
/*12102*/       OPC_MoveParent,
/*12103*/       OPC_MoveParent,
/*12104*/       OPC_RecordChild1, // #2 = $Rn
/*12105*/       OPC_CheckType, MVT::i32,
/*12107*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12109*/       OPC_EmitConvertToTarget, 1,
/*12111*/       OPC_EmitInteger, MVT::i32, 14, 
/*12114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12129*/     /*Scope*/ 48, /*->12178*/
/*12130*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12134*/       OPC_MoveChild, 0,
/*12136*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*12139*/       OPC_RecordChild0, // #0 = $Rm
/*12140*/       OPC_RecordChild1, // #1 = $rot
/*12141*/       OPC_MoveChild, 1,
/*12143*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12146*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*12148*/       OPC_CheckType, MVT::i32,
/*12150*/       OPC_MoveParent,
/*12151*/       OPC_MoveParent,
/*12152*/       OPC_MoveParent,
/*12153*/       OPC_RecordChild1, // #2 = $Rn
/*12154*/       OPC_CheckType, MVT::i32,
/*12156*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12158*/       OPC_EmitConvertToTarget, 1,
/*12160*/       OPC_EmitInteger, MVT::i32, 14, 
/*12163*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12166*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr_rot), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                // Dst: (t2UXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*12178*/     0, /*End of Scope*/
/*12179*/   /*Scope*/ 91|128,1/*219*/, /*->12400*/
/*12181*/     OPC_RecordChild0, // #0 = $acc
/*12182*/     OPC_MoveChild, 1,
/*12184*/     OPC_SwitchOpcode /*2 cases */, 15|128,1/*143*/,  TARGET_VAL(ISD::MUL),// ->12332
/*12189*/       OPC_MoveChild, 0,
/*12191*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12194*/       OPC_Scope, 59, /*->12255*/ // 2 children in Scope
/*12196*/         OPC_MoveChild, 0,
/*12198*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12201*/         OPC_RecordChild0, // #1 = $a
/*12202*/         OPC_MoveChild, 1,
/*12204*/         OPC_CheckInteger, 16, 
/*12206*/         OPC_CheckType, MVT::i32,
/*12208*/         OPC_MoveParent,
/*12209*/         OPC_MoveParent,
/*12210*/         OPC_MoveChild, 1,
/*12212*/         OPC_CheckInteger, 16, 
/*12214*/         OPC_CheckType, MVT::i32,
/*12216*/         OPC_MoveParent,
/*12217*/         OPC_MoveParent,
/*12218*/         OPC_MoveChild, 1,
/*12220*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12223*/         OPC_RecordChild0, // #2 = $b
/*12224*/         OPC_MoveChild, 1,
/*12226*/         OPC_CheckInteger, 16, 
/*12228*/         OPC_CheckType, MVT::i32,
/*12230*/         OPC_MoveParent,
/*12231*/         OPC_MoveParent,
/*12232*/         OPC_MoveParent,
/*12233*/         OPC_CheckType, MVT::i32,
/*12235*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12237*/         OPC_EmitInteger, MVT::i32, 14, 
/*12240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12255*/       /*Scope*/ 75, /*->12331*/
/*12256*/         OPC_RecordChild0, // #1 = $a
/*12257*/         OPC_MoveChild, 1,
/*12259*/         OPC_CheckInteger, 16, 
/*12261*/         OPC_CheckType, MVT::i32,
/*12263*/         OPC_MoveParent,
/*12264*/         OPC_MoveParent,
/*12265*/         OPC_MoveChild, 1,
/*12267*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12270*/         OPC_MoveChild, 0,
/*12272*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12275*/         OPC_RecordChild0, // #2 = $b
/*12276*/         OPC_MoveChild, 1,
/*12278*/         OPC_CheckInteger, 16, 
/*12280*/         OPC_CheckType, MVT::i32,
/*12282*/         OPC_MoveParent,
/*12283*/         OPC_MoveParent,
/*12284*/         OPC_MoveChild, 1,
/*12286*/         OPC_CheckInteger, 16, 
/*12288*/         OPC_CheckType, MVT::i32,
/*12290*/         OPC_MoveParent,
/*12291*/         OPC_MoveParent,
/*12292*/         OPC_MoveParent,
/*12293*/         OPC_CheckType, MVT::i32,
/*12295*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12297*/         OPC_EmitInteger, MVT::i32, 14, 
/*12300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12303*/         OPC_Scope, 12, /*->12317*/ // 2 children in Scope
/*12305*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12317*/         /*Scope*/ 12, /*->12330*/
/*12318*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12330*/         0, /*End of Scope*/
/*12331*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 64,  TARGET_VAL(ISD::SRA),// ->12399
/*12335*/       OPC_MoveChild, 0,
/*12337*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12340*/       OPC_RecordChild0, // #1 = $a
/*12341*/       OPC_MoveChild, 1,
/*12343*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12346*/       OPC_MoveChild, 0,
/*12348*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12351*/       OPC_RecordChild0, // #2 = $b
/*12352*/       OPC_MoveChild, 1,
/*12354*/       OPC_CheckInteger, 16, 
/*12356*/       OPC_CheckType, MVT::i32,
/*12358*/       OPC_MoveParent,
/*12359*/       OPC_MoveParent,
/*12360*/       OPC_MoveChild, 1,
/*12362*/       OPC_CheckInteger, 16, 
/*12364*/       OPC_CheckType, MVT::i32,
/*12366*/       OPC_MoveParent,
/*12367*/       OPC_MoveParent,
/*12368*/       OPC_MoveParent,
/*12369*/       OPC_MoveChild, 1,
/*12371*/       OPC_CheckInteger, 16, 
/*12373*/       OPC_CheckType, MVT::i32,
/*12375*/       OPC_MoveParent,
/*12376*/       OPC_MoveParent,
/*12377*/       OPC_CheckType, MVT::i32,
/*12379*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12381*/       OPC_EmitInteger, MVT::i32, 14, 
/*12384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
              0, // EndSwitchOpcode
/*12400*/   /*Scope*/ 6|128,1/*134*/, /*->12536*/
/*12402*/     OPC_MoveChild, 0,
/*12404*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12407*/     OPC_MoveChild, 0,
/*12409*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12412*/     OPC_Scope, 60, /*->12474*/ // 2 children in Scope
/*12414*/       OPC_MoveChild, 0,
/*12416*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12419*/       OPC_RecordChild0, // #0 = $a
/*12420*/       OPC_MoveChild, 1,
/*12422*/       OPC_CheckInteger, 16, 
/*12424*/       OPC_CheckType, MVT::i32,
/*12426*/       OPC_MoveParent,
/*12427*/       OPC_MoveParent,
/*12428*/       OPC_MoveChild, 1,
/*12430*/       OPC_CheckInteger, 16, 
/*12432*/       OPC_CheckType, MVT::i32,
/*12434*/       OPC_MoveParent,
/*12435*/       OPC_MoveParent,
/*12436*/       OPC_MoveChild, 1,
/*12438*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12441*/       OPC_RecordChild0, // #1 = $b
/*12442*/       OPC_MoveChild, 1,
/*12444*/       OPC_CheckInteger, 16, 
/*12446*/       OPC_CheckType, MVT::i32,
/*12448*/       OPC_MoveParent,
/*12449*/       OPC_MoveParent,
/*12450*/       OPC_MoveParent,
/*12451*/       OPC_RecordChild1, // #2 = $acc
/*12452*/       OPC_CheckType, MVT::i32,
/*12454*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12456*/       OPC_EmitInteger, MVT::i32, 14, 
/*12459*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12462*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12474*/     /*Scope*/ 60, /*->12535*/
/*12475*/       OPC_RecordChild0, // #0 = $b
/*12476*/       OPC_MoveChild, 1,
/*12478*/       OPC_CheckInteger, 16, 
/*12480*/       OPC_CheckType, MVT::i32,
/*12482*/       OPC_MoveParent,
/*12483*/       OPC_MoveParent,
/*12484*/       OPC_MoveChild, 1,
/*12486*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12489*/       OPC_MoveChild, 0,
/*12491*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12494*/       OPC_RecordChild0, // #1 = $a
/*12495*/       OPC_MoveChild, 1,
/*12497*/       OPC_CheckInteger, 16, 
/*12499*/       OPC_CheckType, MVT::i32,
/*12501*/       OPC_MoveParent,
/*12502*/       OPC_MoveParent,
/*12503*/       OPC_MoveChild, 1,
/*12505*/       OPC_CheckInteger, 16, 
/*12507*/       OPC_CheckType, MVT::i32,
/*12509*/       OPC_MoveParent,
/*12510*/       OPC_MoveParent,
/*12511*/       OPC_MoveParent,
/*12512*/       OPC_RecordChild1, // #2 = $acc
/*12513*/       OPC_CheckType, MVT::i32,
/*12515*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12517*/       OPC_EmitInteger, MVT::i32, 14, 
/*12520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12535*/     0, /*End of Scope*/
/*12536*/   /*Scope*/ 70, /*->12607*/
/*12537*/     OPC_RecordChild0, // #0 = $acc
/*12538*/     OPC_MoveChild, 1,
/*12540*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12543*/     OPC_MoveChild, 0,
/*12545*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12548*/     OPC_MoveChild, 0,
/*12550*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12553*/     OPC_RecordChild0, // #1 = $b
/*12554*/     OPC_MoveChild, 1,
/*12556*/     OPC_CheckInteger, 16, 
/*12558*/     OPC_CheckType, MVT::i32,
/*12560*/     OPC_MoveParent,
/*12561*/     OPC_MoveParent,
/*12562*/     OPC_MoveChild, 1,
/*12564*/     OPC_CheckInteger, 16, 
/*12566*/     OPC_CheckType, MVT::i32,
/*12568*/     OPC_MoveParent,
/*12569*/     OPC_MoveParent,
/*12570*/     OPC_MoveChild, 1,
/*12572*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12575*/     OPC_RecordChild0, // #2 = $a
/*12576*/     OPC_MoveChild, 1,
/*12578*/     OPC_CheckInteger, 16, 
/*12580*/     OPC_CheckType, MVT::i32,
/*12582*/     OPC_MoveParent,
/*12583*/     OPC_MoveParent,
/*12584*/     OPC_MoveParent,
/*12585*/     OPC_CheckType, MVT::i32,
/*12587*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12589*/     OPC_EmitInteger, MVT::i32, 14, 
/*12592*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12595*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 30
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12607*/   /*Scope*/ 6|128,1/*134*/, /*->12743*/
/*12609*/     OPC_MoveChild, 0,
/*12611*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12614*/     OPC_MoveChild, 0,
/*12616*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12619*/     OPC_Scope, 60, /*->12681*/ // 2 children in Scope
/*12621*/       OPC_RecordChild0, // #0 = $a
/*12622*/       OPC_MoveChild, 1,
/*12624*/       OPC_CheckInteger, 16, 
/*12626*/       OPC_CheckType, MVT::i32,
/*12628*/       OPC_MoveParent,
/*12629*/       OPC_MoveParent,
/*12630*/       OPC_MoveChild, 1,
/*12632*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12635*/       OPC_MoveChild, 0,
/*12637*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12640*/       OPC_RecordChild0, // #1 = $b
/*12641*/       OPC_MoveChild, 1,
/*12643*/       OPC_CheckInteger, 16, 
/*12645*/       OPC_CheckType, MVT::i32,
/*12647*/       OPC_MoveParent,
/*12648*/       OPC_MoveParent,
/*12649*/       OPC_MoveChild, 1,
/*12651*/       OPC_CheckInteger, 16, 
/*12653*/       OPC_CheckType, MVT::i32,
/*12655*/       OPC_MoveParent,
/*12656*/       OPC_MoveParent,
/*12657*/       OPC_MoveParent,
/*12658*/       OPC_RecordChild1, // #2 = $acc
/*12659*/       OPC_CheckType, MVT::i32,
/*12661*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12663*/       OPC_EmitInteger, MVT::i32, 14, 
/*12666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12681*/     /*Scope*/ 60, /*->12742*/
/*12682*/       OPC_MoveChild, 0,
/*12684*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12687*/       OPC_RecordChild0, // #0 = $b
/*12688*/       OPC_MoveChild, 1,
/*12690*/       OPC_CheckInteger, 16, 
/*12692*/       OPC_CheckType, MVT::i32,
/*12694*/       OPC_MoveParent,
/*12695*/       OPC_MoveParent,
/*12696*/       OPC_MoveChild, 1,
/*12698*/       OPC_CheckInteger, 16, 
/*12700*/       OPC_CheckType, MVT::i32,
/*12702*/       OPC_MoveParent,
/*12703*/       OPC_MoveParent,
/*12704*/       OPC_MoveChild, 1,
/*12706*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12709*/       OPC_RecordChild0, // #1 = $a
/*12710*/       OPC_MoveChild, 1,
/*12712*/       OPC_CheckInteger, 16, 
/*12714*/       OPC_CheckType, MVT::i32,
/*12716*/       OPC_MoveParent,
/*12717*/       OPC_MoveParent,
/*12718*/       OPC_MoveParent,
/*12719*/       OPC_RecordChild1, // #2 = $acc
/*12720*/       OPC_CheckType, MVT::i32,
/*12722*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12724*/       OPC_EmitInteger, MVT::i32, 14, 
/*12727*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12730*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12742*/     0, /*End of Scope*/
/*12743*/   /*Scope*/ 70, /*->12814*/
/*12744*/     OPC_RecordChild0, // #0 = $acc
/*12745*/     OPC_MoveChild, 1,
/*12747*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12750*/     OPC_MoveChild, 0,
/*12752*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12755*/     OPC_MoveChild, 0,
/*12757*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12760*/     OPC_MoveChild, 0,
/*12762*/     OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12765*/     OPC_RecordChild0, // #1 = $b
/*12766*/     OPC_MoveChild, 1,
/*12768*/     OPC_CheckInteger, 16, 
/*12770*/     OPC_CheckType, MVT::i32,
/*12772*/     OPC_MoveParent,
/*12773*/     OPC_MoveParent,
/*12774*/     OPC_MoveChild, 1,
/*12776*/     OPC_CheckInteger, 16, 
/*12778*/     OPC_CheckType, MVT::i32,
/*12780*/     OPC_MoveParent,
/*12781*/     OPC_MoveParent,
/*12782*/     OPC_RecordChild1, // #2 = $a
/*12783*/     OPC_MoveParent,
/*12784*/     OPC_MoveChild, 1,
/*12786*/     OPC_CheckInteger, 16, 
/*12788*/     OPC_CheckType, MVT::i32,
/*12790*/     OPC_MoveParent,
/*12791*/     OPC_MoveParent,
/*12792*/     OPC_CheckType, MVT::i32,
/*12794*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12796*/     OPC_EmitInteger, MVT::i32, 14, 
/*12799*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12814*/   /*Scope*/ 6|128,1/*134*/, /*->12950*/
/*12816*/     OPC_MoveChild, 0,
/*12818*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12821*/     OPC_MoveChild, 0,
/*12823*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*12826*/     OPC_Scope, 60, /*->12888*/ // 2 children in Scope
/*12828*/       OPC_RecordChild0, // #0 = $a
/*12829*/       OPC_MoveChild, 1,
/*12831*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12834*/       OPC_MoveChild, 0,
/*12836*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12839*/       OPC_RecordChild0, // #1 = $b
/*12840*/       OPC_MoveChild, 1,
/*12842*/       OPC_CheckInteger, 16, 
/*12844*/       OPC_CheckType, MVT::i32,
/*12846*/       OPC_MoveParent,
/*12847*/       OPC_MoveParent,
/*12848*/       OPC_MoveChild, 1,
/*12850*/       OPC_CheckInteger, 16, 
/*12852*/       OPC_CheckType, MVT::i32,
/*12854*/       OPC_MoveParent,
/*12855*/       OPC_MoveParent,
/*12856*/       OPC_MoveParent,
/*12857*/       OPC_MoveChild, 1,
/*12859*/       OPC_CheckInteger, 16, 
/*12861*/       OPC_CheckType, MVT::i32,
/*12863*/       OPC_MoveParent,
/*12864*/       OPC_MoveParent,
/*12865*/       OPC_RecordChild1, // #2 = $acc
/*12866*/       OPC_CheckType, MVT::i32,
/*12868*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12870*/       OPC_EmitInteger, MVT::i32, 14, 
/*12873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12888*/     /*Scope*/ 60, /*->12949*/
/*12889*/       OPC_MoveChild, 0,
/*12891*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12894*/       OPC_MoveChild, 0,
/*12896*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12899*/       OPC_RecordChild0, // #0 = $b
/*12900*/       OPC_MoveChild, 1,
/*12902*/       OPC_CheckInteger, 16, 
/*12904*/       OPC_CheckType, MVT::i32,
/*12906*/       OPC_MoveParent,
/*12907*/       OPC_MoveParent,
/*12908*/       OPC_MoveChild, 1,
/*12910*/       OPC_CheckInteger, 16, 
/*12912*/       OPC_CheckType, MVT::i32,
/*12914*/       OPC_MoveParent,
/*12915*/       OPC_MoveParent,
/*12916*/       OPC_RecordChild1, // #1 = $a
/*12917*/       OPC_MoveParent,
/*12918*/       OPC_MoveChild, 1,
/*12920*/       OPC_CheckInteger, 16, 
/*12922*/       OPC_CheckType, MVT::i32,
/*12924*/       OPC_MoveParent,
/*12925*/       OPC_MoveParent,
/*12926*/       OPC_RecordChild1, // #2 = $acc
/*12927*/       OPC_CheckType, MVT::i32,
/*12929*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*12931*/       OPC_EmitInteger, MVT::i32, 14, 
/*12934*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12937*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*12949*/     0, /*End of Scope*/
/*12950*/   /*Scope*/ 115, /*->13066*/
/*12951*/     OPC_RecordChild0, // #0 = $Rn
/*12952*/     OPC_MoveChild, 1,
/*12954*/     OPC_Scope, 26, /*->12982*/ // 4 children in Scope
/*12956*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*12959*/       OPC_RecordChild0, // #1 = $Rm
/*12960*/       OPC_MoveParent,
/*12961*/       OPC_CheckType, MVT::i32,
/*12963*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12965*/       OPC_EmitInteger, MVT::i32, 14, 
/*12968*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12971*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*12982*/     /*Scope*/ 27, /*->13010*/
/*12983*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12987*/       OPC_RecordChild0, // #1 = $Rm
/*12988*/       OPC_MoveParent,
/*12989*/       OPC_CheckType, MVT::i32,
/*12991*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12993*/       OPC_EmitInteger, MVT::i32, 14, 
/*12996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13010*/     /*Scope*/ 26, /*->13037*/
/*13011*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13014*/       OPC_RecordChild0, // #1 = $Rm
/*13015*/       OPC_MoveParent,
/*13016*/       OPC_CheckType, MVT::i32,
/*13018*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13020*/       OPC_EmitInteger, MVT::i32, 14, 
/*13023*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13026*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13037*/     /*Scope*/ 27, /*->13065*/
/*13038*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13042*/       OPC_RecordChild0, // #1 = $Rm
/*13043*/       OPC_MoveParent,
/*13044*/       OPC_CheckType, MVT::i32,
/*13046*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13048*/       OPC_EmitInteger, MVT::i32, 14, 
/*13051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13065*/     0, /*End of Scope*/
/*13066*/   /*Scope*/ 118, /*->13185*/
/*13067*/     OPC_MoveChild, 0,
/*13069*/     OPC_Scope, 27, /*->13098*/ // 4 children in Scope
/*13071*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13074*/       OPC_RecordChild0, // #0 = $Rm
/*13075*/       OPC_MoveParent,
/*13076*/       OPC_RecordChild1, // #1 = $Rn
/*13077*/       OPC_CheckType, MVT::i32,
/*13079*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13081*/       OPC_EmitInteger, MVT::i32, 14, 
/*13084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13098*/     /*Scope*/ 28, /*->13127*/
/*13099*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13103*/       OPC_RecordChild0, // #0 = $Rm
/*13104*/       OPC_MoveParent,
/*13105*/       OPC_RecordChild1, // #1 = $Rn
/*13106*/       OPC_CheckType, MVT::i32,
/*13108*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*13110*/       OPC_EmitInteger, MVT::i32, 14, 
/*13113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                // Dst: (UXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13127*/     /*Scope*/ 27, /*->13155*/
/*13128*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*13131*/       OPC_RecordChild0, // #0 = $Rm
/*13132*/       OPC_MoveParent,
/*13133*/       OPC_RecordChild1, // #1 = $Rn
/*13134*/       OPC_CheckType, MVT::i32,
/*13136*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13138*/       OPC_EmitInteger, MVT::i32, 14, 
/*13141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13155*/     /*Scope*/ 28, /*->13184*/
/*13156*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*13160*/       OPC_RecordChild0, // #0 = $Rm
/*13161*/       OPC_MoveParent,
/*13162*/       OPC_RecordChild1, // #1 = $Rn
/*13163*/       OPC_CheckType, MVT::i32,
/*13165*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*13167*/       OPC_EmitInteger, MVT::i32, 14, 
/*13170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                // Dst: (t2UXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13184*/     0, /*End of Scope*/
/*13185*/   /*Scope*/ 54|128,1/*182*/, /*->13369*/
/*13187*/     OPC_RecordChild0, // #0 = $Ra
/*13188*/     OPC_MoveChild, 1,
/*13190*/     OPC_SwitchOpcode /*2 cases */, 96,  TARGET_VAL(ISD::MUL),// ->13290
/*13194*/       OPC_MoveChild, 0,
/*13196*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13199*/       OPC_RecordChild0, // #1 = $Rn
/*13200*/       OPC_MoveChild, 1,
/*13202*/       OPC_CheckInteger, 16, 
/*13204*/       OPC_CheckType, MVT::i32,
/*13206*/       OPC_MoveParent,
/*13207*/       OPC_MoveParent,
/*13208*/       OPC_MoveChild, 1,
/*13210*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13213*/       OPC_RecordChild0, // #2 = $Rm
/*13214*/       OPC_MoveChild, 1,
/*13216*/       OPC_CheckInteger, 16, 
/*13218*/       OPC_CheckType, MVT::i32,
/*13220*/       OPC_MoveParent,
/*13221*/       OPC_MoveParent,
/*13222*/       OPC_MoveParent,
/*13223*/       OPC_CheckType, MVT::i32,
/*13225*/       OPC_Scope, 20, /*->13247*/ // 3 children in Scope
/*13227*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13229*/         OPC_EmitInteger, MVT::i32, 14, 
/*13232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13247*/       /*Scope*/ 20, /*->13268*/
/*13248*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13250*/         OPC_EmitInteger, MVT::i32, 14, 
/*13253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13268*/       /*Scope*/ 20, /*->13289*/
/*13269*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13271*/         OPC_EmitInteger, MVT::i32, 14, 
/*13274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 22
                  // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13289*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 75,  TARGET_VAL(ISD::SRA),// ->13368
/*13293*/       OPC_MoveChild, 0,
/*13295*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13298*/       OPC_RecordChild0, // #1 = $Rn
/*13299*/       OPC_MoveChild, 1,
/*13301*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13304*/       OPC_RecordChild0, // #2 = $Rm
/*13305*/       OPC_MoveChild, 1,
/*13307*/       OPC_CheckInteger, 16, 
/*13309*/       OPC_CheckType, MVT::i32,
/*13311*/       OPC_MoveParent,
/*13312*/       OPC_MoveParent,
/*13313*/       OPC_MoveParent,
/*13314*/       OPC_MoveChild, 1,
/*13316*/       OPC_CheckInteger, 16, 
/*13318*/       OPC_CheckType, MVT::i32,
/*13320*/       OPC_MoveParent,
/*13321*/       OPC_MoveParent,
/*13322*/       OPC_CheckType, MVT::i32,
/*13324*/       OPC_Scope, 20, /*->13346*/ // 2 children in Scope
/*13326*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13328*/         OPC_EmitInteger, MVT::i32, 14, 
/*13331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13346*/       /*Scope*/ 20, /*->13367*/
/*13347*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13349*/         OPC_EmitInteger, MVT::i32, 14, 
/*13352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13355*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13367*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*13369*/   /*Scope*/ 73, /*->13443*/
/*13370*/     OPC_MoveChild, 0,
/*13372*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13375*/     OPC_MoveChild, 0,
/*13377*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13380*/     OPC_RecordChild0, // #0 = $Rn
/*13381*/     OPC_MoveChild, 1,
/*13383*/     OPC_CheckInteger, 16, 
/*13385*/     OPC_CheckType, MVT::i32,
/*13387*/     OPC_MoveParent,
/*13388*/     OPC_MoveParent,
/*13389*/     OPC_MoveChild, 1,
/*13391*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13394*/     OPC_RecordChild0, // #1 = $Rm
/*13395*/     OPC_MoveChild, 1,
/*13397*/     OPC_CheckInteger, 16, 
/*13399*/     OPC_CheckType, MVT::i32,
/*13401*/     OPC_MoveParent,
/*13402*/     OPC_MoveParent,
/*13403*/     OPC_MoveParent,
/*13404*/     OPC_RecordChild1, // #2 = $Ra
/*13405*/     OPC_CheckType, MVT::i32,
/*13407*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13409*/     OPC_EmitInteger, MVT::i32, 14, 
/*13412*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13415*/     OPC_Scope, 12, /*->13429*/ // 2 children in Scope
/*13417*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13429*/     /*Scope*/ 12, /*->13442*/
/*13430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13442*/     0, /*End of Scope*/
/*13443*/   /*Scope*/ 57, /*->13501*/
/*13444*/     OPC_RecordChild0, // #0 = $Ra
/*13445*/     OPC_MoveChild, 1,
/*13447*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13450*/     OPC_MoveChild, 0,
/*13452*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13455*/     OPC_MoveChild, 0,
/*13457*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13460*/     OPC_RecordChild0, // #1 = $Rm
/*13461*/     OPC_MoveChild, 1,
/*13463*/     OPC_CheckInteger, 16, 
/*13465*/     OPC_CheckType, MVT::i32,
/*13467*/     OPC_MoveParent,
/*13468*/     OPC_MoveParent,
/*13469*/     OPC_RecordChild1, // #2 = $Rn
/*13470*/     OPC_MoveParent,
/*13471*/     OPC_MoveChild, 1,
/*13473*/     OPC_CheckInteger, 16, 
/*13475*/     OPC_CheckType, MVT::i32,
/*13477*/     OPC_MoveParent,
/*13478*/     OPC_MoveParent,
/*13479*/     OPC_CheckType, MVT::i32,
/*13481*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13483*/     OPC_EmitInteger, MVT::i32, 14, 
/*13486*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13489*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13501*/   /*Scope*/ 108, /*->13610*/
/*13502*/     OPC_MoveChild, 0,
/*13504*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13507*/     OPC_MoveChild, 0,
/*13509*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13512*/     OPC_Scope, 47, /*->13561*/ // 2 children in Scope
/*13514*/       OPC_RecordChild0, // #0 = $Rn
/*13515*/       OPC_MoveChild, 1,
/*13517*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13520*/       OPC_RecordChild0, // #1 = $Rm
/*13521*/       OPC_MoveChild, 1,
/*13523*/       OPC_CheckInteger, 16, 
/*13525*/       OPC_CheckType, MVT::i32,
/*13527*/       OPC_MoveParent,
/*13528*/       OPC_MoveParent,
/*13529*/       OPC_MoveParent,
/*13530*/       OPC_MoveChild, 1,
/*13532*/       OPC_CheckInteger, 16, 
/*13534*/       OPC_CheckType, MVT::i32,
/*13536*/       OPC_MoveParent,
/*13537*/       OPC_MoveParent,
/*13538*/       OPC_RecordChild1, // #2 = $Ra
/*13539*/       OPC_CheckType, MVT::i32,
/*13541*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13543*/       OPC_EmitInteger, MVT::i32, 14, 
/*13546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13561*/     /*Scope*/ 47, /*->13609*/
/*13562*/       OPC_MoveChild, 0,
/*13564*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13567*/       OPC_RecordChild0, // #0 = $Rm
/*13568*/       OPC_MoveChild, 1,
/*13570*/       OPC_CheckInteger, 16, 
/*13572*/       OPC_CheckType, MVT::i32,
/*13574*/       OPC_MoveParent,
/*13575*/       OPC_MoveParent,
/*13576*/       OPC_RecordChild1, // #1 = $Rn
/*13577*/       OPC_MoveParent,
/*13578*/       OPC_MoveChild, 1,
/*13580*/       OPC_CheckInteger, 16, 
/*13582*/       OPC_CheckType, MVT::i32,
/*13584*/       OPC_MoveParent,
/*13585*/       OPC_MoveParent,
/*13586*/       OPC_RecordChild1, // #2 = $Ra
/*13587*/       OPC_CheckType, MVT::i32,
/*13589*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13591*/       OPC_EmitInteger, MVT::i32, 14, 
/*13594*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13597*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLAWT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13609*/     0, /*End of Scope*/
/*13610*/   /*Scope*/ 57, /*->13668*/
/*13611*/     OPC_RecordChild0, // #0 = $Ra
/*13612*/     OPC_MoveChild, 1,
/*13614*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13617*/     OPC_MoveChild, 0,
/*13619*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13622*/     OPC_RecordChild0, // #1 = $Rm
/*13623*/     OPC_MoveChild, 1,
/*13625*/     OPC_CheckInteger, 16, 
/*13627*/     OPC_CheckType, MVT::i32,
/*13629*/     OPC_MoveParent,
/*13630*/     OPC_MoveParent,
/*13631*/     OPC_MoveChild, 1,
/*13633*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13636*/     OPC_RecordChild0, // #2 = $Rn
/*13637*/     OPC_MoveChild, 1,
/*13639*/     OPC_CheckInteger, 16, 
/*13641*/     OPC_CheckType, MVT::i32,
/*13643*/     OPC_MoveParent,
/*13644*/     OPC_MoveParent,
/*13645*/     OPC_MoveParent,
/*13646*/     OPC_CheckType, MVT::i32,
/*13648*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13650*/     OPC_EmitInteger, MVT::i32, 14, 
/*13653*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13656*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 22
              // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13668*/   /*Scope*/ 73, /*->13742*/
/*13669*/     OPC_MoveChild, 0,
/*13671*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13674*/     OPC_MoveChild, 0,
/*13676*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13679*/     OPC_RecordChild0, // #0 = $Rn
/*13680*/     OPC_MoveChild, 1,
/*13682*/     OPC_CheckInteger, 16, 
/*13684*/     OPC_CheckType, MVT::i32,
/*13686*/     OPC_MoveParent,
/*13687*/     OPC_MoveParent,
/*13688*/     OPC_MoveChild, 1,
/*13690*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13693*/     OPC_RecordChild0, // #1 = $Rm
/*13694*/     OPC_MoveChild, 1,
/*13696*/     OPC_CheckInteger, 16, 
/*13698*/     OPC_CheckType, MVT::i32,
/*13700*/     OPC_MoveParent,
/*13701*/     OPC_MoveParent,
/*13702*/     OPC_MoveParent,
/*13703*/     OPC_RecordChild1, // #2 = $Ra
/*13704*/     OPC_CheckType, MVT::i32,
/*13706*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13708*/     OPC_EmitInteger, MVT::i32, 14, 
/*13711*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13714*/     OPC_Scope, 12, /*->13728*/ // 2 children in Scope
/*13716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13728*/     /*Scope*/ 12, /*->13741*/
/*13729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13741*/     0, /*End of Scope*/
/*13742*/   /*Scope*/ 57, /*->13800*/
/*13743*/     OPC_RecordChild0, // #0 = $Ra
/*13744*/     OPC_MoveChild, 1,
/*13746*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13749*/     OPC_MoveChild, 0,
/*13751*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13754*/     OPC_MoveChild, 0,
/*13756*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13759*/     OPC_RecordChild0, // #1 = $Rm
/*13760*/     OPC_MoveChild, 1,
/*13762*/     OPC_CheckInteger, 16, 
/*13764*/     OPC_CheckType, MVT::i32,
/*13766*/     OPC_MoveParent,
/*13767*/     OPC_MoveParent,
/*13768*/     OPC_RecordChild1, // #2 = $Rn
/*13769*/     OPC_MoveParent,
/*13770*/     OPC_MoveChild, 1,
/*13772*/     OPC_CheckInteger, 16, 
/*13774*/     OPC_CheckType, MVT::i32,
/*13776*/     OPC_MoveParent,
/*13777*/     OPC_MoveParent,
/*13778*/     OPC_CheckType, MVT::i32,
/*13780*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13782*/     OPC_EmitInteger, MVT::i32, 14, 
/*13785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
              // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13800*/   /*Scope*/ 108, /*->13909*/
/*13801*/     OPC_MoveChild, 0,
/*13803*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13806*/     OPC_MoveChild, 0,
/*13808*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13811*/     OPC_Scope, 47, /*->13860*/ // 2 children in Scope
/*13813*/       OPC_RecordChild0, // #0 = $Rn
/*13814*/       OPC_MoveChild, 1,
/*13816*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13819*/       OPC_RecordChild0, // #1 = $Rm
/*13820*/       OPC_MoveChild, 1,
/*13822*/       OPC_CheckInteger, 16, 
/*13824*/       OPC_CheckType, MVT::i32,
/*13826*/       OPC_MoveParent,
/*13827*/       OPC_MoveParent,
/*13828*/       OPC_MoveParent,
/*13829*/       OPC_MoveChild, 1,
/*13831*/       OPC_CheckInteger, 16, 
/*13833*/       OPC_CheckType, MVT::i32,
/*13835*/       OPC_MoveParent,
/*13836*/       OPC_MoveParent,
/*13837*/       OPC_RecordChild1, // #2 = $Ra
/*13838*/       OPC_CheckType, MVT::i32,
/*13840*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13842*/       OPC_EmitInteger, MVT::i32, 14, 
/*13845*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13848*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13860*/     /*Scope*/ 47, /*->13908*/
/*13861*/       OPC_MoveChild, 0,
/*13863*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13866*/       OPC_RecordChild0, // #0 = $Rm
/*13867*/       OPC_MoveChild, 1,
/*13869*/       OPC_CheckInteger, 16, 
/*13871*/       OPC_CheckType, MVT::i32,
/*13873*/       OPC_MoveParent,
/*13874*/       OPC_MoveParent,
/*13875*/       OPC_RecordChild1, // #1 = $Rn
/*13876*/       OPC_MoveParent,
/*13877*/       OPC_MoveChild, 1,
/*13879*/       OPC_CheckInteger, 16, 
/*13881*/       OPC_CheckType, MVT::i32,
/*13883*/       OPC_MoveParent,
/*13884*/       OPC_MoveParent,
/*13885*/       OPC_RecordChild1, // #2 = $Ra
/*13886*/       OPC_CheckType, MVT::i32,
/*13888*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13890*/       OPC_EmitInteger, MVT::i32, 14, 
/*13893*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13896*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13908*/     0, /*End of Scope*/
/*13909*/   /*Scope*/ 118|128,1/*246*/, /*->14157*/
/*13911*/     OPC_RecordChild0, // #0 = $Ra
/*13912*/     OPC_MoveChild, 1,
/*13914*/     OPC_SwitchOpcode /*2 cases */, 35|128,1/*163*/,  TARGET_VAL(ISD::MUL),// ->14082
/*13919*/       OPC_MoveChild, 0,
/*13921*/       OPC_SwitchOpcode /*2 cases */, 66,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->13991
/*13925*/         OPC_RecordChild0, // #1 = $Rn
/*13926*/         OPC_MoveChild, 1,
/*13928*/         OPC_CheckValueType, MVT::i16,
/*13930*/         OPC_MoveParent,
/*13931*/         OPC_MoveParent,
/*13932*/         OPC_MoveChild, 1,
/*13934*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*13937*/         OPC_RecordChild0, // #2 = $Rm
/*13938*/         OPC_MoveChild, 1,
/*13940*/         OPC_CheckInteger, 16, 
/*13942*/         OPC_CheckType, MVT::i32,
/*13944*/         OPC_MoveParent,
/*13945*/         OPC_MoveParent,
/*13946*/         OPC_MoveParent,
/*13947*/         OPC_Scope, 20, /*->13969*/ // 2 children in Scope
/*13949*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*13951*/           OPC_EmitInteger, MVT::i32, 14, 
/*13954*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13957*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*13969*/         /*Scope*/ 20, /*->13990*/
/*13970*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*13972*/           OPC_EmitInteger, MVT::i32, 14, 
/*13975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*13990*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 87,  TARGET_VAL(ISD::SRA),// ->14081
/*13994*/         OPC_RecordChild0, // #1 = $Rn
/*13995*/         OPC_MoveChild, 1,
/*13997*/         OPC_CheckInteger, 16, 
/*13999*/         OPC_CheckType, MVT::i32,
/*14001*/         OPC_MoveParent,
/*14002*/         OPC_MoveParent,
/*14003*/         OPC_MoveChild, 1,
/*14005*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14008*/         OPC_RecordChild0, // #2 = $Rm
/*14009*/         OPC_MoveChild, 1,
/*14011*/         OPC_CheckValueType, MVT::i16,
/*14013*/         OPC_MoveParent,
/*14014*/         OPC_MoveParent,
/*14015*/         OPC_MoveParent,
/*14016*/         OPC_Scope, 20, /*->14038*/ // 3 children in Scope
/*14018*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14020*/           OPC_EmitInteger, MVT::i32, 14, 
/*14023*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14026*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14038*/         /*Scope*/ 20, /*->14059*/
/*14039*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14041*/           OPC_EmitInteger, MVT::i32, 14, 
/*14044*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14047*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                    // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14059*/         /*Scope*/ 20, /*->14080*/
/*14060*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14062*/           OPC_EmitInteger, MVT::i32, 14, 
/*14065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14068*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other))) - Complexity = 17
                    // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14080*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 71,  TARGET_VAL(ISD::SRA),// ->14156
/*14085*/       OPC_MoveChild, 0,
/*14087*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14090*/       OPC_RecordChild0, // #1 = $Rn
/*14091*/       OPC_MoveChild, 1,
/*14093*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14096*/       OPC_RecordChild0, // #2 = $Rm
/*14097*/       OPC_MoveChild, 1,
/*14099*/       OPC_CheckValueType, MVT::i16,
/*14101*/       OPC_MoveParent,
/*14102*/       OPC_MoveParent,
/*14103*/       OPC_MoveParent,
/*14104*/       OPC_MoveChild, 1,
/*14106*/       OPC_CheckInteger, 16, 
/*14108*/       OPC_CheckType, MVT::i32,
/*14110*/       OPC_MoveParent,
/*14111*/       OPC_MoveParent,
/*14112*/       OPC_Scope, 20, /*->14134*/ // 2 children in Scope
/*14114*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14116*/         OPC_EmitInteger, MVT::i32, 14, 
/*14119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14122*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14134*/       /*Scope*/ 20, /*->14155*/
/*14135*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14137*/         OPC_EmitInteger, MVT::i32, 14, 
/*14140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14155*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*14157*/   /*Scope*/ 101, /*->14259*/
/*14158*/     OPC_MoveChild, 0,
/*14160*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14163*/     OPC_MoveChild, 0,
/*14165*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14212
/*14169*/       OPC_RecordChild0, // #0 = $Rn
/*14170*/       OPC_MoveChild, 1,
/*14172*/       OPC_CheckValueType, MVT::i16,
/*14174*/       OPC_MoveParent,
/*14175*/       OPC_MoveParent,
/*14176*/       OPC_MoveChild, 1,
/*14178*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14181*/       OPC_RecordChild0, // #1 = $Rm
/*14182*/       OPC_MoveChild, 1,
/*14184*/       OPC_CheckInteger, 16, 
/*14186*/       OPC_CheckType, MVT::i32,
/*14188*/       OPC_MoveParent,
/*14189*/       OPC_MoveParent,
/*14190*/       OPC_MoveParent,
/*14191*/       OPC_RecordChild1, // #2 = $Ra
/*14192*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14194*/       OPC_EmitInteger, MVT::i32, 14, 
/*14197*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14200*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14258
/*14215*/       OPC_RecordChild0, // #0 = $Rm
/*14216*/       OPC_MoveChild, 1,
/*14218*/       OPC_CheckInteger, 16, 
/*14220*/       OPC_CheckType, MVT::i32,
/*14222*/       OPC_MoveParent,
/*14223*/       OPC_MoveParent,
/*14224*/       OPC_MoveChild, 1,
/*14226*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14229*/       OPC_RecordChild0, // #1 = $Rn
/*14230*/       OPC_MoveChild, 1,
/*14232*/       OPC_CheckValueType, MVT::i16,
/*14234*/       OPC_MoveParent,
/*14235*/       OPC_MoveParent,
/*14236*/       OPC_MoveParent,
/*14237*/       OPC_RecordChild1, // #2 = $Ra
/*14238*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14240*/       OPC_EmitInteger, MVT::i32, 14, 
/*14243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLABT:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14259*/   /*Scope*/ 53, /*->14313*/
/*14260*/     OPC_RecordChild0, // #0 = $Ra
/*14261*/     OPC_MoveChild, 1,
/*14263*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14266*/     OPC_MoveChild, 0,
/*14268*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14271*/     OPC_RecordChild0, // #1 = $Rm
/*14272*/     OPC_MoveChild, 1,
/*14274*/     OPC_CheckValueType, MVT::i16,
/*14276*/     OPC_MoveParent,
/*14277*/     OPC_MoveParent,
/*14278*/     OPC_MoveChild, 1,
/*14280*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14283*/     OPC_RecordChild0, // #2 = $Rn
/*14284*/     OPC_MoveChild, 1,
/*14286*/     OPC_CheckInteger, 16, 
/*14288*/     OPC_CheckType, MVT::i32,
/*14290*/     OPC_MoveParent,
/*14291*/     OPC_MoveParent,
/*14292*/     OPC_MoveParent,
/*14293*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14295*/     OPC_EmitInteger, MVT::i32, 14, 
/*14298*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14301*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14313*/   /*Scope*/ 101, /*->14415*/
/*14314*/     OPC_MoveChild, 0,
/*14316*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14319*/     OPC_MoveChild, 0,
/*14321*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14368
/*14325*/       OPC_RecordChild0, // #0 = $Rn
/*14326*/       OPC_MoveChild, 1,
/*14328*/       OPC_CheckInteger, 16, 
/*14330*/       OPC_CheckType, MVT::i32,
/*14332*/       OPC_MoveParent,
/*14333*/       OPC_MoveParent,
/*14334*/       OPC_MoveChild, 1,
/*14336*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14339*/       OPC_RecordChild0, // #1 = $Rm
/*14340*/       OPC_MoveChild, 1,
/*14342*/       OPC_CheckValueType, MVT::i16,
/*14344*/       OPC_MoveParent,
/*14345*/       OPC_MoveParent,
/*14346*/       OPC_MoveParent,
/*14347*/       OPC_RecordChild1, // #2 = $Ra
/*14348*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14350*/       OPC_EmitInteger, MVT::i32, 14, 
/*14353*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14356*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14414
/*14371*/       OPC_RecordChild0, // #0 = $Rm
/*14372*/       OPC_MoveChild, 1,
/*14374*/       OPC_CheckValueType, MVT::i16,
/*14376*/       OPC_MoveParent,
/*14377*/       OPC_MoveParent,
/*14378*/       OPC_MoveChild, 1,
/*14380*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14383*/       OPC_RecordChild0, // #1 = $Rn
/*14384*/       OPC_MoveChild, 1,
/*14386*/       OPC_CheckInteger, 16, 
/*14388*/       OPC_CheckType, MVT::i32,
/*14390*/       OPC_MoveParent,
/*14391*/       OPC_MoveParent,
/*14392*/       OPC_MoveParent,
/*14393*/       OPC_RecordChild1, // #2 = $Ra
/*14394*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14396*/       OPC_EmitInteger, MVT::i32, 14, 
/*14399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLATB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14415*/   /*Scope*/ 53, /*->14469*/
/*14416*/     OPC_RecordChild0, // #0 = $Ra
/*14417*/     OPC_MoveChild, 1,
/*14419*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14422*/     OPC_MoveChild, 0,
/*14424*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14427*/     OPC_MoveChild, 0,
/*14429*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14432*/     OPC_RecordChild0, // #1 = $Rm
/*14433*/     OPC_MoveChild, 1,
/*14435*/     OPC_CheckValueType, MVT::i16,
/*14437*/     OPC_MoveParent,
/*14438*/     OPC_MoveParent,
/*14439*/     OPC_RecordChild1, // #2 = $Rn
/*14440*/     OPC_MoveParent,
/*14441*/     OPC_MoveChild, 1,
/*14443*/     OPC_CheckInteger, 16, 
/*14445*/     OPC_CheckType, MVT::i32,
/*14447*/     OPC_MoveParent,
/*14448*/     OPC_MoveParent,
/*14449*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14451*/     OPC_EmitInteger, MVT::i32, 14, 
/*14454*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14457*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14469*/   /*Scope*/ 100, /*->14570*/
/*14470*/     OPC_MoveChild, 0,
/*14472*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14475*/     OPC_MoveChild, 0,
/*14477*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14480*/     OPC_Scope, 43, /*->14525*/ // 2 children in Scope
/*14482*/       OPC_RecordChild0, // #0 = $Rn
/*14483*/       OPC_MoveChild, 1,
/*14485*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14488*/       OPC_RecordChild0, // #1 = $Rm
/*14489*/       OPC_MoveChild, 1,
/*14491*/       OPC_CheckValueType, MVT::i16,
/*14493*/       OPC_MoveParent,
/*14494*/       OPC_MoveParent,
/*14495*/       OPC_MoveParent,
/*14496*/       OPC_MoveChild, 1,
/*14498*/       OPC_CheckInteger, 16, 
/*14500*/       OPC_CheckType, MVT::i32,
/*14502*/       OPC_MoveParent,
/*14503*/       OPC_MoveParent,
/*14504*/       OPC_RecordChild1, // #2 = $Ra
/*14505*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14507*/       OPC_EmitInteger, MVT::i32, 14, 
/*14510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14525*/     /*Scope*/ 43, /*->14569*/
/*14526*/       OPC_MoveChild, 0,
/*14528*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14531*/       OPC_RecordChild0, // #0 = $Rm
/*14532*/       OPC_MoveChild, 1,
/*14534*/       OPC_CheckValueType, MVT::i16,
/*14536*/       OPC_MoveParent,
/*14537*/       OPC_MoveParent,
/*14538*/       OPC_RecordChild1, // #1 = $Rn
/*14539*/       OPC_MoveParent,
/*14540*/       OPC_MoveChild, 1,
/*14542*/       OPC_CheckInteger, 16, 
/*14544*/       OPC_CheckType, MVT::i32,
/*14546*/       OPC_MoveParent,
/*14547*/       OPC_MoveParent,
/*14548*/       OPC_RecordChild1, // #2 = $Ra
/*14549*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*14551*/       OPC_EmitInteger, MVT::i32, 14, 
/*14554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                // Dst: (SMLAWB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*14569*/     0, /*End of Scope*/
/*14570*/   /*Scope*/ 53, /*->14624*/
/*14571*/     OPC_RecordChild0, // #0 = $Ra
/*14572*/     OPC_MoveChild, 1,
/*14574*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14577*/     OPC_MoveChild, 0,
/*14579*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14582*/     OPC_RecordChild0, // #1 = $Rm
/*14583*/     OPC_MoveChild, 1,
/*14585*/     OPC_CheckInteger, 16, 
/*14587*/     OPC_CheckType, MVT::i32,
/*14589*/     OPC_MoveParent,
/*14590*/     OPC_MoveParent,
/*14591*/     OPC_MoveChild, 1,
/*14593*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14596*/     OPC_RecordChild0, // #2 = $Rn
/*14597*/     OPC_MoveChild, 1,
/*14599*/     OPC_CheckValueType, MVT::i16,
/*14601*/     OPC_MoveParent,
/*14602*/     OPC_MoveParent,
/*14603*/     OPC_MoveParent,
/*14604*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14606*/     OPC_EmitInteger, MVT::i32, 14, 
/*14609*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14612*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other))) - Complexity = 17
              // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14624*/   /*Scope*/ 101, /*->14726*/
/*14625*/     OPC_MoveChild, 0,
/*14627*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14630*/     OPC_MoveChild, 0,
/*14632*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14679
/*14636*/       OPC_RecordChild0, // #0 = $Rn
/*14637*/       OPC_MoveChild, 1,
/*14639*/       OPC_CheckValueType, MVT::i16,
/*14641*/       OPC_MoveParent,
/*14642*/       OPC_MoveParent,
/*14643*/       OPC_MoveChild, 1,
/*14645*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14648*/       OPC_RecordChild0, // #1 = $Rm
/*14649*/       OPC_MoveChild, 1,
/*14651*/       OPC_CheckInteger, 16, 
/*14653*/       OPC_CheckType, MVT::i32,
/*14655*/       OPC_MoveParent,
/*14656*/       OPC_MoveParent,
/*14657*/       OPC_MoveParent,
/*14658*/       OPC_RecordChild1, // #2 = $Ra
/*14659*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14661*/       OPC_EmitInteger, MVT::i32, 14, 
/*14664*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14667*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->14725
/*14682*/       OPC_RecordChild0, // #0 = $Rm
/*14683*/       OPC_MoveChild, 1,
/*14685*/       OPC_CheckInteger, 16, 
/*14687*/       OPC_CheckType, MVT::i32,
/*14689*/       OPC_MoveParent,
/*14690*/       OPC_MoveParent,
/*14691*/       OPC_MoveChild, 1,
/*14693*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14696*/       OPC_RecordChild0, // #1 = $Rn
/*14697*/       OPC_MoveChild, 1,
/*14699*/       OPC_CheckValueType, MVT::i16,
/*14701*/       OPC_MoveParent,
/*14702*/       OPC_MoveParent,
/*14703*/       OPC_MoveParent,
/*14704*/       OPC_RecordChild1, // #2 = $Ra
/*14705*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14707*/       OPC_EmitInteger, MVT::i32, 14, 
/*14710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14726*/   /*Scope*/ 53, /*->14780*/
/*14727*/     OPC_RecordChild0, // #0 = $Ra
/*14728*/     OPC_MoveChild, 1,
/*14730*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14733*/     OPC_MoveChild, 0,
/*14735*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14738*/     OPC_RecordChild0, // #1 = $Rm
/*14739*/     OPC_MoveChild, 1,
/*14741*/     OPC_CheckValueType, MVT::i16,
/*14743*/     OPC_MoveParent,
/*14744*/     OPC_MoveParent,
/*14745*/     OPC_MoveChild, 1,
/*14747*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14750*/     OPC_RecordChild0, // #2 = $Rn
/*14751*/     OPC_MoveChild, 1,
/*14753*/     OPC_CheckInteger, 16, 
/*14755*/     OPC_CheckType, MVT::i32,
/*14757*/     OPC_MoveParent,
/*14758*/     OPC_MoveParent,
/*14759*/     OPC_MoveParent,
/*14760*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14762*/     OPC_EmitInteger, MVT::i32, 14, 
/*14765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32))) - Complexity = 17
              // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14780*/   /*Scope*/ 101, /*->14882*/
/*14781*/     OPC_MoveChild, 0,
/*14783*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14786*/     OPC_MoveChild, 0,
/*14788*/     OPC_SwitchOpcode /*2 cases */, 43,  TARGET_VAL(ISD::SRA),// ->14835
/*14792*/       OPC_RecordChild0, // #0 = $Rn
/*14793*/       OPC_MoveChild, 1,
/*14795*/       OPC_CheckInteger, 16, 
/*14797*/       OPC_CheckType, MVT::i32,
/*14799*/       OPC_MoveParent,
/*14800*/       OPC_MoveParent,
/*14801*/       OPC_MoveChild, 1,
/*14803*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14806*/       OPC_RecordChild0, // #1 = $Rm
/*14807*/       OPC_MoveChild, 1,
/*14809*/       OPC_CheckValueType, MVT::i16,
/*14811*/       OPC_MoveParent,
/*14812*/       OPC_MoveParent,
/*14813*/       OPC_MoveParent,
/*14814*/       OPC_RecordChild1, // #2 = $Ra
/*14815*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14817*/       OPC_EmitInteger, MVT::i32, 14, 
/*14820*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14823*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->14881
/*14838*/       OPC_RecordChild0, // #0 = $Rm
/*14839*/       OPC_MoveChild, 1,
/*14841*/       OPC_CheckValueType, MVT::i16,
/*14843*/       OPC_MoveParent,
/*14844*/       OPC_MoveParent,
/*14845*/       OPC_MoveChild, 1,
/*14847*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14850*/       OPC_RecordChild0, // #1 = $Rn
/*14851*/       OPC_MoveChild, 1,
/*14853*/       OPC_CheckInteger, 16, 
/*14855*/       OPC_CheckType, MVT::i32,
/*14857*/       OPC_MoveParent,
/*14858*/       OPC_MoveParent,
/*14859*/       OPC_MoveParent,
/*14860*/       OPC_RecordChild1, // #2 = $Ra
/*14861*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14863*/       OPC_EmitInteger, MVT::i32, 14, 
/*14866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              0, // EndSwitchOpcode
/*14882*/   /*Scope*/ 53, /*->14936*/
/*14883*/     OPC_RecordChild0, // #0 = $Ra
/*14884*/     OPC_MoveChild, 1,
/*14886*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14889*/     OPC_MoveChild, 0,
/*14891*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14894*/     OPC_MoveChild, 0,
/*14896*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14899*/     OPC_RecordChild0, // #1 = $Rm
/*14900*/     OPC_MoveChild, 1,
/*14902*/     OPC_CheckValueType, MVT::i16,
/*14904*/     OPC_MoveParent,
/*14905*/     OPC_MoveParent,
/*14906*/     OPC_RecordChild1, // #2 = $Rn
/*14907*/     OPC_MoveParent,
/*14908*/     OPC_MoveChild, 1,
/*14910*/     OPC_CheckInteger, 16, 
/*14912*/     OPC_CheckType, MVT::i32,
/*14914*/     OPC_MoveParent,
/*14915*/     OPC_MoveParent,
/*14916*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14918*/     OPC_EmitInteger, MVT::i32, 14, 
/*14921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
              // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14936*/   /*Scope*/ 100, /*->15037*/
/*14937*/     OPC_MoveChild, 0,
/*14939*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*14942*/     OPC_MoveChild, 0,
/*14944*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*14947*/     OPC_Scope, 43, /*->14992*/ // 2 children in Scope
/*14949*/       OPC_RecordChild0, // #0 = $Rn
/*14950*/       OPC_MoveChild, 1,
/*14952*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14955*/       OPC_RecordChild0, // #1 = $Rm
/*14956*/       OPC_MoveChild, 1,
/*14958*/       OPC_CheckValueType, MVT::i16,
/*14960*/       OPC_MoveParent,
/*14961*/       OPC_MoveParent,
/*14962*/       OPC_MoveParent,
/*14963*/       OPC_MoveChild, 1,
/*14965*/       OPC_CheckInteger, 16, 
/*14967*/       OPC_CheckType, MVT::i32,
/*14969*/       OPC_MoveParent,
/*14970*/       OPC_MoveParent,
/*14971*/       OPC_RecordChild1, // #2 = $Ra
/*14972*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*14974*/       OPC_EmitInteger, MVT::i32, 14, 
/*14977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*14992*/     /*Scope*/ 43, /*->15036*/
/*14993*/       OPC_MoveChild, 0,
/*14995*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*14998*/       OPC_RecordChild0, // #0 = $Rm
/*14999*/       OPC_MoveChild, 1,
/*15001*/       OPC_CheckValueType, MVT::i16,
/*15003*/       OPC_MoveParent,
/*15004*/       OPC_MoveParent,
/*15005*/       OPC_RecordChild1, // #1 = $Rn
/*15006*/       OPC_MoveParent,
/*15007*/       OPC_MoveChild, 1,
/*15009*/       OPC_CheckInteger, 16, 
/*15011*/       OPC_CheckType, MVT::i32,
/*15013*/       OPC_MoveParent,
/*15014*/       OPC_MoveParent,
/*15015*/       OPC_RecordChild1, // #2 = $Ra
/*15016*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*15018*/       OPC_EmitInteger, MVT::i32, 14, 
/*15021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*15036*/     0, /*End of Scope*/
/*15037*/   /*Scope*/ 5|128,2/*261*/, /*->15300*/
/*15039*/     OPC_RecordChild0, // #0 = $Rn
/*15040*/     OPC_Scope, 31, /*->15073*/ // 4 children in Scope
/*15042*/       OPC_RecordChild1, // #1 = $shift
/*15043*/       OPC_CheckType, MVT::i32,
/*15045*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15047*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*15050*/       OPC_EmitInteger, MVT::i32, 14, 
/*15053*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15059*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15073*/     /*Scope*/ 15|128,1/*143*/, /*->15218*/
/*15075*/       OPC_MoveChild, 1,
/*15077*/       OPC_SwitchOpcode /*2 cases */, 90,  TARGET_VAL(ISD::MUL),// ->15171
/*15081*/         OPC_Scope, 43, /*->15126*/ // 2 children in Scope
/*15083*/           OPC_RecordChild0, // #1 = $a
/*15084*/           OPC_MoveChild, 0,
/*15086*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15088*/           OPC_MoveParent,
/*15089*/           OPC_MoveChild, 1,
/*15091*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15094*/           OPC_RecordChild0, // #2 = $b
/*15095*/           OPC_MoveChild, 1,
/*15097*/           OPC_CheckInteger, 16, 
/*15099*/           OPC_CheckType, MVT::i32,
/*15101*/           OPC_MoveParent,
/*15102*/           OPC_MoveParent,
/*15103*/           OPC_MoveParent,
/*15104*/           OPC_CheckType, MVT::i32,
/*15106*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15108*/           OPC_EmitInteger, MVT::i32, 14, 
/*15111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15126*/         /*Scope*/ 43, /*->15170*/
/*15127*/           OPC_MoveChild, 0,
/*15129*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15132*/           OPC_RecordChild0, // #1 = $a
/*15133*/           OPC_MoveChild, 1,
/*15135*/           OPC_CheckInteger, 16, 
/*15137*/           OPC_CheckType, MVT::i32,
/*15139*/           OPC_MoveParent,
/*15140*/           OPC_MoveParent,
/*15141*/           OPC_RecordChild1, // #2 = $b
/*15142*/           OPC_MoveChild, 1,
/*15144*/           OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15146*/           OPC_MoveParent,
/*15147*/           OPC_MoveParent,
/*15148*/           OPC_CheckType, MVT::i32,
/*15150*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15152*/           OPC_EmitInteger, MVT::i32, 14, 
/*15155*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15158*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15170*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::SRA),// ->15217
/*15174*/         OPC_MoveChild, 0,
/*15176*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15179*/         OPC_RecordChild0, // #1 = $a
/*15180*/         OPC_RecordChild1, // #2 = $b
/*15181*/         OPC_MoveChild, 1,
/*15183*/         OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15185*/         OPC_MoveParent,
/*15186*/         OPC_MoveParent,
/*15187*/         OPC_MoveChild, 1,
/*15189*/         OPC_CheckInteger, 16, 
/*15191*/         OPC_CheckType, MVT::i32,
/*15193*/         OPC_MoveParent,
/*15194*/         OPC_MoveParent,
/*15195*/         OPC_CheckType, MVT::i32,
/*15197*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15199*/         OPC_EmitInteger, MVT::i32, 14, 
/*15202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
                0, // EndSwitchOpcode
/*15218*/     /*Scope*/ 31, /*->15250*/
/*15219*/       OPC_RecordChild1, // #1 = $Rn
/*15220*/       OPC_CheckType, MVT::i32,
/*15222*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*15224*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*15227*/       OPC_EmitInteger, MVT::i32, 14, 
/*15230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15233*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15236*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (add:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ADDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*15250*/     /*Scope*/ 48, /*->15299*/
/*15251*/       OPC_MoveChild, 1,
/*15253*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15256*/       OPC_MoveChild, 0,
/*15258*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15261*/       OPC_RecordChild0, // #1 = $b
/*15262*/       OPC_MoveChild, 1,
/*15264*/       OPC_CheckInteger, 16, 
/*15266*/       OPC_CheckType, MVT::i32,
/*15268*/       OPC_MoveParent,
/*15269*/       OPC_MoveParent,
/*15270*/       OPC_RecordChild1, // #2 = $a
/*15271*/       OPC_MoveChild, 1,
/*15273*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15275*/       OPC_MoveParent,
/*15276*/       OPC_MoveParent,
/*15277*/       OPC_CheckType, MVT::i32,
/*15279*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15281*/       OPC_EmitInteger, MVT::i32, 14, 
/*15284*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15287*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a)) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15299*/     0, /*End of Scope*/
/*15300*/   /*Scope*/ 97, /*->15398*/
/*15301*/     OPC_MoveChild, 0,
/*15303*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15306*/     OPC_Scope, 44, /*->15352*/ // 2 children in Scope
/*15308*/       OPC_RecordChild0, // #0 = $a
/*15309*/       OPC_MoveChild, 0,
/*15311*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15313*/       OPC_MoveParent,
/*15314*/       OPC_MoveChild, 1,
/*15316*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15319*/       OPC_RecordChild0, // #1 = $b
/*15320*/       OPC_MoveChild, 1,
/*15322*/       OPC_CheckInteger, 16, 
/*15324*/       OPC_CheckType, MVT::i32,
/*15326*/       OPC_MoveParent,
/*15327*/       OPC_MoveParent,
/*15328*/       OPC_MoveParent,
/*15329*/       OPC_RecordChild1, // #2 = $acc
/*15330*/       OPC_CheckType, MVT::i32,
/*15332*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15334*/       OPC_EmitInteger, MVT::i32, 14, 
/*15337*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15340*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15352*/     /*Scope*/ 44, /*->15397*/
/*15353*/       OPC_MoveChild, 0,
/*15355*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15358*/       OPC_RecordChild0, // #0 = $b
/*15359*/       OPC_MoveChild, 1,
/*15361*/       OPC_CheckInteger, 16, 
/*15363*/       OPC_CheckType, MVT::i32,
/*15365*/       OPC_MoveParent,
/*15366*/       OPC_MoveParent,
/*15367*/       OPC_RecordChild1, // #1 = $a
/*15368*/       OPC_MoveChild, 1,
/*15370*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15372*/       OPC_MoveParent,
/*15373*/       OPC_MoveParent,
/*15374*/       OPC_RecordChild1, // #2 = $acc
/*15375*/       OPC_CheckType, MVT::i32,
/*15377*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15379*/       OPC_EmitInteger, MVT::i32, 14, 
/*15382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15397*/     0, /*End of Scope*/
/*15398*/   /*Scope*/ 49, /*->15448*/
/*15399*/     OPC_RecordChild0, // #0 = $acc
/*15400*/     OPC_MoveChild, 1,
/*15402*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15405*/     OPC_RecordChild0, // #1 = $b
/*15406*/     OPC_MoveChild, 0,
/*15408*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15410*/     OPC_MoveParent,
/*15411*/     OPC_MoveChild, 1,
/*15413*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15416*/     OPC_RecordChild0, // #2 = $a
/*15417*/     OPC_MoveChild, 1,
/*15419*/     OPC_CheckInteger, 16, 
/*15421*/     OPC_CheckType, MVT::i32,
/*15423*/     OPC_MoveParent,
/*15424*/     OPC_MoveParent,
/*15425*/     OPC_MoveParent,
/*15426*/     OPC_CheckType, MVT::i32,
/*15428*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15430*/     OPC_EmitInteger, MVT::i32, 14, 
/*15433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32))) - Complexity = 15
              // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15448*/   /*Scope*/ 97, /*->15546*/
/*15449*/     OPC_MoveChild, 0,
/*15451*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15454*/     OPC_Scope, 44, /*->15500*/ // 2 children in Scope
/*15456*/       OPC_MoveChild, 0,
/*15458*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15461*/       OPC_RecordChild0, // #0 = $a
/*15462*/       OPC_MoveChild, 1,
/*15464*/       OPC_CheckInteger, 16, 
/*15466*/       OPC_CheckType, MVT::i32,
/*15468*/       OPC_MoveParent,
/*15469*/       OPC_MoveParent,
/*15470*/       OPC_RecordChild1, // #1 = $b
/*15471*/       OPC_MoveChild, 1,
/*15473*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15475*/       OPC_MoveParent,
/*15476*/       OPC_MoveParent,
/*15477*/       OPC_RecordChild1, // #2 = $acc
/*15478*/       OPC_CheckType, MVT::i32,
/*15480*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15482*/       OPC_EmitInteger, MVT::i32, 14, 
/*15485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15500*/     /*Scope*/ 44, /*->15545*/
/*15501*/       OPC_RecordChild0, // #0 = $b
/*15502*/       OPC_MoveChild, 0,
/*15504*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15506*/       OPC_MoveParent,
/*15507*/       OPC_MoveChild, 1,
/*15509*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15512*/       OPC_RecordChild0, // #1 = $a
/*15513*/       OPC_MoveChild, 1,
/*15515*/       OPC_CheckInteger, 16, 
/*15517*/       OPC_CheckType, MVT::i32,
/*15519*/       OPC_MoveParent,
/*15520*/       OPC_MoveParent,
/*15521*/       OPC_MoveParent,
/*15522*/       OPC_RecordChild1, // #2 = $acc
/*15523*/       OPC_CheckType, MVT::i32,
/*15525*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15527*/       OPC_EmitInteger, MVT::i32, 14, 
/*15530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15545*/     0, /*End of Scope*/
/*15546*/   /*Scope*/ 49, /*->15596*/
/*15547*/     OPC_RecordChild0, // #0 = $acc
/*15548*/     OPC_MoveChild, 1,
/*15550*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15553*/     OPC_MoveChild, 0,
/*15555*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15558*/     OPC_RecordChild0, // #1 = $b
/*15559*/     OPC_MoveChild, 0,
/*15561*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15563*/     OPC_MoveParent,
/*15564*/     OPC_RecordChild1, // #2 = $a
/*15565*/     OPC_MoveParent,
/*15566*/     OPC_MoveChild, 1,
/*15568*/     OPC_CheckInteger, 16, 
/*15570*/     OPC_CheckType, MVT::i32,
/*15572*/     OPC_MoveParent,
/*15573*/     OPC_MoveParent,
/*15574*/     OPC_CheckType, MVT::i32,
/*15576*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15578*/     OPC_EmitInteger, MVT::i32, 14, 
/*15581*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15584*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
              // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
              // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15596*/   /*Scope*/ 91, /*->15688*/
/*15597*/     OPC_MoveChild, 0,
/*15599*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*15602*/     OPC_MoveChild, 0,
/*15604*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15607*/     OPC_RecordChild0, // #0 = $a
/*15608*/     OPC_Scope, 38, /*->15648*/ // 2 children in Scope
/*15610*/       OPC_RecordChild1, // #1 = $b
/*15611*/       OPC_MoveChild, 1,
/*15613*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15615*/       OPC_MoveParent,
/*15616*/       OPC_MoveParent,
/*15617*/       OPC_MoveChild, 1,
/*15619*/       OPC_CheckInteger, 16, 
/*15621*/       OPC_CheckType, MVT::i32,
/*15623*/       OPC_MoveParent,
/*15624*/       OPC_MoveParent,
/*15625*/       OPC_RecordChild1, // #2 = $acc
/*15626*/       OPC_CheckType, MVT::i32,
/*15628*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15630*/       OPC_EmitInteger, MVT::i32, 14, 
/*15633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15648*/     /*Scope*/ 38, /*->15687*/
/*15649*/       OPC_MoveChild, 0,
/*15651*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*15653*/       OPC_MoveParent,
/*15654*/       OPC_RecordChild1, // #1 = $a
/*15655*/       OPC_MoveParent,
/*15656*/       OPC_MoveChild, 1,
/*15658*/       OPC_CheckInteger, 16, 
/*15660*/       OPC_CheckType, MVT::i32,
/*15662*/       OPC_MoveParent,
/*15663*/       OPC_MoveParent,
/*15664*/       OPC_RecordChild1, // #2 = $acc
/*15665*/       OPC_CheckType, MVT::i32,
/*15667*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15669*/       OPC_EmitInteger, MVT::i32, 14, 
/*15672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15675*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*15687*/     0, /*End of Scope*/
/*15688*/   /*Scope*/ 6|128,1/*134*/, /*->15824*/
/*15690*/     OPC_RecordChild0, // #0 = $Rn
/*15691*/     OPC_MoveChild, 1,
/*15693*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15696*/     OPC_MoveChild, 0,
/*15698*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15701*/     OPC_RecordChild0, // #1 = $Rm
/*15702*/     OPC_RecordChild1, // #2 = $rot
/*15703*/     OPC_MoveChild, 1,
/*15705*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15708*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15710*/     OPC_CheckType, MVT::i32,
/*15712*/     OPC_MoveParent,
/*15713*/     OPC_MoveParent,
/*15714*/     OPC_MoveChild, 1,
/*15716*/     OPC_Scope, 52, /*->15770*/ // 2 children in Scope
/*15718*/       OPC_CheckValueType, MVT::i8,
/*15720*/       OPC_MoveParent,
/*15721*/       OPC_MoveParent,
/*15722*/       OPC_Scope, 22, /*->15746*/ // 2 children in Scope
/*15724*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15726*/         OPC_EmitConvertToTarget, 2,
/*15728*/         OPC_EmitInteger, MVT::i32, 14, 
/*15731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15746*/       /*Scope*/ 22, /*->15769*/
/*15747*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15749*/         OPC_EmitConvertToTarget, 2,
/*15751*/         OPC_EmitInteger, MVT::i32, 14, 
/*15754*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15757*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other)) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15769*/       0, /*End of Scope*/
/*15770*/     /*Scope*/ 52, /*->15823*/
/*15771*/       OPC_CheckValueType, MVT::i16,
/*15773*/       OPC_MoveParent,
/*15774*/       OPC_MoveParent,
/*15775*/       OPC_Scope, 22, /*->15799*/ // 2 children in Scope
/*15777*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15779*/         OPC_EmitConvertToTarget, 2,
/*15781*/         OPC_EmitInteger, MVT::i32, 14, 
/*15784*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15787*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15799*/       /*Scope*/ 22, /*->15822*/
/*15800*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15802*/         OPC_EmitConvertToTarget, 2,
/*15804*/         OPC_EmitInteger, MVT::i32, 14, 
/*15807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other)) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15822*/       0, /*End of Scope*/
/*15823*/     0, /*End of Scope*/
/*15824*/   /*Scope*/ 7|128,1/*135*/, /*->15961*/
/*15826*/     OPC_MoveChild, 0,
/*15828*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15831*/     OPC_MoveChild, 0,
/*15833*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*15836*/     OPC_RecordChild0, // #0 = $Rm
/*15837*/     OPC_RecordChild1, // #1 = $rot
/*15838*/     OPC_MoveChild, 1,
/*15840*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*15843*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*15845*/     OPC_CheckType, MVT::i32,
/*15847*/     OPC_MoveParent,
/*15848*/     OPC_MoveParent,
/*15849*/     OPC_MoveChild, 1,
/*15851*/     OPC_Scope, 53, /*->15906*/ // 2 children in Scope
/*15853*/       OPC_CheckValueType, MVT::i8,
/*15855*/       OPC_MoveParent,
/*15856*/       OPC_MoveParent,
/*15857*/       OPC_RecordChild1, // #2 = $Rn
/*15858*/       OPC_Scope, 22, /*->15882*/ // 2 children in Scope
/*15860*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15862*/         OPC_EmitConvertToTarget, 1,
/*15864*/         OPC_EmitInteger, MVT::i32, 14, 
/*15867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTABrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15882*/       /*Scope*/ 22, /*->15905*/
/*15883*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15885*/         OPC_EmitConvertToTarget, 1,
/*15887*/         OPC_EmitInteger, MVT::i32, 14, 
/*15890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTABrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15905*/       0, /*End of Scope*/
/*15906*/     /*Scope*/ 53, /*->15960*/
/*15907*/       OPC_CheckValueType, MVT::i16,
/*15909*/       OPC_MoveParent,
/*15910*/       OPC_MoveParent,
/*15911*/       OPC_RecordChild1, // #2 = $Rn
/*15912*/       OPC_Scope, 22, /*->15936*/ // 2 children in Scope
/*15914*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*15916*/         OPC_EmitConvertToTarget, 1,
/*15918*/         OPC_EmitInteger, MVT::i32, 14, 
/*15921*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15924*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                  // Dst: (SXTAHrr_rot:i32 GPR:i32:$Rn, GPR:i32:$Rm, (imm:i32):$rot)
/*15936*/       /*Scope*/ 22, /*->15959*/
/*15937*/         OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*15939*/         OPC_EmitConvertToTarget, 1,
/*15941*/         OPC_EmitInteger, MVT::i32, 14, 
/*15944*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15947*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr_rot), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                  // Dst: (t2SXTAHrr_rot:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$rot)
/*15959*/       0, /*End of Scope*/
/*15960*/     0, /*End of Scope*/
/*15961*/   /*Scope*/ 8|128,1/*136*/, /*->16099*/
/*15963*/     OPC_RecordChild0, // #0 = $Ra
/*15964*/     OPC_Scope, 50, /*->16016*/ // 3 children in Scope
/*15966*/       OPC_MoveChild, 1,
/*15968*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*15971*/       OPC_MoveChild, 0,
/*15973*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15976*/       OPC_RecordChild0, // #1 = $Rn
/*15977*/       OPC_MoveChild, 1,
/*15979*/       OPC_CheckValueType, MVT::i16,
/*15981*/       OPC_MoveParent,
/*15982*/       OPC_MoveParent,
/*15983*/       OPC_MoveChild, 1,
/*15985*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*15988*/       OPC_RecordChild0, // #2 = $Rm
/*15989*/       OPC_MoveChild, 1,
/*15991*/       OPC_CheckValueType, MVT::i16,
/*15993*/       OPC_MoveParent,
/*15994*/       OPC_MoveParent,
/*15995*/       OPC_MoveParent,
/*15996*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*15998*/       OPC_EmitInteger, MVT::i32, 14, 
/*16001*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16004*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16016*/     /*Scope*/ 30, /*->16047*/
/*16017*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*16018*/       OPC_CheckType, MVT::i32,
/*16020*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16022*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16025*/       OPC_EmitInteger, MVT::i32, 14, 
/*16028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16047*/     /*Scope*/ 50, /*->16098*/
/*16048*/       OPC_MoveChild, 1,
/*16050*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16053*/       OPC_MoveChild, 0,
/*16055*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16058*/       OPC_RecordChild0, // #1 = $Rn
/*16059*/       OPC_MoveChild, 1,
/*16061*/       OPC_CheckValueType, MVT::i16,
/*16063*/       OPC_MoveParent,
/*16064*/       OPC_MoveParent,
/*16065*/       OPC_MoveChild, 1,
/*16067*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16070*/       OPC_RecordChild0, // #2 = $Rm
/*16071*/       OPC_MoveChild, 1,
/*16073*/       OPC_CheckValueType, MVT::i16,
/*16075*/       OPC_MoveParent,
/*16076*/       OPC_MoveParent,
/*16077*/       OPC_MoveParent,
/*16078*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16080*/       OPC_EmitInteger, MVT::i32, 14, 
/*16083*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16086*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16098*/     0, /*End of Scope*/
/*16099*/   /*Scope*/ 51, /*->16151*/
/*16100*/     OPC_MoveChild, 0,
/*16102*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16105*/     OPC_MoveChild, 0,
/*16107*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16110*/     OPC_RecordChild0, // #0 = $Rn
/*16111*/     OPC_MoveChild, 1,
/*16113*/     OPC_CheckValueType, MVT::i16,
/*16115*/     OPC_MoveParent,
/*16116*/     OPC_MoveParent,
/*16117*/     OPC_MoveChild, 1,
/*16119*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16122*/     OPC_RecordChild0, // #1 = $Rm
/*16123*/     OPC_MoveChild, 1,
/*16125*/     OPC_CheckValueType, MVT::i16,
/*16127*/     OPC_MoveParent,
/*16128*/     OPC_MoveParent,
/*16129*/     OPC_MoveParent,
/*16130*/     OPC_RecordChild1, // #2 = $Ra
/*16131*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*16133*/     OPC_EmitInteger, MVT::i32, 14, 
/*16136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
              // Dst: (SMLABB:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*16151*/   /*Scope*/ 31, /*->16183*/
/*16152*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*16153*/     OPC_RecordChild1, // #1 = $Rn
/*16154*/     OPC_CheckType, MVT::i32,
/*16156*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16158*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*16161*/     OPC_EmitInteger, MVT::i32, 14, 
/*16164*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
              // Dst: (t2ADDrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*16183*/   /*Scope*/ 51, /*->16235*/
/*16184*/     OPC_MoveChild, 0,
/*16186*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*16189*/     OPC_MoveChild, 0,
/*16191*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16194*/     OPC_RecordChild0, // #0 = $Rn
/*16195*/     OPC_MoveChild, 1,
/*16197*/     OPC_CheckValueType, MVT::i16,
/*16199*/     OPC_MoveParent,
/*16200*/     OPC_MoveParent,
/*16201*/     OPC_MoveChild, 1,
/*16203*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*16206*/     OPC_RecordChild0, // #1 = $Rm
/*16207*/     OPC_MoveChild, 1,
/*16209*/     OPC_CheckValueType, MVT::i16,
/*16211*/     OPC_MoveParent,
/*16212*/     OPC_MoveParent,
/*16213*/     OPC_MoveParent,
/*16214*/     OPC_RecordChild1, // #2 = $Ra
/*16215*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*16217*/     OPC_EmitInteger, MVT::i32, 14, 
/*16220*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16223*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
              // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*16235*/   /*Scope*/ 87|128,1/*215*/, /*->16452*/
/*16237*/     OPC_RecordChild0, // #0 = $src1
/*16238*/     OPC_MoveChild, 1,
/*16240*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*16243*/     OPC_MoveChild, 0,
/*16245*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*16248*/     OPC_MoveChild, 0,
/*16250*/     OPC_Scope, 99, /*->16351*/ // 2 children in Scope
/*16252*/       OPC_CheckInteger, 4, 
/*16254*/       OPC_MoveParent,
/*16255*/       OPC_RecordChild1, // #1 = $Vn
/*16256*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16288
/*16259*/         OPC_CheckChild1Type, MVT::v8i8,
/*16261*/         OPC_RecordChild2, // #2 = $Vm
/*16262*/         OPC_CheckChild2Type, MVT::v8i8,
/*16264*/         OPC_MoveParent,
/*16265*/         OPC_MoveParent,
/*16266*/         OPC_CheckType, MVT::v8i16,
/*16268*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16270*/         OPC_EmitInteger, MVT::i32, 14, 
/*16273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16319
/*16290*/         OPC_CheckChild1Type, MVT::v4i16,
/*16292*/         OPC_RecordChild2, // #2 = $Vm
/*16293*/         OPC_CheckChild2Type, MVT::v4i16,
/*16295*/         OPC_MoveParent,
/*16296*/         OPC_MoveParent,
/*16297*/         OPC_CheckType, MVT::v4i32,
/*16299*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16301*/         OPC_EmitInteger, MVT::i32, 14, 
/*16304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16350
/*16321*/         OPC_CheckChild1Type, MVT::v2i32,
/*16323*/         OPC_RecordChild2, // #2 = $Vm
/*16324*/         OPC_CheckChild2Type, MVT::v2i32,
/*16326*/         OPC_MoveParent,
/*16327*/         OPC_MoveParent,
/*16328*/         OPC_CheckType, MVT::v2i64,
/*16330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16332*/         OPC_EmitInteger, MVT::i32, 14, 
/*16335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16351*/     /*Scope*/ 99, /*->16451*/
/*16352*/       OPC_CheckInteger, 5, 
/*16354*/       OPC_MoveParent,
/*16355*/       OPC_RecordChild1, // #1 = $Vn
/*16356*/       OPC_SwitchType /*3 cases */, 29,  MVT::v8i8,// ->16388
/*16359*/         OPC_CheckChild1Type, MVT::v8i8,
/*16361*/         OPC_RecordChild2, // #2 = $Vm
/*16362*/         OPC_CheckChild2Type, MVT::v8i8,
/*16364*/         OPC_MoveParent,
/*16365*/         OPC_MoveParent,
/*16366*/         OPC_CheckType, MVT::v8i16,
/*16368*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16370*/         OPC_EmitInteger, MVT::i32, 14, 
/*16373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 29,  MVT::v4i16,// ->16419
/*16390*/         OPC_CheckChild1Type, MVT::v4i16,
/*16392*/         OPC_RecordChild2, // #2 = $Vm
/*16393*/         OPC_CheckChild2Type, MVT::v4i16,
/*16395*/         OPC_MoveParent,
/*16396*/         OPC_MoveParent,
/*16397*/         OPC_CheckType, MVT::v4i32,
/*16399*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16401*/         OPC_EmitInteger, MVT::i32, 14, 
/*16404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 29,  MVT::v2i32,// ->16450
/*16421*/         OPC_CheckChild1Type, MVT::v2i32,
/*16423*/         OPC_RecordChild2, // #2 = $Vm
/*16424*/         OPC_CheckChild2Type, MVT::v2i32,
/*16426*/         OPC_MoveParent,
/*16427*/         OPC_MoveParent,
/*16428*/         OPC_CheckType, MVT::v2i64,
/*16430*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16432*/         OPC_EmitInteger, MVT::i32, 14, 
/*16435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16451*/     0, /*End of Scope*/
/*16452*/   /*Scope*/ 92|128,1/*220*/, /*->16674*/
/*16454*/     OPC_MoveChild, 0,
/*16456*/     OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*16459*/     OPC_MoveChild, 0,
/*16461*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*16464*/     OPC_MoveChild, 0,
/*16466*/     OPC_Scope, 102, /*->16570*/ // 2 children in Scope
/*16468*/       OPC_CheckInteger, 4, 
/*16470*/       OPC_MoveParent,
/*16471*/       OPC_RecordChild1, // #0 = $Vn
/*16472*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16505
/*16475*/         OPC_CheckChild1Type, MVT::v8i8,
/*16477*/         OPC_RecordChild2, // #1 = $Vm
/*16478*/         OPC_CheckChild2Type, MVT::v8i8,
/*16480*/         OPC_MoveParent,
/*16481*/         OPC_MoveParent,
/*16482*/         OPC_RecordChild1, // #2 = $src1
/*16483*/         OPC_CheckType, MVT::v8i16,
/*16485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16487*/         OPC_EmitInteger, MVT::i32, 14, 
/*16490*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16493*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16537
/*16507*/         OPC_CheckChild1Type, MVT::v4i16,
/*16509*/         OPC_RecordChild2, // #1 = $Vm
/*16510*/         OPC_CheckChild2Type, MVT::v4i16,
/*16512*/         OPC_MoveParent,
/*16513*/         OPC_MoveParent,
/*16514*/         OPC_RecordChild1, // #2 = $src1
/*16515*/         OPC_CheckType, MVT::v4i32,
/*16517*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16519*/         OPC_EmitInteger, MVT::i32, 14, 
/*16522*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16569
/*16539*/         OPC_CheckChild1Type, MVT::v2i32,
/*16541*/         OPC_RecordChild2, // #1 = $Vm
/*16542*/         OPC_CheckChild2Type, MVT::v2i32,
/*16544*/         OPC_MoveParent,
/*16545*/         OPC_MoveParent,
/*16546*/         OPC_RecordChild1, // #2 = $src1
/*16547*/         OPC_CheckType, MVT::v2i64,
/*16549*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16551*/         OPC_EmitInteger, MVT::i32, 14, 
/*16554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16570*/     /*Scope*/ 102, /*->16673*/
/*16571*/       OPC_CheckInteger, 5, 
/*16573*/       OPC_MoveParent,
/*16574*/       OPC_RecordChild1, // #0 = $Vn
/*16575*/       OPC_SwitchType /*3 cases */, 30,  MVT::v8i8,// ->16608
/*16578*/         OPC_CheckChild1Type, MVT::v8i8,
/*16580*/         OPC_RecordChild2, // #1 = $Vm
/*16581*/         OPC_CheckChild2Type, MVT::v8i8,
/*16583*/         OPC_MoveParent,
/*16584*/         OPC_MoveParent,
/*16585*/         OPC_RecordChild1, // #2 = $src1
/*16586*/         OPC_CheckType, MVT::v8i16,
/*16588*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16590*/         OPC_EmitInteger, MVT::i32, 14, 
/*16593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 30,  MVT::v4i16,// ->16640
/*16610*/         OPC_CheckChild1Type, MVT::v4i16,
/*16612*/         OPC_RecordChild2, // #1 = $Vm
/*16613*/         OPC_CheckChild2Type, MVT::v4i16,
/*16615*/         OPC_MoveParent,
/*16616*/         OPC_MoveParent,
/*16617*/         OPC_RecordChild1, // #2 = $src1
/*16618*/         OPC_CheckType, MVT::v4i32,
/*16620*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16622*/         OPC_EmitInteger, MVT::i32, 14, 
/*16625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16628*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 30,  MVT::v2i32,// ->16672
/*16642*/         OPC_CheckChild1Type, MVT::v2i32,
/*16644*/         OPC_RecordChild2, // #1 = $Vm
/*16645*/         OPC_CheckChild2Type, MVT::v2i32,
/*16647*/         OPC_MoveParent,
/*16648*/         OPC_MoveParent,
/*16649*/         OPC_RecordChild1, // #2 = $src1
/*16650*/         OPC_CheckType, MVT::v2i64,
/*16652*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16654*/         OPC_EmitInteger, MVT::i32, 14, 
/*16657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                  // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*16673*/     0, /*End of Scope*/
/*16674*/   /*Scope*/ 2|128,3/*386*/, /*->17062*/
/*16676*/     OPC_RecordChild0, // #0 = $src1
/*16677*/     OPC_MoveChild, 1,
/*16679*/     OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/,  TARGET_VAL(ISD::MUL),// ->16869
/*16684*/       OPC_Scope, 9|128,1/*137*/, /*->16824*/ // 2 children in Scope
/*16687*/         OPC_RecordChild0, // #1 = $Vn
/*16688*/         OPC_MoveChild, 1,
/*16690*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16693*/         OPC_RecordChild0, // #2 = $Vm
/*16694*/         OPC_Scope, 63, /*->16759*/ // 2 children in Scope
/*16696*/           OPC_CheckChild0Type, MVT::v4i16,
/*16698*/           OPC_RecordChild1, // #3 = $lane
/*16699*/           OPC_MoveChild, 1,
/*16701*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16704*/           OPC_MoveParent,
/*16705*/           OPC_MoveParent,
/*16706*/           OPC_MoveParent,
/*16707*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->16733
/*16710*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16712*/             OPC_EmitConvertToTarget, 3,
/*16714*/             OPC_EmitInteger, MVT::i32, 14, 
/*16717*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16720*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->16758
/*16735*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16737*/             OPC_EmitConvertToTarget, 3,
/*16739*/             OPC_EmitInteger, MVT::i32, 14, 
/*16742*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16745*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*16759*/         /*Scope*/ 63, /*->16823*/
/*16760*/           OPC_CheckChild0Type, MVT::v2i32,
/*16762*/           OPC_RecordChild1, // #3 = $lane
/*16763*/           OPC_MoveChild, 1,
/*16765*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16768*/           OPC_MoveParent,
/*16769*/           OPC_MoveParent,
/*16770*/           OPC_MoveParent,
/*16771*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->16797
/*16774*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16776*/             OPC_EmitConvertToTarget, 3,
/*16778*/             OPC_EmitInteger, MVT::i32, 14, 
/*16781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16784*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->16822
/*16799*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16801*/             OPC_EmitConvertToTarget, 3,
/*16803*/             OPC_EmitInteger, MVT::i32, 14, 
/*16806*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16809*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*16823*/         0, /*End of Scope*/
/*16824*/       /*Scope*/ 43, /*->16868*/
/*16825*/         OPC_MoveChild, 0,
/*16827*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16830*/         OPC_RecordChild0, // #1 = $Vm
/*16831*/         OPC_CheckChild0Type, MVT::v4i16,
/*16833*/         OPC_RecordChild1, // #2 = $lane
/*16834*/         OPC_MoveChild, 1,
/*16836*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16839*/         OPC_MoveParent,
/*16840*/         OPC_MoveParent,
/*16841*/         OPC_RecordChild1, // #3 = $Vn
/*16842*/         OPC_MoveParent,
/*16843*/         OPC_CheckType, MVT::v4i16,
/*16845*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16847*/         OPC_EmitConvertToTarget, 2,
/*16849*/         OPC_EmitInteger, MVT::i32, 14, 
/*16852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16868*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->16965
/*16872*/       OPC_RecordChild0, // #1 = $Vn
/*16873*/       OPC_Scope, 44, /*->16919*/ // 2 children in Scope
/*16875*/         OPC_CheckChild0Type, MVT::v4i16,
/*16877*/         OPC_MoveChild, 1,
/*16879*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16882*/         OPC_RecordChild0, // #2 = $Vm
/*16883*/         OPC_CheckChild0Type, MVT::v4i16,
/*16885*/         OPC_RecordChild1, // #3 = $lane
/*16886*/         OPC_MoveChild, 1,
/*16888*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16891*/         OPC_MoveParent,
/*16892*/         OPC_MoveParent,
/*16893*/         OPC_MoveParent,
/*16894*/         OPC_CheckType, MVT::v4i32,
/*16896*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16898*/         OPC_EmitConvertToTarget, 3,
/*16900*/         OPC_EmitInteger, MVT::i32, 14, 
/*16903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*16919*/       /*Scope*/ 44, /*->16964*/
/*16920*/         OPC_CheckChild0Type, MVT::v2i32,
/*16922*/         OPC_MoveChild, 1,
/*16924*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16927*/         OPC_RecordChild0, // #2 = $Vm
/*16928*/         OPC_CheckChild0Type, MVT::v2i32,
/*16930*/         OPC_RecordChild1, // #3 = $lane
/*16931*/         OPC_MoveChild, 1,
/*16933*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16936*/         OPC_MoveParent,
/*16937*/         OPC_MoveParent,
/*16938*/         OPC_MoveParent,
/*16939*/         OPC_CheckType, MVT::v2i64,
/*16941*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16943*/         OPC_EmitConvertToTarget, 3,
/*16945*/         OPC_EmitInteger, MVT::i32, 14, 
/*16948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16951*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*16964*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->17061
/*16968*/       OPC_RecordChild0, // #1 = $Vn
/*16969*/       OPC_Scope, 44, /*->17015*/ // 2 children in Scope
/*16971*/         OPC_CheckChild0Type, MVT::v4i16,
/*16973*/         OPC_MoveChild, 1,
/*16975*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*16978*/         OPC_RecordChild0, // #2 = $Vm
/*16979*/         OPC_CheckChild0Type, MVT::v4i16,
/*16981*/         OPC_RecordChild1, // #3 = $lane
/*16982*/         OPC_MoveChild, 1,
/*16984*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*16987*/         OPC_MoveParent,
/*16988*/         OPC_MoveParent,
/*16989*/         OPC_MoveParent,
/*16990*/         OPC_CheckType, MVT::v4i32,
/*16992*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*16994*/         OPC_EmitConvertToTarget, 3,
/*16996*/         OPC_EmitInteger, MVT::i32, 14, 
/*16999*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17002*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17015*/       /*Scope*/ 44, /*->17060*/
/*17016*/         OPC_CheckChild0Type, MVT::v2i32,
/*17018*/         OPC_MoveChild, 1,
/*17020*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17023*/         OPC_RecordChild0, // #2 = $Vm
/*17024*/         OPC_CheckChild0Type, MVT::v2i32,
/*17026*/         OPC_RecordChild1, // #3 = $lane
/*17027*/         OPC_MoveChild, 1,
/*17029*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17032*/         OPC_MoveParent,
/*17033*/         OPC_MoveParent,
/*17034*/         OPC_MoveParent,
/*17035*/         OPC_CheckType, MVT::v2i64,
/*17037*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17039*/         OPC_EmitConvertToTarget, 3,
/*17041*/         OPC_EmitInteger, MVT::i32, 14, 
/*17044*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17047*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17060*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17062*/   /*Scope*/ 97, /*->17160*/
/*17063*/     OPC_MoveChild, 0,
/*17065*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17068*/     OPC_Scope, 44, /*->17114*/ // 2 children in Scope
/*17070*/       OPC_RecordChild0, // #0 = $Vn
/*17071*/       OPC_MoveChild, 1,
/*17073*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17076*/       OPC_RecordChild0, // #1 = $Vm
/*17077*/       OPC_CheckChild0Type, MVT::v4i16,
/*17079*/       OPC_RecordChild1, // #2 = $lane
/*17080*/       OPC_MoveChild, 1,
/*17082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17085*/       OPC_MoveParent,
/*17086*/       OPC_MoveParent,
/*17087*/       OPC_MoveParent,
/*17088*/       OPC_RecordChild1, // #3 = $src1
/*17089*/       OPC_CheckType, MVT::v4i16,
/*17091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17093*/       OPC_EmitConvertToTarget, 2,
/*17095*/       OPC_EmitInteger, MVT::i32, 14, 
/*17098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17114*/     /*Scope*/ 44, /*->17159*/
/*17115*/       OPC_MoveChild, 0,
/*17117*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17120*/       OPC_RecordChild0, // #0 = $Vm
/*17121*/       OPC_CheckChild0Type, MVT::v4i16,
/*17123*/       OPC_RecordChild1, // #1 = $lane
/*17124*/       OPC_MoveChild, 1,
/*17126*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17129*/       OPC_MoveParent,
/*17130*/       OPC_MoveParent,
/*17131*/       OPC_RecordChild1, // #2 = $Vn
/*17132*/       OPC_MoveParent,
/*17133*/       OPC_RecordChild1, // #3 = $src1
/*17134*/       OPC_CheckType, MVT::v4i16,
/*17136*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17138*/       OPC_EmitConvertToTarget, 1,
/*17140*/       OPC_EmitInteger, MVT::i32, 14, 
/*17143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17159*/     0, /*End of Scope*/
/*17160*/   /*Scope*/ 49, /*->17210*/
/*17161*/     OPC_RecordChild0, // #0 = $src1
/*17162*/     OPC_MoveChild, 1,
/*17164*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17167*/     OPC_MoveChild, 0,
/*17169*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17172*/     OPC_RecordChild0, // #1 = $Vm
/*17173*/     OPC_CheckChild0Type, MVT::v2i32,
/*17175*/     OPC_RecordChild1, // #2 = $lane
/*17176*/     OPC_MoveChild, 1,
/*17178*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17181*/     OPC_MoveParent,
/*17182*/     OPC_MoveParent,
/*17183*/     OPC_RecordChild1, // #3 = $Vn
/*17184*/     OPC_MoveParent,
/*17185*/     OPC_CheckType, MVT::v2i32,
/*17187*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17189*/     OPC_EmitConvertToTarget, 2,
/*17191*/     OPC_EmitInteger, MVT::i32, 14, 
/*17194*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17197*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17210*/   /*Scope*/ 97, /*->17308*/
/*17211*/     OPC_MoveChild, 0,
/*17213*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17216*/     OPC_Scope, 44, /*->17262*/ // 2 children in Scope
/*17218*/       OPC_RecordChild0, // #0 = $Vn
/*17219*/       OPC_MoveChild, 1,
/*17221*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17224*/       OPC_RecordChild0, // #1 = $Vm
/*17225*/       OPC_CheckChild0Type, MVT::v2i32,
/*17227*/       OPC_RecordChild1, // #2 = $lane
/*17228*/       OPC_MoveChild, 1,
/*17230*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17233*/       OPC_MoveParent,
/*17234*/       OPC_MoveParent,
/*17235*/       OPC_MoveParent,
/*17236*/       OPC_RecordChild1, // #3 = $src1
/*17237*/       OPC_CheckType, MVT::v2i32,
/*17239*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17241*/       OPC_EmitConvertToTarget, 2,
/*17243*/       OPC_EmitInteger, MVT::i32, 14, 
/*17246*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17249*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17262*/     /*Scope*/ 44, /*->17307*/
/*17263*/       OPC_MoveChild, 0,
/*17265*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17268*/       OPC_RecordChild0, // #0 = $Vm
/*17269*/       OPC_CheckChild0Type, MVT::v2i32,
/*17271*/       OPC_RecordChild1, // #1 = $lane
/*17272*/       OPC_MoveChild, 1,
/*17274*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17277*/       OPC_MoveParent,
/*17278*/       OPC_MoveParent,
/*17279*/       OPC_RecordChild1, // #2 = $Vn
/*17280*/       OPC_MoveParent,
/*17281*/       OPC_RecordChild1, // #3 = $src1
/*17282*/       OPC_CheckType, MVT::v2i32,
/*17284*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17286*/       OPC_EmitConvertToTarget, 1,
/*17288*/       OPC_EmitInteger, MVT::i32, 14, 
/*17291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17307*/     0, /*End of Scope*/
/*17308*/   /*Scope*/ 49, /*->17358*/
/*17309*/     OPC_RecordChild0, // #0 = $src1
/*17310*/     OPC_MoveChild, 1,
/*17312*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17315*/     OPC_MoveChild, 0,
/*17317*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17320*/     OPC_RecordChild0, // #1 = $Vm
/*17321*/     OPC_CheckChild0Type, MVT::v4i16,
/*17323*/     OPC_RecordChild1, // #2 = $lane
/*17324*/     OPC_MoveChild, 1,
/*17326*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17329*/     OPC_MoveParent,
/*17330*/     OPC_MoveParent,
/*17331*/     OPC_RecordChild1, // #3 = $Vn
/*17332*/     OPC_MoveParent,
/*17333*/     OPC_CheckType, MVT::v8i16,
/*17335*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17337*/     OPC_EmitConvertToTarget, 2,
/*17339*/     OPC_EmitInteger, MVT::i32, 14, 
/*17342*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17345*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
              // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17358*/   /*Scope*/ 97, /*->17456*/
/*17359*/     OPC_MoveChild, 0,
/*17361*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17364*/     OPC_Scope, 44, /*->17410*/ // 2 children in Scope
/*17366*/       OPC_RecordChild0, // #0 = $Vn
/*17367*/       OPC_MoveChild, 1,
/*17369*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17372*/       OPC_RecordChild0, // #1 = $Vm
/*17373*/       OPC_CheckChild0Type, MVT::v4i16,
/*17375*/       OPC_RecordChild1, // #2 = $lane
/*17376*/       OPC_MoveChild, 1,
/*17378*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17381*/       OPC_MoveParent,
/*17382*/       OPC_MoveParent,
/*17383*/       OPC_MoveParent,
/*17384*/       OPC_RecordChild1, // #3 = $src1
/*17385*/       OPC_CheckType, MVT::v8i16,
/*17387*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17389*/       OPC_EmitConvertToTarget, 2,
/*17391*/       OPC_EmitInteger, MVT::i32, 14, 
/*17394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17410*/     /*Scope*/ 44, /*->17455*/
/*17411*/       OPC_MoveChild, 0,
/*17413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17416*/       OPC_RecordChild0, // #0 = $Vm
/*17417*/       OPC_CheckChild0Type, MVT::v4i16,
/*17419*/       OPC_RecordChild1, // #1 = $lane
/*17420*/       OPC_MoveChild, 1,
/*17422*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17425*/       OPC_MoveParent,
/*17426*/       OPC_MoveParent,
/*17427*/       OPC_RecordChild1, // #2 = $Vn
/*17428*/       OPC_MoveParent,
/*17429*/       OPC_RecordChild1, // #3 = $src1
/*17430*/       OPC_CheckType, MVT::v8i16,
/*17432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17434*/       OPC_EmitConvertToTarget, 1,
/*17436*/       OPC_EmitInteger, MVT::i32, 14, 
/*17439*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17442*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17455*/     0, /*End of Scope*/
/*17456*/   /*Scope*/ 49, /*->17506*/
/*17457*/     OPC_RecordChild0, // #0 = $src1
/*17458*/     OPC_MoveChild, 1,
/*17460*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17463*/     OPC_MoveChild, 0,
/*17465*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17468*/     OPC_RecordChild0, // #1 = $Vm
/*17469*/     OPC_CheckChild0Type, MVT::v2i32,
/*17471*/     OPC_RecordChild1, // #2 = $lane
/*17472*/     OPC_MoveChild, 1,
/*17474*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17477*/     OPC_MoveParent,
/*17478*/     OPC_MoveParent,
/*17479*/     OPC_RecordChild1, // #3 = $Vn
/*17480*/     OPC_MoveParent,
/*17481*/     OPC_CheckType, MVT::v4i32,
/*17483*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17485*/     OPC_EmitConvertToTarget, 2,
/*17487*/     OPC_EmitInteger, MVT::i32, 14, 
/*17490*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17493*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17506*/   /*Scope*/ 39|128,2/*295*/, /*->17803*/
/*17508*/     OPC_MoveChild, 0,
/*17510*/     OPC_SwitchOpcode /*3 cases */, 92,  TARGET_VAL(ISD::MUL),// ->17606
/*17514*/       OPC_Scope, 44, /*->17560*/ // 2 children in Scope
/*17516*/         OPC_RecordChild0, // #0 = $Vn
/*17517*/         OPC_MoveChild, 1,
/*17519*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17522*/         OPC_RecordChild0, // #1 = $Vm
/*17523*/         OPC_CheckChild0Type, MVT::v2i32,
/*17525*/         OPC_RecordChild1, // #2 = $lane
/*17526*/         OPC_MoveChild, 1,
/*17528*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17531*/         OPC_MoveParent,
/*17532*/         OPC_MoveParent,
/*17533*/         OPC_MoveParent,
/*17534*/         OPC_RecordChild1, // #3 = $src1
/*17535*/         OPC_CheckType, MVT::v4i32,
/*17537*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17539*/         OPC_EmitConvertToTarget, 2,
/*17541*/         OPC_EmitInteger, MVT::i32, 14, 
/*17544*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17547*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17560*/       /*Scope*/ 44, /*->17605*/
/*17561*/         OPC_MoveChild, 0,
/*17563*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17566*/         OPC_RecordChild0, // #0 = $Vm
/*17567*/         OPC_CheckChild0Type, MVT::v2i32,
/*17569*/         OPC_RecordChild1, // #1 = $lane
/*17570*/         OPC_MoveChild, 1,
/*17572*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17575*/         OPC_MoveParent,
/*17576*/         OPC_MoveParent,
/*17577*/         OPC_RecordChild1, // #2 = $Vn
/*17578*/         OPC_MoveParent,
/*17579*/         OPC_RecordChild1, // #3 = $src1
/*17580*/         OPC_CheckType, MVT::v4i32,
/*17582*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17584*/         OPC_EmitConvertToTarget, 1,
/*17586*/         OPC_EmitInteger, MVT::i32, 14, 
/*17589*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17592*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17605*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLs),// ->17704
/*17609*/       OPC_RecordChild0, // #0 = $Vn
/*17610*/       OPC_Scope, 45, /*->17657*/ // 2 children in Scope
/*17612*/         OPC_CheckChild0Type, MVT::v4i16,
/*17614*/         OPC_MoveChild, 1,
/*17616*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17619*/         OPC_RecordChild0, // #1 = $Vm
/*17620*/         OPC_CheckChild0Type, MVT::v4i16,
/*17622*/         OPC_RecordChild1, // #2 = $lane
/*17623*/         OPC_MoveChild, 1,
/*17625*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17628*/         OPC_MoveParent,
/*17629*/         OPC_MoveParent,
/*17630*/         OPC_MoveParent,
/*17631*/         OPC_RecordChild1, // #3 = $src1
/*17632*/         OPC_CheckType, MVT::v4i32,
/*17634*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17636*/         OPC_EmitConvertToTarget, 2,
/*17638*/         OPC_EmitInteger, MVT::i32, 14, 
/*17641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17657*/       /*Scope*/ 45, /*->17703*/
/*17658*/         OPC_CheckChild0Type, MVT::v2i32,
/*17660*/         OPC_MoveChild, 1,
/*17662*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17665*/         OPC_RecordChild0, // #1 = $Vm
/*17666*/         OPC_CheckChild0Type, MVT::v2i32,
/*17668*/         OPC_RecordChild1, // #2 = $lane
/*17669*/         OPC_MoveChild, 1,
/*17671*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17674*/         OPC_MoveParent,
/*17675*/         OPC_MoveParent,
/*17676*/         OPC_MoveParent,
/*17677*/         OPC_RecordChild1, // #3 = $src1
/*17678*/         OPC_CheckType, MVT::v2i64,
/*17680*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17682*/         OPC_EmitConvertToTarget, 2,
/*17684*/         OPC_EmitInteger, MVT::i32, 14, 
/*17687*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17690*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17703*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 95,  TARGET_VAL(ARMISD::VMULLu),// ->17802
/*17707*/       OPC_RecordChild0, // #0 = $Vn
/*17708*/       OPC_Scope, 45, /*->17755*/ // 2 children in Scope
/*17710*/         OPC_CheckChild0Type, MVT::v4i16,
/*17712*/         OPC_MoveChild, 1,
/*17714*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17717*/         OPC_RecordChild0, // #1 = $Vm
/*17718*/         OPC_CheckChild0Type, MVT::v4i16,
/*17720*/         OPC_RecordChild1, // #2 = $lane
/*17721*/         OPC_MoveChild, 1,
/*17723*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17726*/         OPC_MoveParent,
/*17727*/         OPC_MoveParent,
/*17728*/         OPC_MoveParent,
/*17729*/         OPC_RecordChild1, // #3 = $src1
/*17730*/         OPC_CheckType, MVT::v4i32,
/*17732*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17734*/         OPC_EmitConvertToTarget, 2,
/*17736*/         OPC_EmitInteger, MVT::i32, 14, 
/*17739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17755*/       /*Scope*/ 45, /*->17801*/
/*17756*/         OPC_CheckChild0Type, MVT::v2i32,
/*17758*/         OPC_MoveChild, 1,
/*17760*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17763*/         OPC_RecordChild0, // #1 = $Vm
/*17764*/         OPC_CheckChild0Type, MVT::v2i32,
/*17766*/         OPC_RecordChild1, // #2 = $lane
/*17767*/         OPC_MoveChild, 1,
/*17769*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17772*/         OPC_MoveParent,
/*17773*/         OPC_MoveParent,
/*17774*/         OPC_MoveParent,
/*17775*/         OPC_RecordChild1, // #3 = $src1
/*17776*/         OPC_CheckType, MVT::v2i64,
/*17778*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*17780*/         OPC_EmitConvertToTarget, 2,
/*17782*/         OPC_EmitInteger, MVT::i32, 14, 
/*17785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                  // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17801*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*17803*/   /*Scope*/ 53|128,1/*181*/, /*->17986*/
/*17805*/     OPC_RecordChild0, // #0 = $src1
/*17806*/     OPC_MoveChild, 1,
/*17808*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17811*/     OPC_Scope, 113, /*->17926*/ // 2 children in Scope
/*17813*/       OPC_RecordChild0, // #1 = $src2
/*17814*/       OPC_MoveChild, 1,
/*17816*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17819*/       OPC_RecordChild0, // #2 = $src3
/*17820*/       OPC_Scope, 51, /*->17873*/ // 2 children in Scope
/*17822*/         OPC_CheckChild0Type, MVT::v8i16,
/*17824*/         OPC_RecordChild1, // #3 = $lane
/*17825*/         OPC_MoveChild, 1,
/*17827*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17830*/         OPC_MoveParent,
/*17831*/         OPC_MoveParent,
/*17832*/         OPC_MoveParent,
/*17833*/         OPC_CheckType, MVT::v8i16,
/*17835*/         OPC_EmitConvertToTarget, 3,
/*17837*/         OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*17840*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*17849*/         OPC_EmitConvertToTarget, 3,
/*17851*/         OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*17854*/         OPC_EmitInteger, MVT::i32, 14, 
/*17857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17873*/       /*Scope*/ 51, /*->17925*/
/*17874*/         OPC_CheckChild0Type, MVT::v4i32,
/*17876*/         OPC_RecordChild1, // #3 = $lane
/*17877*/         OPC_MoveChild, 1,
/*17879*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17882*/         OPC_MoveParent,
/*17883*/         OPC_MoveParent,
/*17884*/         OPC_MoveParent,
/*17885*/         OPC_CheckType, MVT::v4i32,
/*17887*/         OPC_EmitConvertToTarget, 3,
/*17889*/         OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*17892*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*17901*/         OPC_EmitConvertToTarget, 3,
/*17903*/         OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*17906*/         OPC_EmitInteger, MVT::i32, 14, 
/*17909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17912*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*17925*/       0, /*End of Scope*/
/*17926*/     /*Scope*/ 58, /*->17985*/
/*17927*/       OPC_MoveChild, 0,
/*17929*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17932*/       OPC_RecordChild0, // #1 = $src3
/*17933*/       OPC_CheckChild0Type, MVT::v8i16,
/*17935*/       OPC_RecordChild1, // #2 = $lane
/*17936*/       OPC_MoveChild, 1,
/*17938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17941*/       OPC_MoveParent,
/*17942*/       OPC_MoveParent,
/*17943*/       OPC_RecordChild1, // #3 = $src2
/*17944*/       OPC_MoveParent,
/*17945*/       OPC_CheckType, MVT::v8i16,
/*17947*/       OPC_EmitConvertToTarget, 2,
/*17949*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*17952*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*17961*/       OPC_EmitConvertToTarget, 2,
/*17963*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*17966*/       OPC_EmitInteger, MVT::i32, 14, 
/*17969*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*17985*/     0, /*End of Scope*/
/*17986*/   /*Scope*/ 127, /*->18114*/
/*17987*/     OPC_MoveChild, 0,
/*17989*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*17992*/     OPC_Scope, 59, /*->18053*/ // 2 children in Scope
/*17994*/       OPC_RecordChild0, // #0 = $src2
/*17995*/       OPC_MoveChild, 1,
/*17997*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18000*/       OPC_RecordChild0, // #1 = $src3
/*18001*/       OPC_CheckChild0Type, MVT::v8i16,
/*18003*/       OPC_RecordChild1, // #2 = $lane
/*18004*/       OPC_MoveChild, 1,
/*18006*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18009*/       OPC_MoveParent,
/*18010*/       OPC_MoveParent,
/*18011*/       OPC_MoveParent,
/*18012*/       OPC_RecordChild1, // #3 = $src1
/*18013*/       OPC_CheckType, MVT::v8i16,
/*18015*/       OPC_EmitConvertToTarget, 2,
/*18017*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*18020*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18029*/       OPC_EmitConvertToTarget, 2,
/*18031*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*18034*/       OPC_EmitInteger, MVT::i32, 14, 
/*18037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18053*/     /*Scope*/ 59, /*->18113*/
/*18054*/       OPC_MoveChild, 0,
/*18056*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18059*/       OPC_RecordChild0, // #0 = $src3
/*18060*/       OPC_CheckChild0Type, MVT::v8i16,
/*18062*/       OPC_RecordChild1, // #1 = $lane
/*18063*/       OPC_MoveChild, 1,
/*18065*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18068*/       OPC_MoveParent,
/*18069*/       OPC_MoveParent,
/*18070*/       OPC_RecordChild1, // #2 = $src2
/*18071*/       OPC_MoveParent,
/*18072*/       OPC_RecordChild1, // #3 = $src1
/*18073*/       OPC_CheckType, MVT::v8i16,
/*18075*/       OPC_EmitConvertToTarget, 1,
/*18077*/       OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*18080*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18089*/       OPC_EmitConvertToTarget, 1,
/*18091*/       OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*18094*/       OPC_EmitInteger, MVT::i32, 14, 
/*18097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18113*/     0, /*End of Scope*/
/*18114*/   /*Scope*/ 64, /*->18179*/
/*18115*/     OPC_RecordChild0, // #0 = $src1
/*18116*/     OPC_MoveChild, 1,
/*18118*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18121*/     OPC_MoveChild, 0,
/*18123*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18126*/     OPC_RecordChild0, // #1 = $src3
/*18127*/     OPC_CheckChild0Type, MVT::v4i32,
/*18129*/     OPC_RecordChild1, // #2 = $lane
/*18130*/     OPC_MoveChild, 1,
/*18132*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18135*/     OPC_MoveParent,
/*18136*/     OPC_MoveParent,
/*18137*/     OPC_RecordChild1, // #3 = $src2
/*18138*/     OPC_MoveParent,
/*18139*/     OPC_CheckType, MVT::v4i32,
/*18141*/     OPC_EmitConvertToTarget, 2,
/*18143*/     OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18146*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18155*/     OPC_EmitConvertToTarget, 2,
/*18157*/     OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18160*/     OPC_EmitInteger, MVT::i32, 14, 
/*18163*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18166*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
              // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
              // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18179*/   /*Scope*/ 127, /*->18307*/
/*18180*/     OPC_MoveChild, 0,
/*18182*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*18185*/     OPC_Scope, 59, /*->18246*/ // 2 children in Scope
/*18187*/       OPC_RecordChild0, // #0 = $src2
/*18188*/       OPC_MoveChild, 1,
/*18190*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18193*/       OPC_RecordChild0, // #1 = $src3
/*18194*/       OPC_CheckChild0Type, MVT::v4i32,
/*18196*/       OPC_RecordChild1, // #2 = $lane
/*18197*/       OPC_MoveChild, 1,
/*18199*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18202*/       OPC_MoveParent,
/*18203*/       OPC_MoveParent,
/*18204*/       OPC_MoveParent,
/*18205*/       OPC_RecordChild1, // #3 = $src1
/*18206*/       OPC_CheckType, MVT::v4i32,
/*18208*/       OPC_EmitConvertToTarget, 2,
/*18210*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18213*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*18222*/       OPC_EmitConvertToTarget, 2,
/*18224*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18227*/       OPC_EmitInteger, MVT::i32, 14, 
/*18230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18246*/     /*Scope*/ 59, /*->18306*/
/*18247*/       OPC_MoveChild, 0,
/*18249*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18252*/       OPC_RecordChild0, // #0 = $src3
/*18253*/       OPC_CheckChild0Type, MVT::v4i32,
/*18255*/       OPC_RecordChild1, // #1 = $lane
/*18256*/       OPC_MoveChild, 1,
/*18258*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18261*/       OPC_MoveParent,
/*18262*/       OPC_MoveParent,
/*18263*/       OPC_RecordChild1, // #2 = $src2
/*18264*/       OPC_MoveParent,
/*18265*/       OPC_RecordChild1, // #3 = $src1
/*18266*/       OPC_CheckType, MVT::v4i32,
/*18268*/       OPC_EmitConvertToTarget, 1,
/*18270*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*18273*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*18282*/       OPC_EmitConvertToTarget, 1,
/*18284*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*18287*/       OPC_EmitInteger, MVT::i32, 14, 
/*18290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18306*/     0, /*End of Scope*/
/*18307*/   /*Scope*/ 118|128,2/*374*/, /*->18683*/
/*18309*/     OPC_RecordChild0, // #0 = $src1
/*18310*/     OPC_MoveChild, 1,
/*18312*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*18315*/     OPC_MoveChild, 0,
/*18317*/     OPC_Scope, 52|128,1/*180*/, /*->18500*/ // 2 children in Scope
/*18320*/       OPC_CheckInteger, 4, 
/*18322*/       OPC_MoveParent,
/*18323*/       OPC_RecordChild1, // #1 = $Vn
/*18324*/       OPC_Scope, 28, /*->18354*/ // 6 children in Scope
/*18326*/         OPC_CheckChild1Type, MVT::v8i8,
/*18328*/         OPC_RecordChild2, // #2 = $Vm
/*18329*/         OPC_CheckChild2Type, MVT::v8i8,
/*18331*/         OPC_MoveParent,
/*18332*/         OPC_CheckType, MVT::v8i8,
/*18334*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18336*/         OPC_EmitInteger, MVT::i32, 14, 
/*18339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18354*/       /*Scope*/ 28, /*->18383*/
/*18355*/         OPC_CheckChild1Type, MVT::v4i16,
/*18357*/         OPC_RecordChild2, // #2 = $Vm
/*18358*/         OPC_CheckChild2Type, MVT::v4i16,
/*18360*/         OPC_MoveParent,
/*18361*/         OPC_CheckType, MVT::v4i16,
/*18363*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18365*/         OPC_EmitInteger, MVT::i32, 14, 
/*18368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18383*/       /*Scope*/ 28, /*->18412*/
/*18384*/         OPC_CheckChild1Type, MVT::v2i32,
/*18386*/         OPC_RecordChild2, // #2 = $Vm
/*18387*/         OPC_CheckChild2Type, MVT::v2i32,
/*18389*/         OPC_MoveParent,
/*18390*/         OPC_CheckType, MVT::v2i32,
/*18392*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18394*/         OPC_EmitInteger, MVT::i32, 14, 
/*18397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18412*/       /*Scope*/ 28, /*->18441*/
/*18413*/         OPC_CheckChild1Type, MVT::v16i8,
/*18415*/         OPC_RecordChild2, // #2 = $Vm
/*18416*/         OPC_CheckChild2Type, MVT::v16i8,
/*18418*/         OPC_MoveParent,
/*18419*/         OPC_CheckType, MVT::v16i8,
/*18421*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18423*/         OPC_EmitInteger, MVT::i32, 14, 
/*18426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18441*/       /*Scope*/ 28, /*->18470*/
/*18442*/         OPC_CheckChild1Type, MVT::v8i16,
/*18444*/         OPC_RecordChild2, // #2 = $Vm
/*18445*/         OPC_CheckChild2Type, MVT::v8i16,
/*18447*/         OPC_MoveParent,
/*18448*/         OPC_CheckType, MVT::v8i16,
/*18450*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18452*/         OPC_EmitInteger, MVT::i32, 14, 
/*18455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18470*/       /*Scope*/ 28, /*->18499*/
/*18471*/         OPC_CheckChild1Type, MVT::v4i32,
/*18473*/         OPC_RecordChild2, // #2 = $Vm
/*18474*/         OPC_CheckChild2Type, MVT::v4i32,
/*18476*/         OPC_MoveParent,
/*18477*/         OPC_CheckType, MVT::v4i32,
/*18479*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18481*/         OPC_EmitInteger, MVT::i32, 14, 
/*18484*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18487*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18499*/       0, /*End of Scope*/
/*18500*/     /*Scope*/ 52|128,1/*180*/, /*->18682*/
/*18502*/       OPC_CheckInteger, 5, 
/*18504*/       OPC_MoveParent,
/*18505*/       OPC_RecordChild1, // #1 = $Vn
/*18506*/       OPC_Scope, 28, /*->18536*/ // 6 children in Scope
/*18508*/         OPC_CheckChild1Type, MVT::v8i8,
/*18510*/         OPC_RecordChild2, // #2 = $Vm
/*18511*/         OPC_CheckChild2Type, MVT::v8i8,
/*18513*/         OPC_MoveParent,
/*18514*/         OPC_CheckType, MVT::v8i8,
/*18516*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18518*/         OPC_EmitInteger, MVT::i32, 14, 
/*18521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18536*/       /*Scope*/ 28, /*->18565*/
/*18537*/         OPC_CheckChild1Type, MVT::v4i16,
/*18539*/         OPC_RecordChild2, // #2 = $Vm
/*18540*/         OPC_CheckChild2Type, MVT::v4i16,
/*18542*/         OPC_MoveParent,
/*18543*/         OPC_CheckType, MVT::v4i16,
/*18545*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18547*/         OPC_EmitInteger, MVT::i32, 14, 
/*18550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18565*/       /*Scope*/ 28, /*->18594*/
/*18566*/         OPC_CheckChild1Type, MVT::v2i32,
/*18568*/         OPC_RecordChild2, // #2 = $Vm
/*18569*/         OPC_CheckChild2Type, MVT::v2i32,
/*18571*/         OPC_MoveParent,
/*18572*/         OPC_CheckType, MVT::v2i32,
/*18574*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18576*/         OPC_EmitInteger, MVT::i32, 14, 
/*18579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18594*/       /*Scope*/ 28, /*->18623*/
/*18595*/         OPC_CheckChild1Type, MVT::v16i8,
/*18597*/         OPC_RecordChild2, // #2 = $Vm
/*18598*/         OPC_CheckChild2Type, MVT::v16i8,
/*18600*/         OPC_MoveParent,
/*18601*/         OPC_CheckType, MVT::v16i8,
/*18603*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18605*/         OPC_EmitInteger, MVT::i32, 14, 
/*18608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18623*/       /*Scope*/ 28, /*->18652*/
/*18624*/         OPC_CheckChild1Type, MVT::v8i16,
/*18626*/         OPC_RecordChild2, // #2 = $Vm
/*18627*/         OPC_CheckChild2Type, MVT::v8i16,
/*18629*/         OPC_MoveParent,
/*18630*/         OPC_CheckType, MVT::v8i16,
/*18632*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18634*/         OPC_EmitInteger, MVT::i32, 14, 
/*18637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18652*/       /*Scope*/ 28, /*->18681*/
/*18653*/         OPC_CheckChild1Type, MVT::v4i32,
/*18655*/         OPC_RecordChild2, // #2 = $Vm
/*18656*/         OPC_CheckChild2Type, MVT::v4i32,
/*18658*/         OPC_MoveParent,
/*18659*/         OPC_CheckType, MVT::v4i32,
/*18661*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18663*/         OPC_EmitInteger, MVT::i32, 14, 
/*18666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18681*/       0, /*End of Scope*/
/*18682*/     0, /*End of Scope*/
/*18683*/   /*Scope*/ 1|128,3/*385*/, /*->19070*/
/*18685*/     OPC_MoveChild, 0,
/*18687*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*18690*/     OPC_MoveChild, 0,
/*18692*/     OPC_Scope, 58|128,1/*186*/, /*->18881*/ // 2 children in Scope
/*18695*/       OPC_CheckInteger, 4, 
/*18697*/       OPC_MoveParent,
/*18698*/       OPC_RecordChild1, // #0 = $Vn
/*18699*/       OPC_Scope, 29, /*->18730*/ // 6 children in Scope
/*18701*/         OPC_CheckChild1Type, MVT::v8i8,
/*18703*/         OPC_RecordChild2, // #1 = $Vm
/*18704*/         OPC_CheckChild2Type, MVT::v8i8,
/*18706*/         OPC_MoveParent,
/*18707*/         OPC_RecordChild1, // #2 = $src1
/*18708*/         OPC_CheckType, MVT::v8i8,
/*18710*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18712*/         OPC_EmitInteger, MVT::i32, 14, 
/*18715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18718*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18730*/       /*Scope*/ 29, /*->18760*/
/*18731*/         OPC_CheckChild1Type, MVT::v4i16,
/*18733*/         OPC_RecordChild2, // #1 = $Vm
/*18734*/         OPC_CheckChild2Type, MVT::v4i16,
/*18736*/         OPC_MoveParent,
/*18737*/         OPC_RecordChild1, // #2 = $src1
/*18738*/         OPC_CheckType, MVT::v4i16,
/*18740*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18742*/         OPC_EmitInteger, MVT::i32, 14, 
/*18745*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18748*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18760*/       /*Scope*/ 29, /*->18790*/
/*18761*/         OPC_CheckChild1Type, MVT::v2i32,
/*18763*/         OPC_RecordChild2, // #1 = $Vm
/*18764*/         OPC_CheckChild2Type, MVT::v2i32,
/*18766*/         OPC_MoveParent,
/*18767*/         OPC_RecordChild1, // #2 = $src1
/*18768*/         OPC_CheckType, MVT::v2i32,
/*18770*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18772*/         OPC_EmitInteger, MVT::i32, 14, 
/*18775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18790*/       /*Scope*/ 29, /*->18820*/
/*18791*/         OPC_CheckChild1Type, MVT::v16i8,
/*18793*/         OPC_RecordChild2, // #1 = $Vm
/*18794*/         OPC_CheckChild2Type, MVT::v16i8,
/*18796*/         OPC_MoveParent,
/*18797*/         OPC_RecordChild1, // #2 = $src1
/*18798*/         OPC_CheckType, MVT::v16i8,
/*18800*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18802*/         OPC_EmitInteger, MVT::i32, 14, 
/*18805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18820*/       /*Scope*/ 29, /*->18850*/
/*18821*/         OPC_CheckChild1Type, MVT::v8i16,
/*18823*/         OPC_RecordChild2, // #1 = $Vm
/*18824*/         OPC_CheckChild2Type, MVT::v8i16,
/*18826*/         OPC_MoveParent,
/*18827*/         OPC_RecordChild1, // #2 = $src1
/*18828*/         OPC_CheckType, MVT::v8i16,
/*18830*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18832*/         OPC_EmitInteger, MVT::i32, 14, 
/*18835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18850*/       /*Scope*/ 29, /*->18880*/
/*18851*/         OPC_CheckChild1Type, MVT::v4i32,
/*18853*/         OPC_RecordChild2, // #1 = $Vm
/*18854*/         OPC_CheckChild2Type, MVT::v4i32,
/*18856*/         OPC_MoveParent,
/*18857*/         OPC_RecordChild1, // #2 = $src1
/*18858*/         OPC_CheckType, MVT::v4i32,
/*18860*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18862*/         OPC_EmitInteger, MVT::i32, 14, 
/*18865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18880*/       0, /*End of Scope*/
/*18881*/     /*Scope*/ 58|128,1/*186*/, /*->19069*/
/*18883*/       OPC_CheckInteger, 5, 
/*18885*/       OPC_MoveParent,
/*18886*/       OPC_RecordChild1, // #0 = $Vn
/*18887*/       OPC_Scope, 29, /*->18918*/ // 6 children in Scope
/*18889*/         OPC_CheckChild1Type, MVT::v8i8,
/*18891*/         OPC_RecordChild2, // #1 = $Vm
/*18892*/         OPC_CheckChild2Type, MVT::v8i8,
/*18894*/         OPC_MoveParent,
/*18895*/         OPC_RecordChild1, // #2 = $src1
/*18896*/         OPC_CheckType, MVT::v8i8,
/*18898*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18900*/         OPC_EmitInteger, MVT::i32, 14, 
/*18903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                  // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18918*/       /*Scope*/ 29, /*->18948*/
/*18919*/         OPC_CheckChild1Type, MVT::v4i16,
/*18921*/         OPC_RecordChild2, // #1 = $Vm
/*18922*/         OPC_CheckChild2Type, MVT::v4i16,
/*18924*/         OPC_MoveParent,
/*18925*/         OPC_RecordChild1, // #2 = $src1
/*18926*/         OPC_CheckType, MVT::v4i16,
/*18928*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18930*/         OPC_EmitInteger, MVT::i32, 14, 
/*18933*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18936*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                  // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18948*/       /*Scope*/ 29, /*->18978*/
/*18949*/         OPC_CheckChild1Type, MVT::v2i32,
/*18951*/         OPC_RecordChild2, // #1 = $Vm
/*18952*/         OPC_CheckChild2Type, MVT::v2i32,
/*18954*/         OPC_MoveParent,
/*18955*/         OPC_RecordChild1, // #2 = $src1
/*18956*/         OPC_CheckType, MVT::v2i32,
/*18958*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18960*/         OPC_EmitInteger, MVT::i32, 14, 
/*18963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                  // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18978*/       /*Scope*/ 29, /*->19008*/
/*18979*/         OPC_CheckChild1Type, MVT::v16i8,
/*18981*/         OPC_RecordChild2, // #1 = $Vm
/*18982*/         OPC_CheckChild2Type, MVT::v16i8,
/*18984*/         OPC_MoveParent,
/*18985*/         OPC_RecordChild1, // #2 = $src1
/*18986*/         OPC_CheckType, MVT::v16i8,
/*18988*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*18990*/         OPC_EmitInteger, MVT::i32, 14, 
/*18993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                  // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*19008*/       /*Scope*/ 29, /*->19038*/
/*19009*/         OPC_CheckChild1Type, MVT::v8i16,
/*19011*/         OPC_RecordChild2, // #1 = $Vm
/*19012*/         OPC_CheckChild2Type, MVT::v8i16,
/*19014*/         OPC_MoveParent,
/*19015*/         OPC_RecordChild1, // #2 = $src1
/*19016*/         OPC_CheckType, MVT::v8i16,
/*19018*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19020*/         OPC_EmitInteger, MVT::i32, 14, 
/*19023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                  // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*19038*/       /*Scope*/ 29, /*->19068*/
/*19039*/         OPC_CheckChild1Type, MVT::v4i32,
/*19041*/         OPC_RecordChild2, // #1 = $Vm
/*19042*/         OPC_CheckChild2Type, MVT::v4i32,
/*19044*/         OPC_MoveParent,
/*19045*/         OPC_RecordChild1, // #2 = $src1
/*19046*/         OPC_CheckType, MVT::v4i32,
/*19048*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*19050*/         OPC_EmitInteger, MVT::i32, 14, 
/*19053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                  // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*19068*/       0, /*End of Scope*/
/*19069*/     0, /*End of Scope*/
/*19070*/   /*Scope*/ 84, /*->19155*/
/*19071*/     OPC_RecordChild0, // #0 = $acc
/*19072*/     OPC_Scope, 40, /*->19114*/ // 2 children in Scope
/*19074*/       OPC_MoveChild, 1,
/*19076*/       OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19079*/       OPC_RecordChild0, // #1 = $a
/*19080*/       OPC_MoveChild, 0,
/*19082*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19084*/       OPC_MoveParent,
/*19085*/       OPC_RecordChild1, // #2 = $b
/*19086*/       OPC_MoveChild, 1,
/*19088*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19090*/       OPC_MoveParent,
/*19091*/       OPC_MoveParent,
/*19092*/       OPC_CheckType, MVT::i32,
/*19094*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19096*/       OPC_EmitInteger, MVT::i32, 14, 
/*19099*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19102*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19114*/     /*Scope*/ 39, /*->19154*/
/*19115*/       OPC_RecordChild1, // #1 = $imm
/*19116*/       OPC_MoveChild, 1,
/*19118*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19121*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*19123*/       OPC_MoveParent,
/*19124*/       OPC_CheckType, MVT::i32,
/*19126*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19128*/       OPC_EmitConvertToTarget, 1,
/*19130*/       OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*19133*/       OPC_EmitInteger, MVT::i32, 14, 
/*19136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*19154*/     0, /*End of Scope*/
/*19155*/   /*Scope*/ 41, /*->19197*/
/*19156*/     OPC_MoveChild, 0,
/*19158*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*19161*/     OPC_RecordChild0, // #0 = $a
/*19162*/     OPC_MoveChild, 0,
/*19164*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19166*/     OPC_MoveParent,
/*19167*/     OPC_RecordChild1, // #1 = $b
/*19168*/     OPC_MoveChild, 1,
/*19170*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*19172*/     OPC_MoveParent,
/*19173*/     OPC_MoveParent,
/*19174*/     OPC_RecordChild1, // #2 = $acc
/*19175*/     OPC_CheckType, MVT::i32,
/*19177*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*19179*/     OPC_EmitInteger, MVT::i32, 14, 
/*19182*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19185*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
              // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*19197*/   /*Scope*/ 5|128,3/*389*/, /*->19588*/
/*19199*/     OPC_RecordChild0, // #0 = $Rn
/*19200*/     OPC_Scope, 69|128,2/*325*/, /*->19528*/ // 2 children in Scope
/*19203*/       OPC_RecordChild1, // #1 = $imm
/*19204*/       OPC_MoveChild, 1,
/*19206*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19209*/       OPC_Scope, 30, /*->19241*/ // 10 children in Scope
/*19211*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*19213*/         OPC_MoveParent,
/*19214*/         OPC_CheckType, MVT::i32,
/*19216*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19218*/         OPC_EmitConvertToTarget, 1,
/*19220*/         OPC_EmitInteger, MVT::i32, 14, 
/*19223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19241*/       /*Scope*/ 33, /*->19275*/
/*19242*/         OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*19244*/         OPC_MoveParent,
/*19245*/         OPC_CheckType, MVT::i32,
/*19247*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*19249*/         OPC_EmitConvertToTarget, 1,
/*19251*/         OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*19254*/         OPC_EmitInteger, MVT::i32, 14, 
/*19257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*19275*/       /*Scope*/ 30, /*->19306*/
/*19276*/         OPC_CheckPredicate, 13, // Predicate_imm0_7
/*19278*/         OPC_MoveParent,
/*19279*/         OPC_CheckType, MVT::i32,
/*19281*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19283*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19286*/         OPC_EmitConvertToTarget, 1,
/*19288*/         OPC_EmitInteger, MVT::i32, 14, 
/*19291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*19306*/       /*Scope*/ 30, /*->19337*/
/*19307*/         OPC_CheckPredicate, 14, // Predicate_imm8_255
/*19309*/         OPC_MoveParent,
/*19310*/         OPC_CheckType, MVT::i32,
/*19312*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19314*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19317*/         OPC_EmitConvertToTarget, 1,
/*19319*/         OPC_EmitInteger, MVT::i32, 14, 
/*19322*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*19337*/       /*Scope*/ 33, /*->19371*/
/*19338*/         OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*19340*/         OPC_MoveParent,
/*19341*/         OPC_CheckType, MVT::i32,
/*19343*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19345*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19348*/         OPC_EmitConvertToTarget, 1,
/*19350*/         OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*19353*/         OPC_EmitInteger, MVT::i32, 14, 
/*19356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*19371*/       /*Scope*/ 33, /*->19405*/
/*19372*/         OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*19374*/         OPC_MoveParent,
/*19375*/         OPC_CheckType, MVT::i32,
/*19377*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19379*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19382*/         OPC_EmitConvertToTarget, 1,
/*19384*/         OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*19387*/         OPC_EmitInteger, MVT::i32, 14, 
/*19390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*19405*/       /*Scope*/ 30, /*->19436*/
/*19406*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*19408*/         OPC_MoveParent,
/*19409*/         OPC_CheckType, MVT::i32,
/*19411*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19413*/         OPC_EmitConvertToTarget, 1,
/*19415*/         OPC_EmitInteger, MVT::i32, 14, 
/*19418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19421*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19424*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19436*/       /*Scope*/ 26, /*->19463*/
/*19437*/         OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*19439*/         OPC_MoveParent,
/*19440*/         OPC_CheckType, MVT::i32,
/*19442*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19444*/         OPC_EmitConvertToTarget, 1,
/*19446*/         OPC_EmitInteger, MVT::i32, 14, 
/*19449*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19452*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19463*/       /*Scope*/ 33, /*->19497*/
/*19464*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*19466*/         OPC_MoveParent,
/*19467*/         OPC_CheckType, MVT::i32,
/*19469*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19471*/         OPC_EmitConvertToTarget, 1,
/*19473*/         OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*19476*/         OPC_EmitInteger, MVT::i32, 14, 
/*19479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*19497*/       /*Scope*/ 29, /*->19527*/
/*19498*/         OPC_CheckPredicate, 19, // Predicate_imm0_4095_neg
/*19500*/         OPC_MoveParent,
/*19501*/         OPC_CheckType, MVT::i32,
/*19503*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19505*/         OPC_EmitConvertToTarget, 1,
/*19507*/         OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*19510*/         OPC_EmitInteger, MVT::i32, 14, 
/*19513*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19516*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*19527*/       0, /*End of Scope*/
/*19528*/     /*Scope*/ 58, /*->19587*/
/*19529*/       OPC_MoveChild, 1,
/*19531*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19534*/       OPC_RecordChild0, // #1 = $Rm
/*19535*/       OPC_MoveChild, 1,
/*19537*/       OPC_Scope, 23, /*->19562*/ // 2 children in Scope
/*19539*/         OPC_CheckValueType, MVT::i8,
/*19541*/         OPC_MoveParent,
/*19542*/         OPC_MoveParent,
/*19543*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19545*/         OPC_EmitInteger, MVT::i32, 14, 
/*19548*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19551*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19562*/       /*Scope*/ 23, /*->19586*/
/*19563*/         OPC_CheckValueType, MVT::i16,
/*19565*/         OPC_MoveParent,
/*19566*/         OPC_MoveParent,
/*19567*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19569*/         OPC_EmitInteger, MVT::i32, 14, 
/*19572*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19586*/       0, /*End of Scope*/
/*19587*/     0, /*End of Scope*/
/*19588*/   /*Scope*/ 94, /*->19683*/
/*19589*/     OPC_MoveChild, 0,
/*19591*/     OPC_SwitchOpcode /*2 cases */, 58,  TARGET_VAL(ISD::MUL),// ->19653
/*19595*/       OPC_RecordChild0, // #0 = $Rn
/*19596*/       OPC_RecordChild1, // #1 = $Rm
/*19597*/       OPC_MoveParent,
/*19598*/       OPC_RecordChild1, // #2 = $Ra
/*19599*/       OPC_CheckType, MVT::i32,
/*19601*/       OPC_Scope, 24, /*->19627*/ // 2 children in Scope
/*19603*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*19605*/         OPC_EmitInteger, MVT::i32, 14, 
/*19608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19611*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19614*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19627*/       /*Scope*/ 24, /*->19652*/
/*19628*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19630*/         OPC_EmitInteger, MVT::i32, 14, 
/*19633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                  // Src: (add:i32 (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19652*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->19682
/*19656*/       OPC_RecordChild0, // #0 = $Rn
/*19657*/       OPC_RecordChild1, // #1 = $Rm
/*19658*/       OPC_MoveParent,
/*19659*/       OPC_RecordChild1, // #2 = $Ra
/*19660*/       OPC_CheckType, MVT::i32,
/*19662*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19664*/       OPC_EmitInteger, MVT::i32, 14, 
/*19667*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19670*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*19683*/   /*Scope*/ 59, /*->19743*/
/*19684*/     OPC_RecordChild0, // #0 = $Rn
/*19685*/     OPC_MoveChild, 1,
/*19687*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19690*/     OPC_RecordChild0, // #1 = $Rm
/*19691*/     OPC_MoveChild, 1,
/*19693*/     OPC_Scope, 23, /*->19718*/ // 2 children in Scope
/*19695*/       OPC_CheckValueType, MVT::i8,
/*19697*/       OPC_MoveParent,
/*19698*/       OPC_MoveParent,
/*19699*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*19701*/       OPC_EmitInteger, MVT::i32, 14, 
/*19704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19718*/     /*Scope*/ 23, /*->19742*/
/*19719*/       OPC_CheckValueType, MVT::i16,
/*19721*/       OPC_MoveParent,
/*19722*/       OPC_MoveParent,
/*19723*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*19725*/       OPC_EmitInteger, MVT::i32, 14, 
/*19728*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19731*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19742*/     0, /*End of Scope*/
/*19743*/   /*Scope*/ 120, /*->19864*/
/*19744*/     OPC_MoveChild, 0,
/*19746*/     OPC_SwitchOpcode /*3 cases */, 26,  TARGET_VAL(ISD::MUL),// ->19776
/*19750*/       OPC_RecordChild0, // #0 = $Rn
/*19751*/       OPC_RecordChild1, // #1 = $Rm
/*19752*/       OPC_MoveParent,
/*19753*/       OPC_RecordChild1, // #2 = $Ra
/*19754*/       OPC_CheckType, MVT::i32,
/*19756*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19758*/       OPC_EmitInteger, MVT::i32, 14, 
/*19761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19764*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 26,  TARGET_VAL(ISD::MULHS),// ->19805
/*19779*/       OPC_RecordChild0, // #0 = $Rm
/*19780*/       OPC_RecordChild1, // #1 = $Rn
/*19781*/       OPC_MoveParent,
/*19782*/       OPC_RecordChild1, // #2 = $Ra
/*19783*/       OPC_CheckType, MVT::i32,
/*19785*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*19787*/       OPC_EmitInteger, MVT::i32, 14, 
/*19790*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19793*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
              /*SwitchOpcode*/ 55,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->19863
/*19808*/       OPC_RecordChild0, // #0 = $Rm
/*19809*/       OPC_MoveChild, 1,
/*19811*/       OPC_Scope, 24, /*->19837*/ // 2 children in Scope
/*19813*/         OPC_CheckValueType, MVT::i8,
/*19815*/         OPC_MoveParent,
/*19816*/         OPC_MoveParent,
/*19817*/         OPC_RecordChild1, // #1 = $Rn
/*19818*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19820*/         OPC_EmitInteger, MVT::i32, 14, 
/*19823*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19826*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTABrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTABrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19837*/       /*Scope*/ 24, /*->19862*/
/*19838*/         OPC_CheckValueType, MVT::i16,
/*19840*/         OPC_MoveParent,
/*19841*/         OPC_MoveParent,
/*19842*/         OPC_RecordChild1, // #1 = $Rn
/*19843*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19845*/         OPC_EmitInteger, MVT::i32, 14, 
/*19848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAHrr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                  // Dst: (SXTAHrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19862*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*19864*/   /*Scope*/ 93, /*->19958*/
/*19865*/     OPC_RecordChild0, // #0 = $Ra
/*19866*/     OPC_MoveChild, 1,
/*19868*/     OPC_SwitchOpcode /*2 cases */, 57,  TARGET_VAL(ISD::MUL),// ->19929
/*19872*/       OPC_RecordChild0, // #1 = $Rn
/*19873*/       OPC_RecordChild1, // #2 = $Rm
/*19874*/       OPC_MoveParent,
/*19875*/       OPC_CheckType, MVT::i32,
/*19877*/       OPC_Scope, 24, /*->19903*/ // 2 children in Scope
/*19879*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*19881*/         OPC_EmitInteger, MVT::i32, 14, 
/*19884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLAv5:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19903*/       /*Scope*/ 24, /*->19928*/
/*19904*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19906*/         OPC_EmitInteger, MVT::i32, 14, 
/*19909*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19915*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                  // Dst: (MLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*19928*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->19957
/*19932*/       OPC_RecordChild0, // #1 = $Rn
/*19933*/       OPC_RecordChild1, // #2 = $Rm
/*19934*/       OPC_MoveParent,
/*19935*/       OPC_CheckType, MVT::i32,
/*19937*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*19939*/       OPC_EmitInteger, MVT::i32, 14, 
/*19942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
              0, // EndSwitchOpcode
/*19958*/   /*Scope*/ 60, /*->20019*/
/*19959*/     OPC_MoveChild, 0,
/*19961*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*19964*/     OPC_RecordChild0, // #0 = $Rm
/*19965*/     OPC_MoveChild, 1,
/*19967*/     OPC_Scope, 24, /*->19993*/ // 2 children in Scope
/*19969*/       OPC_CheckValueType, MVT::i8,
/*19971*/       OPC_MoveParent,
/*19972*/       OPC_MoveParent,
/*19973*/       OPC_RecordChild1, // #1 = $Rn
/*19974*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*19976*/       OPC_EmitInteger, MVT::i32, 14, 
/*19979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTABrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTABrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*19993*/     /*Scope*/ 24, /*->20018*/
/*19994*/       OPC_CheckValueType, MVT::i16,
/*19996*/       OPC_MoveParent,
/*19997*/       OPC_MoveParent,
/*19998*/       OPC_RecordChild1, // #1 = $Rn
/*19999*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*20001*/       OPC_EmitInteger, MVT::i32, 14, 
/*20004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAHrr), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                // Dst: (t2SXTAHrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20018*/     0, /*End of Scope*/
/*20019*/   /*Scope*/ 30|128,1/*158*/, /*->20179*/
/*20021*/     OPC_RecordChild0, // #0 = $Ra
/*20022*/     OPC_Scope, 60, /*->20084*/ // 2 children in Scope
/*20024*/       OPC_MoveChild, 1,
/*20026*/       OPC_SwitchOpcode /*2 cases */, 25,  TARGET_VAL(ISD::MUL),// ->20055
/*20030*/         OPC_RecordChild0, // #1 = $Rn
/*20031*/         OPC_RecordChild1, // #2 = $Rm
/*20032*/         OPC_MoveParent,
/*20033*/         OPC_CheckType, MVT::i32,
/*20035*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20037*/         OPC_EmitInteger, MVT::i32, 14, 
/*20040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::MULHS),// ->20083
/*20058*/         OPC_RecordChild0, // #1 = $Rm
/*20059*/         OPC_RecordChild1, // #2 = $Rn
/*20060*/         OPC_MoveParent,
/*20061*/         OPC_CheckType, MVT::i32,
/*20063*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20065*/         OPC_EmitInteger, MVT::i32, 14, 
/*20068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
                0, // EndSwitchOpcode
/*20084*/     /*Scope*/ 93, /*->20178*/
/*20085*/       OPC_RecordChild1, // #1 = $Rm
/*20086*/       OPC_CheckType, MVT::i32,
/*20088*/       OPC_Scope, 23, /*->20113*/ // 3 children in Scope
/*20090*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*20092*/         OPC_EmitInteger, MVT::i32, 14, 
/*20095*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20113*/       /*Scope*/ 23, /*->20137*/
/*20114*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20116*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20119*/         OPC_EmitInteger, MVT::i32, 14, 
/*20122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20137*/       /*Scope*/ 39, /*->20177*/
/*20138*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*20140*/         OPC_EmitInteger, MVT::i32, 14, 
/*20143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20149*/         OPC_Scope, 12, /*->20163*/ // 2 children in Scope
/*20151*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*20163*/         /*Scope*/ 12, /*->20176*/
/*20164*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*20176*/         0, /*End of Scope*/
/*20177*/       0, /*End of Scope*/
/*20178*/     0, /*End of Scope*/
/*20179*/   /*Scope*/ 92|128,1/*220*/, /*->20401*/
/*20181*/     OPC_MoveChild, 0,
/*20183*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->20292
/*20187*/       OPC_RecordChild0, // #0 = $Vn
/*20188*/       OPC_Scope, 33, /*->20223*/ // 3 children in Scope
/*20190*/         OPC_CheckChild0Type, MVT::v8i8,
/*20192*/         OPC_MoveParent,
/*20193*/         OPC_MoveChild, 1,
/*20195*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20198*/         OPC_RecordChild0, // #1 = $Vm
/*20199*/         OPC_CheckChild0Type, MVT::v8i8,
/*20201*/         OPC_MoveParent,
/*20202*/         OPC_CheckType, MVT::v8i16,
/*20204*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20206*/         OPC_EmitInteger, MVT::i32, 14, 
/*20209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*20223*/       /*Scope*/ 33, /*->20257*/
/*20224*/         OPC_CheckChild0Type, MVT::v4i16,
/*20226*/         OPC_MoveParent,
/*20227*/         OPC_MoveChild, 1,
/*20229*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20232*/         OPC_RecordChild0, // #1 = $Vm
/*20233*/         OPC_CheckChild0Type, MVT::v4i16,
/*20235*/         OPC_MoveParent,
/*20236*/         OPC_CheckType, MVT::v4i32,
/*20238*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20240*/         OPC_EmitInteger, MVT::i32, 14, 
/*20243*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20246*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*20257*/       /*Scope*/ 33, /*->20291*/
/*20258*/         OPC_CheckChild0Type, MVT::v2i32,
/*20260*/         OPC_MoveParent,
/*20261*/         OPC_MoveChild, 1,
/*20263*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*20266*/         OPC_RecordChild0, // #1 = $Vm
/*20267*/         OPC_CheckChild0Type, MVT::v2i32,
/*20269*/         OPC_MoveParent,
/*20270*/         OPC_CheckType, MVT::v2i64,
/*20272*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20274*/         OPC_EmitInteger, MVT::i32, 14, 
/*20277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20291*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->20400
/*20295*/       OPC_RecordChild0, // #0 = $Vn
/*20296*/       OPC_Scope, 33, /*->20331*/ // 3 children in Scope
/*20298*/         OPC_CheckChild0Type, MVT::v8i8,
/*20300*/         OPC_MoveParent,
/*20301*/         OPC_MoveChild, 1,
/*20303*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20306*/         OPC_RecordChild0, // #1 = $Vm
/*20307*/         OPC_CheckChild0Type, MVT::v8i8,
/*20309*/         OPC_MoveParent,
/*20310*/         OPC_CheckType, MVT::v8i16,
/*20312*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20314*/         OPC_EmitInteger, MVT::i32, 14, 
/*20317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*20331*/       /*Scope*/ 33, /*->20365*/
/*20332*/         OPC_CheckChild0Type, MVT::v4i16,
/*20334*/         OPC_MoveParent,
/*20335*/         OPC_MoveChild, 1,
/*20337*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20340*/         OPC_RecordChild0, // #1 = $Vm
/*20341*/         OPC_CheckChild0Type, MVT::v4i16,
/*20343*/         OPC_MoveParent,
/*20344*/         OPC_CheckType, MVT::v4i32,
/*20346*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20348*/         OPC_EmitInteger, MVT::i32, 14, 
/*20351*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20354*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*20365*/       /*Scope*/ 33, /*->20399*/
/*20366*/         OPC_CheckChild0Type, MVT::v2i32,
/*20368*/         OPC_MoveParent,
/*20369*/         OPC_MoveChild, 1,
/*20371*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*20374*/         OPC_RecordChild0, // #1 = $Vm
/*20375*/         OPC_CheckChild0Type, MVT::v2i32,
/*20377*/         OPC_MoveParent,
/*20378*/         OPC_CheckType, MVT::v2i64,
/*20380*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20382*/         OPC_EmitInteger, MVT::i32, 14, 
/*20385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20399*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*20401*/   /*Scope*/ 65|128,6/*833*/, /*->21236*/
/*20403*/     OPC_RecordChild0, // #0 = $src1
/*20404*/     OPC_MoveChild, 1,
/*20406*/     OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRs),// ->20614
/*20411*/       OPC_RecordChild0, // #1 = $Vm
/*20412*/       OPC_RecordChild1, // #2 = $SIMM
/*20413*/       OPC_MoveChild, 1,
/*20415*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20418*/       OPC_MoveParent,
/*20419*/       OPC_MoveParent,
/*20420*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20445
/*20423*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20425*/         OPC_EmitConvertToTarget, 2,
/*20427*/         OPC_EmitInteger, MVT::i32, 14, 
/*20430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20469
/*20447*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20449*/         OPC_EmitConvertToTarget, 2,
/*20451*/         OPC_EmitInteger, MVT::i32, 14, 
/*20454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20493
/*20471*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20473*/         OPC_EmitConvertToTarget, 2,
/*20475*/         OPC_EmitInteger, MVT::i32, 14, 
/*20478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20517
/*20495*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20497*/         OPC_EmitConvertToTarget, 2,
/*20499*/         OPC_EmitInteger, MVT::i32, 14, 
/*20502*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20541
/*20519*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20521*/         OPC_EmitConvertToTarget, 2,
/*20523*/         OPC_EmitInteger, MVT::i32, 14, 
/*20526*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20529*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20565
/*20543*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20545*/         OPC_EmitConvertToTarget, 2,
/*20547*/         OPC_EmitInteger, MVT::i32, 14, 
/*20550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20589
/*20567*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20569*/         OPC_EmitConvertToTarget, 2,
/*20571*/         OPC_EmitInteger, MVT::i32, 14, 
/*20574*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20577*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20613
/*20591*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20593*/         OPC_EmitConvertToTarget, 2,
/*20595*/         OPC_EmitInteger, MVT::i32, 14, 
/*20598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSHRu),// ->20821
/*20618*/       OPC_RecordChild0, // #1 = $Vm
/*20619*/       OPC_RecordChild1, // #2 = $SIMM
/*20620*/       OPC_MoveChild, 1,
/*20622*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20625*/       OPC_MoveParent,
/*20626*/       OPC_MoveParent,
/*20627*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20652
/*20630*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20632*/         OPC_EmitConvertToTarget, 2,
/*20634*/         OPC_EmitInteger, MVT::i32, 14, 
/*20637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20676
/*20654*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20656*/         OPC_EmitConvertToTarget, 2,
/*20658*/         OPC_EmitInteger, MVT::i32, 14, 
/*20661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20700
/*20678*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20680*/         OPC_EmitConvertToTarget, 2,
/*20682*/         OPC_EmitInteger, MVT::i32, 14, 
/*20685*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20724
/*20702*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20704*/         OPC_EmitConvertToTarget, 2,
/*20706*/         OPC_EmitInteger, MVT::i32, 14, 
/*20709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20748
/*20726*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20728*/         OPC_EmitConvertToTarget, 2,
/*20730*/         OPC_EmitInteger, MVT::i32, 14, 
/*20733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20772
/*20750*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20752*/         OPC_EmitConvertToTarget, 2,
/*20754*/         OPC_EmitInteger, MVT::i32, 14, 
/*20757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->20796
/*20774*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20776*/         OPC_EmitConvertToTarget, 2,
/*20778*/         OPC_EmitInteger, MVT::i32, 14, 
/*20781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->20820
/*20798*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20800*/         OPC_EmitConvertToTarget, 2,
/*20802*/         OPC_EmitInteger, MVT::i32, 14, 
/*20805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRs),// ->21028
/*20825*/       OPC_RecordChild0, // #1 = $Vm
/*20826*/       OPC_RecordChild1, // #2 = $SIMM
/*20827*/       OPC_MoveChild, 1,
/*20829*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20832*/       OPC_MoveParent,
/*20833*/       OPC_MoveParent,
/*20834*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->20859
/*20837*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20839*/         OPC_EmitConvertToTarget, 2,
/*20841*/         OPC_EmitInteger, MVT::i32, 14, 
/*20844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->20883
/*20861*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20863*/         OPC_EmitConvertToTarget, 2,
/*20865*/         OPC_EmitInteger, MVT::i32, 14, 
/*20868*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20871*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->20907
/*20885*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20887*/         OPC_EmitConvertToTarget, 2,
/*20889*/         OPC_EmitInteger, MVT::i32, 14, 
/*20892*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20895*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->20931
/*20909*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20911*/         OPC_EmitConvertToTarget, 2,
/*20913*/         OPC_EmitInteger, MVT::i32, 14, 
/*20916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->20955
/*20933*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20935*/         OPC_EmitConvertToTarget, 2,
/*20937*/         OPC_EmitInteger, MVT::i32, 14, 
/*20940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->20979
/*20957*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20959*/         OPC_EmitConvertToTarget, 2,
/*20961*/         OPC_EmitInteger, MVT::i32, 14, 
/*20964*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20967*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21003
/*20981*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*20983*/         OPC_EmitConvertToTarget, 2,
/*20985*/         OPC_EmitInteger, MVT::i32, 14, 
/*20988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21027
/*21005*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21007*/         OPC_EmitConvertToTarget, 2,
/*21009*/         OPC_EmitInteger, MVT::i32, 14, 
/*21012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VRSHRu),// ->21235
/*21032*/       OPC_RecordChild0, // #1 = $Vm
/*21033*/       OPC_RecordChild1, // #2 = $SIMM
/*21034*/       OPC_MoveChild, 1,
/*21036*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21039*/       OPC_MoveParent,
/*21040*/       OPC_MoveParent,
/*21041*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21066
/*21044*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21046*/         OPC_EmitConvertToTarget, 2,
/*21048*/         OPC_EmitInteger, MVT::i32, 14, 
/*21051*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21054*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21090
/*21068*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21070*/         OPC_EmitConvertToTarget, 2,
/*21072*/         OPC_EmitInteger, MVT::i32, 14, 
/*21075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21114
/*21092*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21094*/         OPC_EmitConvertToTarget, 2,
/*21096*/         OPC_EmitInteger, MVT::i32, 14, 
/*21099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21138
/*21116*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21118*/         OPC_EmitConvertToTarget, 2,
/*21120*/         OPC_EmitInteger, MVT::i32, 14, 
/*21123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21126*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21162
/*21140*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21142*/         OPC_EmitConvertToTarget, 2,
/*21144*/         OPC_EmitInteger, MVT::i32, 14, 
/*21147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21186
/*21164*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21166*/         OPC_EmitConvertToTarget, 2,
/*21168*/         OPC_EmitInteger, MVT::i32, 14, 
/*21171*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21174*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21210
/*21188*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21190*/         OPC_EmitConvertToTarget, 2,
/*21192*/         OPC_EmitInteger, MVT::i32, 14, 
/*21195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21198*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21234
/*21212*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21214*/         OPC_EmitConvertToTarget, 2,
/*21216*/         OPC_EmitInteger, MVT::i32, 14, 
/*21219*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21222*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*21236*/   /*Scope*/ 68|128,6/*836*/, /*->22074*/
/*21238*/     OPC_MoveChild, 0,
/*21240*/     OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRs),// ->21449
/*21245*/       OPC_RecordChild0, // #0 = $Vm
/*21246*/       OPC_RecordChild1, // #1 = $SIMM
/*21247*/       OPC_MoveChild, 1,
/*21249*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21252*/       OPC_MoveParent,
/*21253*/       OPC_MoveParent,
/*21254*/       OPC_RecordChild1, // #2 = $src1
/*21255*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21280
/*21258*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21260*/         OPC_EmitConvertToTarget, 1,
/*21262*/         OPC_EmitInteger, MVT::i32, 14, 
/*21265*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21268*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21304
/*21282*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21284*/         OPC_EmitConvertToTarget, 1,
/*21286*/         OPC_EmitInteger, MVT::i32, 14, 
/*21289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21328
/*21306*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21308*/         OPC_EmitConvertToTarget, 1,
/*21310*/         OPC_EmitInteger, MVT::i32, 14, 
/*21313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21352
/*21330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21332*/         OPC_EmitConvertToTarget, 1,
/*21334*/         OPC_EmitInteger, MVT::i32, 14, 
/*21337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21376
/*21354*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21356*/         OPC_EmitConvertToTarget, 1,
/*21358*/         OPC_EmitInteger, MVT::i32, 14, 
/*21361*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21364*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21400
/*21378*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21380*/         OPC_EmitConvertToTarget, 1,
/*21382*/         OPC_EmitInteger, MVT::i32, 14, 
/*21385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21424
/*21402*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21404*/         OPC_EmitConvertToTarget, 1,
/*21406*/         OPC_EmitInteger, MVT::i32, 14, 
/*21409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21448
/*21426*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21428*/         OPC_EmitConvertToTarget, 1,
/*21430*/         OPC_EmitInteger, MVT::i32, 14, 
/*21433*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21436*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VSHRu),// ->21657
/*21453*/       OPC_RecordChild0, // #0 = $Vm
/*21454*/       OPC_RecordChild1, // #1 = $SIMM
/*21455*/       OPC_MoveChild, 1,
/*21457*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21460*/       OPC_MoveParent,
/*21461*/       OPC_MoveParent,
/*21462*/       OPC_RecordChild1, // #2 = $src1
/*21463*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21488
/*21466*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21468*/         OPC_EmitConvertToTarget, 1,
/*21470*/         OPC_EmitInteger, MVT::i32, 14, 
/*21473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21512
/*21490*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21492*/         OPC_EmitConvertToTarget, 1,
/*21494*/         OPC_EmitInteger, MVT::i32, 14, 
/*21497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21536
/*21514*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21516*/         OPC_EmitConvertToTarget, 1,
/*21518*/         OPC_EmitInteger, MVT::i32, 14, 
/*21521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21560
/*21538*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21540*/         OPC_EmitConvertToTarget, 1,
/*21542*/         OPC_EmitInteger, MVT::i32, 14, 
/*21545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21584
/*21562*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21564*/         OPC_EmitConvertToTarget, 1,
/*21566*/         OPC_EmitInteger, MVT::i32, 14, 
/*21569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21608
/*21586*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21588*/         OPC_EmitConvertToTarget, 1,
/*21590*/         OPC_EmitInteger, MVT::i32, 14, 
/*21593*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21596*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21632
/*21610*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21612*/         OPC_EmitConvertToTarget, 1,
/*21614*/         OPC_EmitInteger, MVT::i32, 14, 
/*21617*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21620*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21656
/*21634*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21636*/         OPC_EmitConvertToTarget, 1,
/*21638*/         OPC_EmitInteger, MVT::i32, 14, 
/*21641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21644*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRs),// ->21865
/*21661*/       OPC_RecordChild0, // #0 = $Vm
/*21662*/       OPC_RecordChild1, // #1 = $SIMM
/*21663*/       OPC_MoveChild, 1,
/*21665*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21668*/       OPC_MoveParent,
/*21669*/       OPC_MoveParent,
/*21670*/       OPC_RecordChild1, // #2 = $src1
/*21671*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21696
/*21674*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21676*/         OPC_EmitConvertToTarget, 1,
/*21678*/         OPC_EmitInteger, MVT::i32, 14, 
/*21681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21720
/*21698*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21700*/         OPC_EmitConvertToTarget, 1,
/*21702*/         OPC_EmitInteger, MVT::i32, 14, 
/*21705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21744
/*21722*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21724*/         OPC_EmitConvertToTarget, 1,
/*21726*/         OPC_EmitInteger, MVT::i32, 14, 
/*21729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21732*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21768
/*21746*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21748*/         OPC_EmitConvertToTarget, 1,
/*21750*/         OPC_EmitInteger, MVT::i32, 14, 
/*21753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->21792
/*21770*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21772*/         OPC_EmitConvertToTarget, 1,
/*21774*/         OPC_EmitInteger, MVT::i32, 14, 
/*21777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->21816
/*21794*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21796*/         OPC_EmitConvertToTarget, 1,
/*21798*/         OPC_EmitInteger, MVT::i32, 14, 
/*21801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->21840
/*21818*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21820*/         OPC_EmitConvertToTarget, 1,
/*21822*/         OPC_EmitInteger, MVT::i32, 14, 
/*21825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->21864
/*21842*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21844*/         OPC_EmitConvertToTarget, 1,
/*21846*/         OPC_EmitInteger, MVT::i32, 14, 
/*21849*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21852*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              /*SwitchOpcode*/ 76|128,1/*204*/,  TARGET_VAL(ARMISD::VRSHRu),// ->22073
/*21869*/       OPC_RecordChild0, // #0 = $Vm
/*21870*/       OPC_RecordChild1, // #1 = $SIMM
/*21871*/       OPC_MoveChild, 1,
/*21873*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21876*/       OPC_MoveParent,
/*21877*/       OPC_MoveParent,
/*21878*/       OPC_RecordChild1, // #2 = $src1
/*21879*/       OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->21904
/*21882*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21884*/         OPC_EmitConvertToTarget, 1,
/*21886*/         OPC_EmitInteger, MVT::i32, 14, 
/*21889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i16,// ->21928
/*21906*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21908*/         OPC_EmitConvertToTarget, 1,
/*21910*/         OPC_EmitInteger, MVT::i32, 14, 
/*21913*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21916*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i32,// ->21952
/*21930*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21932*/         OPC_EmitConvertToTarget, 1,
/*21934*/         OPC_EmitInteger, MVT::i32, 14, 
/*21937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v1i64,// ->21976
/*21954*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21956*/         OPC_EmitConvertToTarget, 1,
/*21958*/         OPC_EmitInteger, MVT::i32, 14, 
/*21961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v16i8,// ->22000
/*21978*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*21980*/         OPC_EmitConvertToTarget, 1,
/*21982*/         OPC_EmitInteger, MVT::i32, 14, 
/*21985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                  // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v8i16,// ->22024
/*22002*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22004*/         OPC_EmitConvertToTarget, 1,
/*22006*/         OPC_EmitInteger, MVT::i32, 14, 
/*22009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v4i32,// ->22048
/*22026*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22028*/         OPC_EmitConvertToTarget, 1,
/*22030*/         OPC_EmitInteger, MVT::i32, 14, 
/*22033*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22036*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
                /*SwitchType*/ 22,  MVT::v2i64,// ->22072
/*22050*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22052*/         OPC_EmitConvertToTarget, 1,
/*22054*/         OPC_EmitInteger, MVT::i32, 14, 
/*22057*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22060*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                  // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*22074*/   /*Scope*/ 98|128,3/*482*/, /*->22558*/
/*22076*/     OPC_RecordChild0, // #0 = $Vn
/*22077*/     OPC_MoveChild, 1,
/*22079*/     OPC_SwitchOpcode /*5 cases */, 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22161
/*22083*/       OPC_RecordChild0, // #1 = $Vm
/*22084*/       OPC_Scope, 24, /*->22110*/ // 3 children in Scope
/*22086*/         OPC_CheckChild0Type, MVT::v8i8,
/*22088*/         OPC_MoveParent,
/*22089*/         OPC_CheckType, MVT::v8i16,
/*22091*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22093*/         OPC_EmitInteger, MVT::i32, 14, 
/*22096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22110*/       /*Scope*/ 24, /*->22135*/
/*22111*/         OPC_CheckChild0Type, MVT::v4i16,
/*22113*/         OPC_MoveParent,
/*22114*/         OPC_CheckType, MVT::v4i32,
/*22116*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22118*/         OPC_EmitInteger, MVT::i32, 14, 
/*22121*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22124*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22135*/       /*Scope*/ 24, /*->22160*/
/*22136*/         OPC_CheckChild0Type, MVT::v2i32,
/*22138*/         OPC_MoveParent,
/*22139*/         OPC_CheckType, MVT::v2i64,
/*22141*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22143*/         OPC_EmitInteger, MVT::i32, 14, 
/*22146*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22149*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22160*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22242
/*22164*/       OPC_RecordChild0, // #1 = $Vm
/*22165*/       OPC_Scope, 24, /*->22191*/ // 3 children in Scope
/*22167*/         OPC_CheckChild0Type, MVT::v8i8,
/*22169*/         OPC_MoveParent,
/*22170*/         OPC_CheckType, MVT::v8i16,
/*22172*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22174*/         OPC_EmitInteger, MVT::i32, 14, 
/*22177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22191*/       /*Scope*/ 24, /*->22216*/
/*22192*/         OPC_CheckChild0Type, MVT::v4i16,
/*22194*/         OPC_MoveParent,
/*22195*/         OPC_CheckType, MVT::v4i32,
/*22197*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22199*/         OPC_EmitInteger, MVT::i32, 14, 
/*22202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22216*/       /*Scope*/ 24, /*->22241*/
/*22217*/         OPC_CheckChild0Type, MVT::v2i32,
/*22219*/         OPC_MoveParent,
/*22220*/         OPC_CheckType, MVT::v2i64,
/*22222*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22224*/         OPC_EmitInteger, MVT::i32, 14, 
/*22227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22241*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->22383
/*22246*/       OPC_RecordChild0, // #1 = $Vn
/*22247*/       OPC_RecordChild1, // #2 = $Vm
/*22248*/       OPC_MoveParent,
/*22249*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22272
/*22252*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22254*/         OPC_EmitInteger, MVT::i32, 14, 
/*22257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22294
/*22274*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22276*/         OPC_EmitInteger, MVT::i32, 14, 
/*22279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22316
/*22296*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22298*/         OPC_EmitInteger, MVT::i32, 14, 
/*22301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22338
/*22318*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22320*/         OPC_EmitInteger, MVT::i32, 14, 
/*22323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22360
/*22340*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22342*/         OPC_EmitInteger, MVT::i32, 14, 
/*22345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22382
/*22362*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22364*/         OPC_EmitInteger, MVT::i32, 14, 
/*22367*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22370*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->22470
/*22386*/       OPC_RecordChild0, // #1 = $Vn
/*22387*/       OPC_Scope, 26, /*->22415*/ // 3 children in Scope
/*22389*/         OPC_CheckChild0Type, MVT::v8i8,
/*22391*/         OPC_RecordChild1, // #2 = $Vm
/*22392*/         OPC_MoveParent,
/*22393*/         OPC_CheckType, MVT::v8i16,
/*22395*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22397*/         OPC_EmitInteger, MVT::i32, 14, 
/*22400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22415*/       /*Scope*/ 26, /*->22442*/
/*22416*/         OPC_CheckChild0Type, MVT::v4i16,
/*22418*/         OPC_RecordChild1, // #2 = $Vm
/*22419*/         OPC_MoveParent,
/*22420*/         OPC_CheckType, MVT::v4i32,
/*22422*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22424*/         OPC_EmitInteger, MVT::i32, 14, 
/*22427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22442*/       /*Scope*/ 26, /*->22469*/
/*22443*/         OPC_CheckChild0Type, MVT::v2i32,
/*22445*/         OPC_RecordChild1, // #2 = $Vm
/*22446*/         OPC_MoveParent,
/*22447*/         OPC_CheckType, MVT::v2i64,
/*22449*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22451*/         OPC_EmitInteger, MVT::i32, 14, 
/*22454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22469*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->22557
/*22473*/       OPC_RecordChild0, // #1 = $Vn
/*22474*/       OPC_Scope, 26, /*->22502*/ // 3 children in Scope
/*22476*/         OPC_CheckChild0Type, MVT::v8i8,
/*22478*/         OPC_RecordChild1, // #2 = $Vm
/*22479*/         OPC_MoveParent,
/*22480*/         OPC_CheckType, MVT::v8i16,
/*22482*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22484*/         OPC_EmitInteger, MVT::i32, 14, 
/*22487*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22490*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22502*/       /*Scope*/ 26, /*->22529*/
/*22503*/         OPC_CheckChild0Type, MVT::v4i16,
/*22505*/         OPC_RecordChild1, // #2 = $Vm
/*22506*/         OPC_MoveParent,
/*22507*/         OPC_CheckType, MVT::v4i32,
/*22509*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22511*/         OPC_EmitInteger, MVT::i32, 14, 
/*22514*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22517*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22529*/       /*Scope*/ 26, /*->22556*/
/*22530*/         OPC_CheckChild0Type, MVT::v2i32,
/*22532*/         OPC_RecordChild1, // #2 = $Vm
/*22533*/         OPC_MoveParent,
/*22534*/         OPC_CheckType, MVT::v2i64,
/*22536*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22538*/         OPC_EmitInteger, MVT::i32, 14, 
/*22541*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22544*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22556*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*22558*/   /*Scope*/ 110|128,3/*494*/, /*->23054*/
/*22560*/     OPC_MoveChild, 0,
/*22562*/     OPC_SwitchOpcode /*5 cases */, 81,  TARGET_VAL(ISD::SIGN_EXTEND),// ->22647
/*22566*/       OPC_RecordChild0, // #0 = $Vm
/*22567*/       OPC_Scope, 25, /*->22594*/ // 3 children in Scope
/*22569*/         OPC_CheckChild0Type, MVT::v8i8,
/*22571*/         OPC_MoveParent,
/*22572*/         OPC_RecordChild1, // #1 = $Vn
/*22573*/         OPC_CheckType, MVT::v8i16,
/*22575*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22577*/         OPC_EmitInteger, MVT::i32, 14, 
/*22580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22594*/       /*Scope*/ 25, /*->22620*/
/*22595*/         OPC_CheckChild0Type, MVT::v4i16,
/*22597*/         OPC_MoveParent,
/*22598*/         OPC_RecordChild1, // #1 = $Vn
/*22599*/         OPC_CheckType, MVT::v4i32,
/*22601*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22603*/         OPC_EmitInteger, MVT::i32, 14, 
/*22606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22620*/       /*Scope*/ 25, /*->22646*/
/*22621*/         OPC_CheckChild0Type, MVT::v2i32,
/*22623*/         OPC_MoveParent,
/*22624*/         OPC_RecordChild1, // #1 = $Vn
/*22625*/         OPC_CheckType, MVT::v2i64,
/*22627*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22629*/         OPC_EmitInteger, MVT::i32, 14, 
/*22632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22635*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22646*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 81,  TARGET_VAL(ISD::ZERO_EXTEND),// ->22731
/*22650*/       OPC_RecordChild0, // #0 = $Vm
/*22651*/       OPC_Scope, 25, /*->22678*/ // 3 children in Scope
/*22653*/         OPC_CheckChild0Type, MVT::v8i8,
/*22655*/         OPC_MoveParent,
/*22656*/         OPC_RecordChild1, // #1 = $Vn
/*22657*/         OPC_CheckType, MVT::v8i16,
/*22659*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22661*/         OPC_EmitInteger, MVT::i32, 14, 
/*22664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                  // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*22678*/       /*Scope*/ 25, /*->22704*/
/*22679*/         OPC_CheckChild0Type, MVT::v4i16,
/*22681*/         OPC_MoveParent,
/*22682*/         OPC_RecordChild1, // #1 = $Vn
/*22683*/         OPC_CheckType, MVT::v4i32,
/*22685*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22687*/         OPC_EmitInteger, MVT::i32, 14, 
/*22690*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22693*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                  // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*22704*/       /*Scope*/ 25, /*->22730*/
/*22705*/         OPC_CheckChild0Type, MVT::v2i32,
/*22707*/         OPC_MoveParent,
/*22708*/         OPC_RecordChild1, // #1 = $Vn
/*22709*/         OPC_CheckType, MVT::v2i64,
/*22711*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22713*/         OPC_EmitInteger, MVT::i32, 14, 
/*22716*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                  // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*22730*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 10|128,1/*138*/,  TARGET_VAL(ISD::MUL),// ->22873
/*22735*/       OPC_RecordChild0, // #0 = $Vn
/*22736*/       OPC_RecordChild1, // #1 = $Vm
/*22737*/       OPC_MoveParent,
/*22738*/       OPC_RecordChild1, // #2 = $src1
/*22739*/       OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->22762
/*22742*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22744*/         OPC_EmitInteger, MVT::i32, 14, 
/*22747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                  // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 20,  MVT::v4i16,// ->22784
/*22764*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22766*/         OPC_EmitInteger, MVT::i32, 14, 
/*22769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                  // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 20,  MVT::v2i32,// ->22806
/*22786*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22788*/         OPC_EmitInteger, MVT::i32, 14, 
/*22791*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22794*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                  // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 20,  MVT::v16i8,// ->22828
/*22808*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22810*/         OPC_EmitInteger, MVT::i32, 14, 
/*22813*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22816*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                  // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 20,  MVT::v8i16,// ->22850
/*22830*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22832*/         OPC_EmitInteger, MVT::i32, 14, 
/*22835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 20,  MVT::v4i32,// ->22872
/*22852*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22854*/         OPC_EmitInteger, MVT::i32, 14, 
/*22857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLs),// ->22963
/*22876*/       OPC_RecordChild0, // #0 = $Vn
/*22877*/       OPC_Scope, 27, /*->22906*/ // 3 children in Scope
/*22879*/         OPC_CheckChild0Type, MVT::v8i8,
/*22881*/         OPC_RecordChild1, // #1 = $Vm
/*22882*/         OPC_MoveParent,
/*22883*/         OPC_RecordChild1, // #2 = $src1
/*22884*/         OPC_CheckType, MVT::v8i16,
/*22886*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22888*/         OPC_EmitInteger, MVT::i32, 14, 
/*22891*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22906*/       /*Scope*/ 27, /*->22934*/
/*22907*/         OPC_CheckChild0Type, MVT::v4i16,
/*22909*/         OPC_RecordChild1, // #1 = $Vm
/*22910*/         OPC_MoveParent,
/*22911*/         OPC_RecordChild1, // #2 = $src1
/*22912*/         OPC_CheckType, MVT::v4i32,
/*22914*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22916*/         OPC_EmitInteger, MVT::i32, 14, 
/*22919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22922*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*22934*/       /*Scope*/ 27, /*->22962*/
/*22935*/         OPC_CheckChild0Type, MVT::v2i32,
/*22937*/         OPC_RecordChild1, // #1 = $Vm
/*22938*/         OPC_MoveParent,
/*22939*/         OPC_RecordChild1, // #2 = $src1
/*22940*/         OPC_CheckType, MVT::v2i64,
/*22942*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22944*/         OPC_EmitInteger, MVT::i32, 14, 
/*22947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*22962*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 87,  TARGET_VAL(ARMISD::VMULLu),// ->23053
/*22966*/       OPC_RecordChild0, // #0 = $Vn
/*22967*/       OPC_Scope, 27, /*->22996*/ // 3 children in Scope
/*22969*/         OPC_CheckChild0Type, MVT::v8i8,
/*22971*/         OPC_RecordChild1, // #1 = $Vm
/*22972*/         OPC_MoveParent,
/*22973*/         OPC_RecordChild1, // #2 = $src1
/*22974*/         OPC_CheckType, MVT::v8i16,
/*22976*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*22978*/         OPC_EmitInteger, MVT::i32, 14, 
/*22981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                  // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*22996*/       /*Scope*/ 27, /*->23024*/
/*22997*/         OPC_CheckChild0Type, MVT::v4i16,
/*22999*/         OPC_RecordChild1, // #1 = $Vm
/*23000*/         OPC_MoveParent,
/*23001*/         OPC_RecordChild1, // #2 = $src1
/*23002*/         OPC_CheckType, MVT::v4i32,
/*23004*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23006*/         OPC_EmitInteger, MVT::i32, 14, 
/*23009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                  // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*23024*/       /*Scope*/ 27, /*->23052*/
/*23025*/         OPC_CheckChild0Type, MVT::v2i32,
/*23027*/         OPC_RecordChild1, // #1 = $Vm
/*23028*/         OPC_MoveParent,
/*23029*/         OPC_RecordChild1, // #2 = $src1
/*23030*/         OPC_CheckType, MVT::v2i64,
/*23032*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23034*/         OPC_EmitInteger, MVT::i32, 14, 
/*23037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                  // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*23052*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23054*/   /*Scope*/ 44|128,1/*172*/, /*->23228*/
/*23056*/     OPC_RecordChild0, // #0 = $Vn
/*23057*/     OPC_RecordChild1, // #1 = $Vm
/*23058*/     OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->23080
/*23061*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23063*/       OPC_EmitInteger, MVT::i32, 14, 
/*23066*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23069*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->23101
/*23082*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23084*/       OPC_EmitInteger, MVT::i32, 14, 
/*23087*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23090*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->23122
/*23103*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23105*/       OPC_EmitInteger, MVT::i32, 14, 
/*23108*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23111*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->23143
/*23124*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23126*/       OPC_EmitInteger, MVT::i32, 14, 
/*23129*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23132*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->23164
/*23145*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23147*/       OPC_EmitInteger, MVT::i32, 14, 
/*23150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->23185
/*23166*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23168*/       OPC_EmitInteger, MVT::i32, 14, 
/*23171*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23174*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 19,  MVT::v1i64,// ->23206
/*23187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23189*/       OPC_EmitInteger, MVT::i32, 14, 
/*23192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 19,  MVT::v2i64,// ->23227
/*23208*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*23210*/       OPC_EmitInteger, MVT::i32, 14, 
/*23213*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23216*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*23228*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 1|128,12/*1537*/,  TARGET_VAL(ISD::MUL),// ->24770
/*23233*/   OPC_Scope, 58|128,4/*570*/, /*->23806*/ // 10 children in Scope
/*23236*/     OPC_MoveChild, 0,
/*23238*/     OPC_SwitchOpcode /*2 cases */, 72|128,3/*456*/,  TARGET_VAL(ISD::SRA),// ->23699
/*23243*/       OPC_Scope, 119, /*->23364*/ // 4 children in Scope
/*23245*/         OPC_MoveChild, 0,
/*23247*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23250*/         OPC_RecordChild0, // #0 = $a
/*23251*/         OPC_MoveChild, 1,
/*23253*/         OPC_CheckInteger, 16, 
/*23255*/         OPC_CheckType, MVT::i32,
/*23257*/         OPC_MoveParent,
/*23258*/         OPC_MoveParent,
/*23259*/         OPC_MoveChild, 1,
/*23261*/         OPC_CheckInteger, 16, 
/*23263*/         OPC_CheckType, MVT::i32,
/*23265*/         OPC_MoveParent,
/*23266*/         OPC_MoveParent,
/*23267*/         OPC_MoveChild, 1,
/*23269*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23272*/         OPC_Scope, 58, /*->23332*/ // 2 children in Scope
/*23274*/           OPC_MoveChild, 0,
/*23276*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23279*/           OPC_RecordChild0, // #1 = $b
/*23280*/           OPC_MoveChild, 1,
/*23282*/           OPC_CheckInteger, 16, 
/*23284*/           OPC_CheckType, MVT::i32,
/*23286*/           OPC_MoveParent,
/*23287*/           OPC_MoveParent,
/*23288*/           OPC_MoveChild, 1,
/*23290*/           OPC_CheckInteger, 16, 
/*23292*/           OPC_CheckType, MVT::i32,
/*23294*/           OPC_MoveParent,
/*23295*/           OPC_MoveParent,
/*23296*/           OPC_CheckType, MVT::i32,
/*23298*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23300*/           OPC_EmitInteger, MVT::i32, 14, 
/*23303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23306*/           OPC_Scope, 11, /*->23319*/ // 2 children in Scope
/*23308*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23319*/           /*Scope*/ 11, /*->23331*/
/*23320*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*23331*/           0, /*End of Scope*/
/*23332*/         /*Scope*/ 30, /*->23363*/
/*23333*/           OPC_RecordChild0, // #1 = $b
/*23334*/           OPC_MoveChild, 1,
/*23336*/           OPC_CheckInteger, 16, 
/*23338*/           OPC_CheckType, MVT::i32,
/*23340*/           OPC_MoveParent,
/*23341*/           OPC_MoveParent,
/*23342*/           OPC_CheckType, MVT::i32,
/*23344*/           OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23346*/           OPC_EmitInteger, MVT::i32, 14, 
/*23349*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23352*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23363*/         0, /*End of Scope*/
/*23364*/       /*Scope*/ 72, /*->23437*/
/*23365*/         OPC_RecordChild0, // #0 = $a
/*23366*/         OPC_MoveChild, 1,
/*23368*/         OPC_CheckInteger, 16, 
/*23370*/         OPC_CheckType, MVT::i32,
/*23372*/         OPC_MoveParent,
/*23373*/         OPC_MoveParent,
/*23374*/         OPC_MoveChild, 1,
/*23376*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23379*/         OPC_MoveChild, 0,
/*23381*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23384*/         OPC_RecordChild0, // #1 = $b
/*23385*/         OPC_MoveChild, 1,
/*23387*/         OPC_CheckInteger, 16, 
/*23389*/         OPC_CheckType, MVT::i32,
/*23391*/         OPC_MoveParent,
/*23392*/         OPC_MoveParent,
/*23393*/         OPC_MoveChild, 1,
/*23395*/         OPC_CheckInteger, 16, 
/*23397*/         OPC_CheckType, MVT::i32,
/*23399*/         OPC_MoveParent,
/*23400*/         OPC_MoveParent,
/*23401*/         OPC_CheckType, MVT::i32,
/*23403*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23405*/         OPC_EmitInteger, MVT::i32, 14, 
/*23408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23411*/         OPC_Scope, 11, /*->23424*/ // 2 children in Scope
/*23413*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23424*/         /*Scope*/ 11, /*->23436*/
/*23425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)) - Complexity = 27
                    // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23436*/         0, /*End of Scope*/
/*23437*/       /*Scope*/ 57, /*->23495*/
/*23438*/         OPC_MoveChild, 0,
/*23440*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23443*/         OPC_RecordChild0, // #0 = $b
/*23444*/         OPC_MoveChild, 1,
/*23446*/         OPC_CheckInteger, 16, 
/*23448*/         OPC_CheckType, MVT::i32,
/*23450*/         OPC_MoveParent,
/*23451*/         OPC_MoveParent,
/*23452*/         OPC_MoveChild, 1,
/*23454*/         OPC_CheckInteger, 16, 
/*23456*/         OPC_CheckType, MVT::i32,
/*23458*/         OPC_MoveParent,
/*23459*/         OPC_MoveParent,
/*23460*/         OPC_MoveChild, 1,
/*23462*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23465*/         OPC_RecordChild0, // #1 = $a
/*23466*/         OPC_MoveChild, 1,
/*23468*/         OPC_CheckInteger, 16, 
/*23470*/         OPC_CheckType, MVT::i32,
/*23472*/         OPC_MoveParent,
/*23473*/         OPC_MoveParent,
/*23474*/         OPC_CheckType, MVT::i32,
/*23476*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23478*/         OPC_EmitInteger, MVT::i32, 14, 
/*23481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 27
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23495*/       /*Scope*/ 73|128,1/*201*/, /*->23698*/
/*23497*/         OPC_RecordChild0, // #0 = $Rn
/*23498*/         OPC_MoveChild, 1,
/*23500*/         OPC_CheckInteger, 16, 
/*23502*/         OPC_CheckType, MVT::i32,
/*23504*/         OPC_MoveParent,
/*23505*/         OPC_MoveParent,
/*23506*/         OPC_MoveChild, 1,
/*23508*/         OPC_SwitchOpcode /*2 cases */, 93,  TARGET_VAL(ISD::SRA),// ->23605
/*23512*/           OPC_RecordChild0, // #1 = $Rm
/*23513*/           OPC_MoveChild, 1,
/*23515*/           OPC_CheckInteger, 16, 
/*23517*/           OPC_CheckType, MVT::i32,
/*23519*/           OPC_MoveParent,
/*23520*/           OPC_MoveParent,
/*23521*/           OPC_CheckType, MVT::i32,
/*23523*/           OPC_Scope, 19, /*->23544*/ // 4 children in Scope
/*23525*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23527*/             OPC_EmitInteger, MVT::i32, 14, 
/*23530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23533*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23544*/           /*Scope*/ 19, /*->23564*/
/*23545*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23547*/             OPC_EmitInteger, MVT::i32, 14, 
/*23550*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23553*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23564*/           /*Scope*/ 19, /*->23584*/
/*23565*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23567*/             OPC_EmitInteger, MVT::i32, 14, 
/*23570*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23573*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23584*/           /*Scope*/ 19, /*->23604*/
/*23585*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23587*/             OPC_EmitInteger, MVT::i32, 14, 
/*23590*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23593*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 19
                      // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23604*/           0, /*End of Scope*/
                  /*SwitchOpcode*/ 89,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23697
/*23608*/           OPC_RecordChild0, // #1 = $Rm
/*23609*/           OPC_MoveChild, 1,
/*23611*/           OPC_CheckValueType, MVT::i16,
/*23613*/           OPC_MoveParent,
/*23614*/           OPC_MoveParent,
/*23615*/           OPC_Scope, 19, /*->23636*/ // 4 children in Scope
/*23617*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23619*/             OPC_EmitInteger, MVT::i32, 14, 
/*23622*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23625*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23636*/           /*Scope*/ 19, /*->23656*/
/*23637*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23639*/             OPC_EmitInteger, MVT::i32, 14, 
/*23642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23645*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23656*/           /*Scope*/ 19, /*->23676*/
/*23657*/             OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23659*/             OPC_EmitInteger, MVT::i32, 14, 
/*23662*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23665*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), (sext_inreg:i32 GPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23676*/           /*Scope*/ 19, /*->23696*/
/*23677*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23679*/             OPC_EmitInteger, MVT::i32, 14, 
/*23682*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23685*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)) - Complexity = 14
                      // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23696*/           0, /*End of Scope*/
                  0, // EndSwitchOpcode
/*23698*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 103,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->23805
/*23702*/       OPC_RecordChild0, // #0 = $Rn
/*23703*/       OPC_MoveChild, 1,
/*23705*/       OPC_CheckValueType, MVT::i16,
/*23707*/       OPC_MoveParent,
/*23708*/       OPC_MoveParent,
/*23709*/       OPC_MoveChild, 1,
/*23711*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23714*/       OPC_RecordChild0, // #1 = $Rm
/*23715*/       OPC_MoveChild, 1,
/*23717*/       OPC_CheckInteger, 16, 
/*23719*/       OPC_CheckType, MVT::i32,
/*23721*/       OPC_MoveParent,
/*23722*/       OPC_MoveParent,
/*23723*/       OPC_Scope, 19, /*->23744*/ // 4 children in Scope
/*23725*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23727*/         OPC_EmitInteger, MVT::i32, 14, 
/*23730*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23733*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23744*/       /*Scope*/ 19, /*->23764*/
/*23745*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23747*/         OPC_EmitInteger, MVT::i32, 14, 
/*23750*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23764*/       /*Scope*/ 19, /*->23784*/
/*23765*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23767*/         OPC_EmitInteger, MVT::i32, 14, 
/*23770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), (sra:i32 GPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23784*/       /*Scope*/ 19, /*->23804*/
/*23785*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23787*/         OPC_EmitInteger, MVT::i32, 14, 
/*23790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), (sra:i32 rGPR:i32:$Rn, 16:i32)) - Complexity = 14
                  // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*23804*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*23806*/   /*Scope*/ 41, /*->23848*/
/*23807*/     OPC_RecordChild0, // #0 = $a
/*23808*/     OPC_MoveChild, 0,
/*23810*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23812*/     OPC_MoveParent,
/*23813*/     OPC_MoveChild, 1,
/*23815*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23818*/     OPC_RecordChild0, // #1 = $b
/*23819*/     OPC_MoveChild, 1,
/*23821*/     OPC_CheckInteger, 16, 
/*23823*/     OPC_CheckType, MVT::i32,
/*23825*/     OPC_MoveParent,
/*23826*/     OPC_MoveParent,
/*23827*/     OPC_CheckType, MVT::i32,
/*23829*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23831*/     OPC_EmitInteger, MVT::i32, 14, 
/*23834*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
              // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23848*/   /*Scope*/ 56, /*->23905*/
/*23849*/     OPC_MoveChild, 0,
/*23851*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23854*/     OPC_RecordChild0, // #0 = $a
/*23855*/     OPC_MoveChild, 1,
/*23857*/     OPC_CheckInteger, 16, 
/*23859*/     OPC_CheckType, MVT::i32,
/*23861*/     OPC_MoveParent,
/*23862*/     OPC_MoveParent,
/*23863*/     OPC_RecordChild1, // #1 = $b
/*23864*/     OPC_MoveChild, 1,
/*23866*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23868*/     OPC_MoveParent,
/*23869*/     OPC_CheckType, MVT::i32,
/*23871*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23873*/     OPC_EmitInteger, MVT::i32, 14, 
/*23876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23879*/     OPC_Scope, 11, /*->23892*/ // 2 children in Scope
/*23881*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23892*/     /*Scope*/ 11, /*->23904*/
/*23893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*23904*/     0, /*End of Scope*/
/*23905*/   /*Scope*/ 41, /*->23947*/
/*23906*/     OPC_RecordChild0, // #0 = $b
/*23907*/     OPC_MoveChild, 0,
/*23909*/     OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*23911*/     OPC_MoveParent,
/*23912*/     OPC_MoveChild, 1,
/*23914*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*23917*/     OPC_RecordChild0, // #1 = $a
/*23918*/     OPC_MoveChild, 1,
/*23920*/     OPC_CheckInteger, 16, 
/*23922*/     OPC_CheckType, MVT::i32,
/*23924*/     OPC_MoveParent,
/*23925*/     OPC_MoveParent,
/*23926*/     OPC_CheckType, MVT::i32,
/*23928*/     OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23930*/     OPC_EmitInteger, MVT::i32, 14, 
/*23933*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23936*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, (sra:i32 GPR:i32:$a, 16:i32)) - Complexity = 12
              // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*23947*/   /*Scope*/ 66, /*->24014*/
/*23948*/     OPC_MoveChild, 0,
/*23950*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23953*/     OPC_RecordChild0, // #0 = $Rn
/*23954*/     OPC_MoveChild, 1,
/*23956*/     OPC_CheckValueType, MVT::i16,
/*23958*/     OPC_MoveParent,
/*23959*/     OPC_MoveParent,
/*23960*/     OPC_MoveChild, 1,
/*23962*/     OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*23965*/     OPC_RecordChild0, // #1 = $Rm
/*23966*/     OPC_MoveChild, 1,
/*23968*/     OPC_CheckValueType, MVT::i16,
/*23970*/     OPC_MoveParent,
/*23971*/     OPC_MoveParent,
/*23972*/     OPC_Scope, 19, /*->23993*/ // 2 children in Scope
/*23974*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*23976*/       OPC_EmitInteger, MVT::i32, 14, 
/*23979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*23993*/     /*Scope*/ 19, /*->24013*/
/*23994*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*23996*/       OPC_EmitInteger, MVT::i32, 14, 
/*23999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24013*/     0, /*End of Scope*/
/*24014*/   /*Scope*/ 10|128,2/*266*/, /*->24282*/
/*24016*/     OPC_RecordChild0, // #0 = $a
/*24017*/     OPC_Scope, 32, /*->24051*/ // 3 children in Scope
/*24019*/       OPC_MoveChild, 0,
/*24021*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24023*/       OPC_MoveParent,
/*24024*/       OPC_RecordChild1, // #1 = $b
/*24025*/       OPC_MoveChild, 1,
/*24027*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*24029*/       OPC_MoveParent,
/*24030*/       OPC_CheckType, MVT::i32,
/*24032*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*24034*/       OPC_EmitInteger, MVT::i32, 14, 
/*24037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*24051*/     /*Scope*/ 97, /*->24149*/
/*24052*/       OPC_RecordChild1, // #1 = $Rm
/*24053*/       OPC_CheckType, MVT::i32,
/*24055*/       OPC_Scope, 23, /*->24080*/ // 4 children in Scope
/*24057*/         OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*24059*/         OPC_EmitInteger, MVT::i32, 14, 
/*24062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MULv5:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24080*/       /*Scope*/ 23, /*->24104*/
/*24081*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24083*/         OPC_EmitInteger, MVT::i32, 14, 
/*24086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (MUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*24104*/       /*Scope*/ 23, /*->24128*/
/*24105*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*24107*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*24110*/         OPC_EmitInteger, MVT::i32, 14, 
/*24113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*24128*/       /*Scope*/ 19, /*->24148*/
/*24129*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*24131*/         OPC_EmitInteger, MVT::i32, 14, 
/*24134*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24137*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*24148*/       0, /*End of Scope*/
/*24149*/     /*Scope*/ 2|128,1/*130*/, /*->24281*/
/*24151*/       OPC_MoveChild, 1,
/*24153*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24156*/       OPC_RecordChild0, // #1 = $Vm
/*24157*/       OPC_Scope, 60, /*->24219*/ // 2 children in Scope
/*24159*/         OPC_CheckChild0Type, MVT::v4i16,
/*24161*/         OPC_RecordChild1, // #2 = $lane
/*24162*/         OPC_MoveChild, 1,
/*24164*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24167*/         OPC_MoveParent,
/*24168*/         OPC_MoveParent,
/*24169*/         OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24194
/*24172*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24174*/           OPC_EmitConvertToTarget, 2,
/*24176*/           OPC_EmitInteger, MVT::i32, 14, 
/*24179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v8i16,// ->24218
/*24196*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24198*/           OPC_EmitConvertToTarget, 2,
/*24200*/           OPC_EmitInteger, MVT::i32, 14, 
/*24203*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24206*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*24219*/       /*Scope*/ 60, /*->24280*/
/*24220*/         OPC_CheckChild0Type, MVT::v2i32,
/*24222*/         OPC_RecordChild1, // #2 = $lane
/*24223*/         OPC_MoveChild, 1,
/*24225*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24228*/         OPC_MoveParent,
/*24229*/         OPC_MoveParent,
/*24230*/         OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24255
/*24233*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24235*/           OPC_EmitConvertToTarget, 2,
/*24237*/           OPC_EmitInteger, MVT::i32, 14, 
/*24240*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24243*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 22,  MVT::v4i32,// ->24279
/*24257*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24259*/           OPC_EmitConvertToTarget, 2,
/*24261*/           OPC_EmitInteger, MVT::i32, 14, 
/*24264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*24280*/       0, /*End of Scope*/
/*24281*/     0, /*End of Scope*/
/*24282*/   /*Scope*/ 4|128,1/*132*/, /*->24416*/
/*24284*/     OPC_MoveChild, 0,
/*24286*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24289*/     OPC_RecordChild0, // #0 = $Vm
/*24290*/     OPC_Scope, 61, /*->24353*/ // 2 children in Scope
/*24292*/       OPC_CheckChild0Type, MVT::v4i16,
/*24294*/       OPC_RecordChild1, // #1 = $lane
/*24295*/       OPC_MoveChild, 1,
/*24297*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24300*/       OPC_MoveParent,
/*24301*/       OPC_MoveParent,
/*24302*/       OPC_RecordChild1, // #2 = $Vn
/*24303*/       OPC_SwitchType /*2 cases */, 22,  MVT::v4i16,// ->24328
/*24306*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24308*/         OPC_EmitConvertToTarget, 1,
/*24310*/         OPC_EmitInteger, MVT::i32, 14, 
/*24313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v8i16,// ->24352
/*24330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24332*/         OPC_EmitConvertToTarget, 1,
/*24334*/         OPC_EmitInteger, MVT::i32, 14, 
/*24337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24353*/     /*Scope*/ 61, /*->24415*/
/*24354*/       OPC_CheckChild0Type, MVT::v2i32,
/*24356*/       OPC_RecordChild1, // #1 = $lane
/*24357*/       OPC_MoveChild, 1,
/*24359*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24362*/       OPC_MoveParent,
/*24363*/       OPC_MoveParent,
/*24364*/       OPC_RecordChild1, // #2 = $Vn
/*24365*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2i32,// ->24390
/*24368*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24370*/         OPC_EmitConvertToTarget, 1,
/*24372*/         OPC_EmitInteger, MVT::i32, 14, 
/*24375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i32,// ->24414
/*24392*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24394*/         OPC_EmitConvertToTarget, 1,
/*24396*/         OPC_EmitInteger, MVT::i32, 14, 
/*24399*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*24415*/     0, /*End of Scope*/
/*24416*/   /*Scope*/ 109, /*->24526*/
/*24417*/     OPC_RecordChild0, // #0 = $src1
/*24418*/     OPC_MoveChild, 1,
/*24420*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24423*/     OPC_RecordChild0, // #1 = $src2
/*24424*/     OPC_Scope, 49, /*->24475*/ // 2 children in Scope
/*24426*/       OPC_CheckChild0Type, MVT::v8i16,
/*24428*/       OPC_RecordChild1, // #2 = $lane
/*24429*/       OPC_MoveChild, 1,
/*24431*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24434*/       OPC_MoveParent,
/*24435*/       OPC_MoveParent,
/*24436*/       OPC_CheckType, MVT::v8i16,
/*24438*/       OPC_EmitConvertToTarget, 2,
/*24440*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*24443*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24452*/       OPC_EmitConvertToTarget, 2,
/*24454*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*24457*/       OPC_EmitInteger, MVT::i32, 14, 
/*24460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24475*/     /*Scope*/ 49, /*->24525*/
/*24476*/       OPC_CheckChild0Type, MVT::v4i32,
/*24478*/       OPC_RecordChild1, // #2 = $lane
/*24479*/       OPC_MoveChild, 1,
/*24481*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24484*/       OPC_MoveParent,
/*24485*/       OPC_MoveParent,
/*24486*/       OPC_CheckType, MVT::v4i32,
/*24488*/       OPC_EmitConvertToTarget, 2,
/*24490*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*24493*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*24502*/       OPC_EmitConvertToTarget, 2,
/*24504*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*24507*/       OPC_EmitInteger, MVT::i32, 14, 
/*24510*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24513*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24525*/     0, /*End of Scope*/
/*24526*/   /*Scope*/ 110, /*->24637*/
/*24527*/     OPC_MoveChild, 0,
/*24529*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*24532*/     OPC_RecordChild0, // #0 = $src2
/*24533*/     OPC_Scope, 50, /*->24585*/ // 2 children in Scope
/*24535*/       OPC_CheckChild0Type, MVT::v8i16,
/*24537*/       OPC_RecordChild1, // #1 = $lane
/*24538*/       OPC_MoveChild, 1,
/*24540*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24543*/       OPC_MoveParent,
/*24544*/       OPC_MoveParent,
/*24545*/       OPC_RecordChild1, // #2 = $src1
/*24546*/       OPC_CheckType, MVT::v8i16,
/*24548*/       OPC_EmitConvertToTarget, 1,
/*24550*/       OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*24553*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24562*/       OPC_EmitConvertToTarget, 1,
/*24564*/       OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*24567*/       OPC_EmitInteger, MVT::i32, 14, 
/*24570*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24573*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*24585*/     /*Scope*/ 50, /*->24636*/
/*24586*/       OPC_CheckChild0Type, MVT::v4i32,
/*24588*/       OPC_RecordChild1, // #1 = $lane
/*24589*/       OPC_MoveChild, 1,
/*24591*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24594*/       OPC_MoveParent,
/*24595*/       OPC_MoveParent,
/*24596*/       OPC_RecordChild1, // #2 = $src1
/*24597*/       OPC_CheckType, MVT::v4i32,
/*24599*/       OPC_EmitConvertToTarget, 1,
/*24601*/       OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*24604*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*24613*/       OPC_EmitConvertToTarget, 1,
/*24615*/       OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*24618*/       OPC_EmitInteger, MVT::i32, 14, 
/*24621*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24624*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*24636*/     0, /*End of Scope*/
/*24637*/   /*Scope*/ 2|128,1/*130*/, /*->24769*/
/*24639*/     OPC_RecordChild0, // #0 = $Vn
/*24640*/     OPC_RecordChild1, // #1 = $Vm
/*24641*/     OPC_SwitchType /*6 cases */, 19,  MVT::v8i8,// ->24663
/*24644*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24646*/       OPC_EmitInteger, MVT::i32, 14, 
/*24649*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24652*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 19,  MVT::v4i16,// ->24684
/*24665*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24667*/       OPC_EmitInteger, MVT::i32, 14, 
/*24670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 19,  MVT::v2i32,// ->24705
/*24686*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24688*/       OPC_EmitInteger, MVT::i32, 14, 
/*24691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 19,  MVT::v16i8,// ->24726
/*24707*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24709*/       OPC_EmitInteger, MVT::i32, 14, 
/*24712*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24715*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 19,  MVT::v8i16,// ->24747
/*24728*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24730*/       OPC_EmitInteger, MVT::i32, 14, 
/*24733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 19,  MVT::v4i32,// ->24768
/*24749*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*24751*/       OPC_EmitInteger, MVT::i32, 14, 
/*24754*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24757*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*24769*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,17/*2251*/,  TARGET_VAL(ISD::AND),// ->27025
/*24774*/   OPC_Scope, 69, /*->24845*/ // 30 children in Scope
/*24776*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24781*/     OPC_MoveChild, 0,
/*24783*/     OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*24786*/     OPC_RecordChild0, // #0 = $Src
/*24787*/     OPC_MoveChild, 1,
/*24789*/     OPC_CheckInteger, 8, 
/*24791*/     OPC_CheckType, MVT::i32,
/*24793*/     OPC_MoveParent,
/*24794*/     OPC_MoveParent,
/*24795*/     OPC_CheckType, MVT::i32,
/*24797*/     OPC_Scope, 22, /*->24821*/ // 2 children in Scope
/*24799*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24801*/       OPC_EmitInteger, MVT::i32, 8, 
/*24804*/       OPC_EmitInteger, MVT::i32, 14, 
/*24807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (UXTB16r_rot:i32 GPR:i32:$Src, 8:i32)
/*24821*/     /*Scope*/ 22, /*->24844*/
/*24822*/       OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*24824*/       OPC_EmitInteger, MVT::i32, 8, 
/*24827*/       OPC_EmitInteger, MVT::i32, 14, 
/*24830*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24833*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Src, 8:i32)
/*24844*/     0, /*End of Scope*/
/*24845*/   /*Scope*/ 44, /*->24890*/
/*24846*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24849*/     OPC_MoveChild, 0,
/*24851*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24854*/     OPC_RecordChild0, // #0 = $Rm
/*24855*/     OPC_RecordChild1, // #1 = $rot
/*24856*/     OPC_MoveChild, 1,
/*24858*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24861*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24863*/     OPC_CheckType, MVT::i32,
/*24865*/     OPC_MoveParent,
/*24866*/     OPC_MoveParent,
/*24867*/     OPC_CheckType, MVT::i32,
/*24869*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24871*/     OPC_EmitConvertToTarget, 1,
/*24873*/     OPC_EmitInteger, MVT::i32, 14, 
/*24876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (UXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24890*/   /*Scope*/ 45, /*->24936*/
/*24891*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*24895*/     OPC_MoveChild, 0,
/*24897*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24900*/     OPC_RecordChild0, // #0 = $Rm
/*24901*/     OPC_RecordChild1, // #1 = $rot
/*24902*/     OPC_MoveChild, 1,
/*24904*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24907*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24909*/     OPC_CheckType, MVT::i32,
/*24911*/     OPC_MoveParent,
/*24912*/     OPC_MoveParent,
/*24913*/     OPC_CheckType, MVT::i32,
/*24915*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24917*/     OPC_EmitConvertToTarget, 1,
/*24919*/     OPC_EmitInteger, MVT::i32, 14, 
/*24922*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24925*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (UXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24936*/   /*Scope*/ 46, /*->24983*/
/*24937*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*24942*/     OPC_MoveChild, 0,
/*24944*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24947*/     OPC_RecordChild0, // #0 = $Rm
/*24948*/     OPC_RecordChild1, // #1 = $rot
/*24949*/     OPC_MoveChild, 1,
/*24951*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24954*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*24956*/     OPC_CheckType, MVT::i32,
/*24958*/     OPC_MoveParent,
/*24959*/     OPC_MoveParent,
/*24960*/     OPC_CheckType, MVT::i32,
/*24962*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*24964*/     OPC_EmitConvertToTarget, 1,
/*24966*/     OPC_EmitInteger, MVT::i32, 14, 
/*24969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (UXTB16r_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*24983*/   /*Scope*/ 44, /*->25028*/
/*24984*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*24987*/     OPC_MoveChild, 0,
/*24989*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*24992*/     OPC_RecordChild0, // #0 = $Rm
/*24993*/     OPC_RecordChild1, // #1 = $rot
/*24994*/     OPC_MoveChild, 1,
/*24996*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24999*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25001*/     OPC_CheckType, MVT::i32,
/*25003*/     OPC_MoveParent,
/*25004*/     OPC_MoveParent,
/*25005*/     OPC_CheckType, MVT::i32,
/*25007*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25009*/     OPC_EmitConvertToTarget, 1,
/*25011*/     OPC_EmitInteger, MVT::i32, 14, 
/*25014*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25017*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 255:i32) - Complexity = 31
              // Dst: (t2UXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25028*/   /*Scope*/ 45, /*->25074*/
/*25029*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25033*/     OPC_MoveChild, 0,
/*25035*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25038*/     OPC_RecordChild0, // #0 = $Rm
/*25039*/     OPC_RecordChild1, // #1 = $rot
/*25040*/     OPC_MoveChild, 1,
/*25042*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25045*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25047*/     OPC_CheckType, MVT::i32,
/*25049*/     OPC_MoveParent,
/*25050*/     OPC_MoveParent,
/*25051*/     OPC_CheckType, MVT::i32,
/*25053*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25055*/     OPC_EmitConvertToTarget, 1,
/*25057*/     OPC_EmitInteger, MVT::i32, 14, 
/*25060*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 65535:i32) - Complexity = 31
              // Dst: (t2UXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25074*/   /*Scope*/ 46, /*->25121*/
/*25075*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25080*/     OPC_MoveChild, 0,
/*25082*/     OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*25085*/     OPC_RecordChild0, // #0 = $Rm
/*25086*/     OPC_RecordChild1, // #1 = $rot
/*25087*/     OPC_MoveChild, 1,
/*25089*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25092*/     OPC_CheckPredicate, 9, // Predicate_rot_imm
/*25094*/     OPC_CheckType, MVT::i32,
/*25096*/     OPC_MoveParent,
/*25097*/     OPC_MoveParent,
/*25098*/     OPC_CheckType, MVT::i32,
/*25100*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25102*/     OPC_EmitConvertToTarget, 1,
/*25104*/     OPC_EmitInteger, MVT::i32, 14, 
/*25107*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r_rot), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), 16711935:i32) - Complexity = 31
              // Dst: (t2UXTB16r_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*25121*/   /*Scope*/ 24, /*->25146*/
/*25122*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25125*/     OPC_RecordChild0, // #0 = $Rm
/*25126*/     OPC_CheckType, MVT::i32,
/*25128*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25130*/     OPC_EmitInteger, MVT::i32, 14, 
/*25133*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25136*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (UXTBr:i32 GPR:i32:$Rm)
/*25146*/   /*Scope*/ 25, /*->25172*/
/*25147*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25151*/     OPC_RecordChild0, // #0 = $Rm
/*25152*/     OPC_CheckType, MVT::i32,
/*25154*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25156*/     OPC_EmitInteger, MVT::i32, 14, 
/*25159*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25162*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (UXTHr:i32 GPR:i32:$Rm)
/*25172*/   /*Scope*/ 26, /*->25199*/
/*25173*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25178*/     OPC_RecordChild0, // #0 = $Rm
/*25179*/     OPC_CheckType, MVT::i32,
/*25181*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25183*/     OPC_EmitInteger, MVT::i32, 14, 
/*25186*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25189*/     OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 GPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (UXTB16r:i32 GPR:i32:$Rm)
/*25199*/   /*Scope*/ 24, /*->25224*/
/*25200*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*25203*/     OPC_RecordChild0, // #0 = $Rm
/*25204*/     OPC_CheckType, MVT::i32,
/*25206*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25208*/     OPC_EmitInteger, MVT::i32, 14, 
/*25211*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTBr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
              // Dst: (t2UXTBr:i32 rGPR:i32:$Rm)
/*25224*/   /*Scope*/ 25, /*->25250*/
/*25225*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*25229*/     OPC_RecordChild0, // #0 = $Rm
/*25230*/     OPC_CheckType, MVT::i32,
/*25232*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25234*/     OPC_EmitInteger, MVT::i32, 14, 
/*25237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTHr), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
              // Dst: (t2UXTHr:i32 rGPR:i32:$Rm)
/*25250*/   /*Scope*/ 26, /*->25277*/
/*25251*/     OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*25256*/     OPC_RecordChild0, // #0 = $Rm
/*25257*/     OPC_CheckType, MVT::i32,
/*25259*/     OPC_CheckPatternPredicate, 3, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*25261*/     OPC_EmitInteger, MVT::i32, 14, 
/*25264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16r), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
              // Dst: (t2UXTB16r:i32 rGPR:i32:$Rm)
/*25277*/   /*Scope*/ 52, /*->25330*/
/*25278*/     OPC_RecordChild0, // #0 = $Rn
/*25279*/     OPC_MoveChild, 1,
/*25281*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25284*/     OPC_RecordChild0, // #1 = $shift
/*25285*/     OPC_MoveChild, 1,
/*25287*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25298*/     OPC_MoveParent,
/*25299*/     OPC_MoveParent,
/*25300*/     OPC_CheckType, MVT::i32,
/*25302*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25304*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25307*/     OPC_EmitInteger, MVT::i32, 14, 
/*25310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25313*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25316*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg:i32:$shift, -1:i32)) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25330*/   /*Scope*/ 52, /*->25383*/
/*25331*/     OPC_MoveChild, 0,
/*25333*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25336*/     OPC_RecordChild0, // #0 = $shift
/*25337*/     OPC_MoveChild, 1,
/*25339*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25350*/     OPC_MoveParent,
/*25351*/     OPC_MoveParent,
/*25352*/     OPC_RecordChild1, // #1 = $Rn
/*25353*/     OPC_CheckType, MVT::i32,
/*25355*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25357*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25360*/     OPC_EmitInteger, MVT::i32, 14, 
/*25363*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25366*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25369*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BICrs), 0,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (and:i32 (xor:i32 so_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
              // Dst: (BICrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25383*/   /*Scope*/ 51, /*->25435*/
/*25384*/     OPC_RecordChild0, // #0 = $Rn
/*25385*/     OPC_MoveChild, 1,
/*25387*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25390*/     OPC_RecordChild0, // #1 = $ShiftedRm
/*25391*/     OPC_MoveChild, 1,
/*25393*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25404*/     OPC_MoveParent,
/*25405*/     OPC_MoveParent,
/*25406*/     OPC_CheckType, MVT::i32,
/*25408*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25410*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25413*/     OPC_EmitInteger, MVT::i32, 14, 
/*25416*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25419*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25422*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25435*/   /*Scope*/ 51, /*->25487*/
/*25436*/     OPC_MoveChild, 0,
/*25438*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25441*/     OPC_RecordChild0, // #0 = $ShiftedRm
/*25442*/     OPC_MoveChild, 1,
/*25444*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25455*/     OPC_MoveParent,
/*25456*/     OPC_MoveParent,
/*25457*/     OPC_RecordChild1, // #1 = $Rn
/*25458*/     OPC_CheckType, MVT::i32,
/*25460*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25462*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*25465*/     OPC_EmitInteger, MVT::i32, 14, 
/*25468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25471*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
              // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*25487*/   /*Scope*/ 102|128,1/*230*/, /*->25719*/
/*25489*/     OPC_RecordChild0, // #0 = $Rn
/*25490*/     OPC_Scope, 31, /*->25523*/ // 4 children in Scope
/*25492*/       OPC_RecordChild1, // #1 = $shift
/*25493*/       OPC_CheckType, MVT::i32,
/*25495*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25497*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*25500*/       OPC_EmitInteger, MVT::i32, 14, 
/*25503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25506*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25509*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25523*/     /*Scope*/ 105, /*->25629*/
/*25524*/       OPC_MoveChild, 1,
/*25526*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25529*/       OPC_RecordChild0, // #1 = $imm
/*25530*/       OPC_MoveChild, 0,
/*25532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25535*/       OPC_Scope, 45, /*->25582*/ // 2 children in Scope
/*25537*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*25539*/         OPC_MoveParent,
/*25540*/         OPC_MoveChild, 1,
/*25542*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25553*/         OPC_MoveParent,
/*25554*/         OPC_MoveParent,
/*25555*/         OPC_CheckType, MVT::i32,
/*25557*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25559*/         OPC_EmitConvertToTarget, 1,
/*25561*/         OPC_EmitInteger, MVT::i32, 14, 
/*25564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25567*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25570*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25582*/       /*Scope*/ 45, /*->25628*/
/*25583*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25585*/         OPC_MoveParent,
/*25586*/         OPC_MoveChild, 1,
/*25588*/         OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25599*/         OPC_MoveParent,
/*25600*/         OPC_MoveParent,
/*25601*/         OPC_CheckType, MVT::i32,
/*25603*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25605*/         OPC_EmitConvertToTarget, 1,
/*25607*/         OPC_EmitInteger, MVT::i32, 14, 
/*25610*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25613*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25616*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25628*/       0, /*End of Scope*/
/*25629*/     /*Scope*/ 31, /*->25661*/
/*25630*/       OPC_RecordChild1, // #1 = $Rn
/*25631*/       OPC_CheckType, MVT::i32,
/*25633*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25635*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*25638*/       OPC_EmitInteger, MVT::i32, 14, 
/*25641*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrs), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                // Dst: (ANDrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*25661*/     /*Scope*/ 56, /*->25718*/
/*25662*/       OPC_MoveChild, 1,
/*25664*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25667*/       OPC_MoveChild, 0,
/*25669*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25680*/       OPC_MoveParent,
/*25681*/       OPC_RecordChild1, // #1 = $imm
/*25682*/       OPC_MoveChild, 1,
/*25684*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25687*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25689*/       OPC_MoveParent,
/*25690*/       OPC_MoveParent,
/*25691*/       OPC_CheckType, MVT::i32,
/*25693*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25695*/       OPC_EmitConvertToTarget, 1,
/*25697*/       OPC_EmitInteger, MVT::i32, 14, 
/*25700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25718*/     0, /*End of Scope*/
/*25719*/   /*Scope*/ 113, /*->25833*/
/*25720*/     OPC_MoveChild, 0,
/*25722*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25725*/     OPC_Scope, 52, /*->25779*/ // 2 children in Scope
/*25727*/       OPC_RecordChild0, // #0 = $imm
/*25728*/       OPC_MoveChild, 0,
/*25730*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25733*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25735*/       OPC_MoveParent,
/*25736*/       OPC_MoveChild, 1,
/*25738*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25749*/       OPC_MoveParent,
/*25750*/       OPC_MoveParent,
/*25751*/       OPC_RecordChild1, // #1 = $Rn
/*25752*/       OPC_CheckType, MVT::i32,
/*25754*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25756*/       OPC_EmitConvertToTarget, 0,
/*25758*/       OPC_EmitInteger, MVT::i32, 14, 
/*25761*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25779*/     /*Scope*/ 52, /*->25832*/
/*25780*/       OPC_MoveChild, 0,
/*25782*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25793*/       OPC_MoveParent,
/*25794*/       OPC_RecordChild1, // #0 = $imm
/*25795*/       OPC_MoveChild, 1,
/*25797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25800*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*25802*/       OPC_MoveParent,
/*25803*/       OPC_MoveParent,
/*25804*/       OPC_RecordChild1, // #1 = $Rn
/*25805*/       OPC_CheckType, MVT::i32,
/*25807*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*25809*/       OPC_EmitConvertToTarget, 0,
/*25811*/       OPC_EmitInteger, MVT::i32, 14, 
/*25814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*25832*/     0, /*End of Scope*/
/*25833*/   /*Scope*/ 57, /*->25891*/
/*25834*/     OPC_RecordChild0, // #0 = $Rn
/*25835*/     OPC_MoveChild, 1,
/*25837*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25840*/     OPC_MoveChild, 0,
/*25842*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25853*/     OPC_MoveParent,
/*25854*/     OPC_RecordChild1, // #1 = $imm
/*25855*/     OPC_MoveChild, 1,
/*25857*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25860*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25862*/     OPC_MoveParent,
/*25863*/     OPC_MoveParent,
/*25864*/     OPC_CheckType, MVT::i32,
/*25866*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25868*/     OPC_EmitConvertToTarget, 1,
/*25870*/     OPC_EmitInteger, MVT::i32, 14, 
/*25873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25876*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25879*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
              // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25891*/   /*Scope*/ 113, /*->26005*/
/*25892*/     OPC_MoveChild, 0,
/*25894*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*25897*/     OPC_Scope, 52, /*->25951*/ // 2 children in Scope
/*25899*/       OPC_RecordChild0, // #0 = $imm
/*25900*/       OPC_MoveChild, 0,
/*25902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25905*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25907*/       OPC_MoveParent,
/*25908*/       OPC_MoveChild, 1,
/*25910*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25921*/       OPC_MoveParent,
/*25922*/       OPC_MoveParent,
/*25923*/       OPC_RecordChild1, // #1 = $Rn
/*25924*/       OPC_CheckType, MVT::i32,
/*25926*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25928*/       OPC_EmitConvertToTarget, 0,
/*25930*/       OPC_EmitInteger, MVT::i32, 14, 
/*25933*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*25951*/     /*Scope*/ 52, /*->26004*/
/*25952*/       OPC_MoveChild, 0,
/*25954*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*25965*/       OPC_MoveParent,
/*25966*/       OPC_RecordChild1, // #0 = $imm
/*25967*/       OPC_MoveChild, 1,
/*25969*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25972*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*25974*/       OPC_MoveParent,
/*25975*/       OPC_MoveParent,
/*25976*/       OPC_RecordChild1, // #1 = $Rn
/*25977*/       OPC_CheckType, MVT::i32,
/*25979*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*25981*/       OPC_EmitConvertToTarget, 0,
/*25983*/       OPC_EmitInteger, MVT::i32, 14, 
/*25986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*26004*/     0, /*End of Scope*/
/*26005*/   /*Scope*/ 33|128,1/*161*/, /*->26168*/
/*26007*/     OPC_RecordChild0, // #0 = $Rn
/*26008*/     OPC_Scope, 59, /*->26069*/ // 2 children in Scope
/*26010*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*26011*/       OPC_CheckType, MVT::i32,
/*26013*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26015*/       OPC_Scope, 25, /*->26042*/ // 2 children in Scope
/*26017*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26020*/         OPC_EmitInteger, MVT::i32, 14, 
/*26023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26026*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26029*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26042*/       /*Scope*/ 25, /*->26068*/
/*26043*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26046*/         OPC_EmitInteger, MVT::i32, 14, 
/*26049*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26052*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26055*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26068*/       0, /*End of Scope*/
/*26069*/     /*Scope*/ 97, /*->26167*/
/*26070*/       OPC_MoveChild, 1,
/*26072*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26075*/       OPC_RecordChild0, // #1 = $Rm
/*26076*/       OPC_MoveChild, 1,
/*26078*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26089*/       OPC_MoveParent,
/*26090*/       OPC_MoveParent,
/*26091*/       OPC_CheckType, MVT::i32,
/*26093*/       OPC_Scope, 23, /*->26118*/ // 3 children in Scope
/*26095*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26097*/         OPC_EmitInteger, MVT::i32, 14, 
/*26100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26118*/       /*Scope*/ 23, /*->26142*/
/*26119*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26121*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26124*/         OPC_EmitInteger, MVT::i32, 14, 
/*26127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26142*/       /*Scope*/ 23, /*->26166*/
/*26143*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26145*/         OPC_EmitInteger, MVT::i32, 14, 
/*26148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26151*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26154*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26166*/       0, /*End of Scope*/
/*26167*/     0, /*End of Scope*/
/*26168*/   /*Scope*/ 98, /*->26267*/
/*26169*/     OPC_MoveChild, 0,
/*26171*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26174*/     OPC_RecordChild0, // #0 = $Rm
/*26175*/     OPC_MoveChild, 1,
/*26177*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*26188*/     OPC_MoveParent,
/*26189*/     OPC_MoveParent,
/*26190*/     OPC_RecordChild1, // #1 = $Rn
/*26191*/     OPC_CheckType, MVT::i32,
/*26193*/     OPC_Scope, 23, /*->26218*/ // 3 children in Scope
/*26195*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26197*/       OPC_EmitInteger, MVT::i32, 14, 
/*26200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26203*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26206*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26218*/     /*Scope*/ 23, /*->26242*/
/*26219*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26221*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26224*/       OPC_EmitInteger, MVT::i32, 14, 
/*26227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26242*/     /*Scope*/ 23, /*->26266*/
/*26243*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26245*/       OPC_EmitInteger, MVT::i32, 14, 
/*26248*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26251*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26254*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26266*/     0, /*End of Scope*/
/*26267*/   /*Scope*/ 0|128,1/*128*/, /*->26397*/
/*26269*/     OPC_RecordChild0, // #0 = $Vn
/*26270*/     OPC_MoveChild, 1,
/*26272*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26275*/     OPC_Scope, 73, /*->26350*/ // 2 children in Scope
/*26277*/       OPC_RecordChild0, // #1 = $Vm
/*26278*/       OPC_MoveChild, 1,
/*26280*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26283*/       OPC_MoveChild, 0,
/*26285*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26288*/       OPC_MoveChild, 0,
/*26290*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26293*/       OPC_MoveParent,
/*26294*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26296*/       OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->26323
/*26299*/         OPC_MoveParent,
/*26300*/         OPC_MoveParent,
/*26301*/         OPC_MoveParent,
/*26302*/         OPC_CheckType, MVT::v2i32,
/*26304*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26306*/         OPC_EmitInteger, MVT::i32, 14, 
/*26309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26312*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v16i8,// ->26349
/*26325*/         OPC_MoveParent,
/*26326*/         OPC_MoveParent,
/*26327*/         OPC_MoveParent,
/*26328*/         OPC_CheckType, MVT::v4i32,
/*26330*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26332*/         OPC_EmitInteger, MVT::i32, 14, 
/*26335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26338*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*26350*/     /*Scope*/ 45, /*->26396*/
/*26351*/       OPC_MoveChild, 0,
/*26353*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26356*/       OPC_MoveChild, 0,
/*26358*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26361*/       OPC_MoveChild, 0,
/*26363*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26366*/       OPC_MoveParent,
/*26367*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26369*/       OPC_CheckType, MVT::v8i8,
/*26371*/       OPC_MoveParent,
/*26372*/       OPC_MoveParent,
/*26373*/       OPC_RecordChild1, // #1 = $Vm
/*26374*/       OPC_MoveParent,
/*26375*/       OPC_CheckType, MVT::v2i32,
/*26377*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26379*/       OPC_EmitInteger, MVT::i32, 14, 
/*26382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26396*/     0, /*End of Scope*/
/*26397*/   /*Scope*/ 101, /*->26499*/
/*26398*/     OPC_MoveChild, 0,
/*26400*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26403*/     OPC_Scope, 46, /*->26451*/ // 2 children in Scope
/*26405*/       OPC_RecordChild0, // #0 = $Vm
/*26406*/       OPC_MoveChild, 1,
/*26408*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26411*/       OPC_MoveChild, 0,
/*26413*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26416*/       OPC_MoveChild, 0,
/*26418*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26421*/       OPC_MoveParent,
/*26422*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26424*/       OPC_CheckType, MVT::v8i8,
/*26426*/       OPC_MoveParent,
/*26427*/       OPC_MoveParent,
/*26428*/       OPC_MoveParent,
/*26429*/       OPC_RecordChild1, // #1 = $Vn
/*26430*/       OPC_CheckType, MVT::v2i32,
/*26432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26434*/       OPC_EmitInteger, MVT::i32, 14, 
/*26437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26451*/     /*Scope*/ 46, /*->26498*/
/*26452*/       OPC_MoveChild, 0,
/*26454*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26457*/       OPC_MoveChild, 0,
/*26459*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26462*/       OPC_MoveChild, 0,
/*26464*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26467*/       OPC_MoveParent,
/*26468*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26470*/       OPC_CheckType, MVT::v8i8,
/*26472*/       OPC_MoveParent,
/*26473*/       OPC_MoveParent,
/*26474*/       OPC_RecordChild1, // #0 = $Vm
/*26475*/       OPC_MoveParent,
/*26476*/       OPC_RecordChild1, // #1 = $Vn
/*26477*/       OPC_CheckType, MVT::v2i32,
/*26479*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26481*/       OPC_EmitInteger, MVT::i32, 14, 
/*26484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26487*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*26498*/     0, /*End of Scope*/
/*26499*/   /*Scope*/ 51, /*->26551*/
/*26500*/     OPC_RecordChild0, // #0 = $Vn
/*26501*/     OPC_MoveChild, 1,
/*26503*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26506*/     OPC_MoveChild, 0,
/*26508*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26511*/     OPC_MoveChild, 0,
/*26513*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26516*/     OPC_MoveChild, 0,
/*26518*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26521*/     OPC_MoveParent,
/*26522*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26524*/     OPC_CheckType, MVT::v16i8,
/*26526*/     OPC_MoveParent,
/*26527*/     OPC_MoveParent,
/*26528*/     OPC_RecordChild1, // #1 = $Vm
/*26529*/     OPC_MoveParent,
/*26530*/     OPC_CheckType, MVT::v4i32,
/*26532*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26534*/     OPC_EmitInteger, MVT::i32, 14, 
/*26537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
              // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26551*/   /*Scope*/ 101, /*->26653*/
/*26552*/     OPC_MoveChild, 0,
/*26554*/     OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*26557*/     OPC_Scope, 46, /*->26605*/ // 2 children in Scope
/*26559*/       OPC_RecordChild0, // #0 = $Vm
/*26560*/       OPC_MoveChild, 1,
/*26562*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26565*/       OPC_MoveChild, 0,
/*26567*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26570*/       OPC_MoveChild, 0,
/*26572*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26575*/       OPC_MoveParent,
/*26576*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26578*/       OPC_CheckType, MVT::v16i8,
/*26580*/       OPC_MoveParent,
/*26581*/       OPC_MoveParent,
/*26582*/       OPC_MoveParent,
/*26583*/       OPC_RecordChild1, // #1 = $Vn
/*26584*/       OPC_CheckType, MVT::v4i32,
/*26586*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26588*/       OPC_EmitInteger, MVT::i32, 14, 
/*26591*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26605*/     /*Scope*/ 46, /*->26652*/
/*26606*/       OPC_MoveChild, 0,
/*26608*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*26611*/       OPC_MoveChild, 0,
/*26613*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*26616*/       OPC_MoveChild, 0,
/*26618*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*26621*/       OPC_MoveParent,
/*26622*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*26624*/       OPC_CheckType, MVT::v16i8,
/*26626*/       OPC_MoveParent,
/*26627*/       OPC_MoveParent,
/*26628*/       OPC_RecordChild1, // #0 = $Vm
/*26629*/       OPC_MoveParent,
/*26630*/       OPC_RecordChild1, // #1 = $Vn
/*26631*/       OPC_CheckType, MVT::v4i32,
/*26633*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26635*/       OPC_EmitInteger, MVT::i32, 14, 
/*26638*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26641*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*26652*/     0, /*End of Scope*/
/*26653*/   /*Scope*/ 24, /*->26678*/
/*26654*/     OPC_CheckAndImm, 127|128,1/*255*/, 
/*26657*/     OPC_RecordChild0, // #0 = $Rm
/*26658*/     OPC_CheckType, MVT::i32,
/*26660*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26662*/     OPC_EmitInteger, MVT::i32, 14, 
/*26665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
              // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*26678*/   /*Scope*/ 25, /*->26704*/
/*26679*/     OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*26683*/     OPC_RecordChild0, // #0 = $Rm
/*26684*/     OPC_CheckType, MVT::i32,
/*26686*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*26688*/     OPC_EmitInteger, MVT::i32, 14, 
/*26691*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26694*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
              // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*26704*/   /*Scope*/ 62|128,2/*318*/, /*->27024*/
/*26706*/     OPC_RecordChild0, // #0 = $src
/*26707*/     OPC_RecordChild1, // #1 = $imm
/*26708*/     OPC_Scope, 63|128,1/*191*/, /*->26902*/ // 4 children in Scope
/*26711*/       OPC_MoveChild, 1,
/*26713*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26716*/       OPC_Scope, 33, /*->26751*/ // 6 children in Scope
/*26718*/         OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*26720*/         OPC_MoveParent,
/*26721*/         OPC_CheckType, MVT::i32,
/*26723*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26725*/         OPC_EmitConvertToTarget, 1,
/*26727*/         OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*26730*/         OPC_EmitInteger, MVT::i32, 14, 
/*26733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26736*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26739*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*26751*/       /*Scope*/ 30, /*->26782*/
/*26752*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*26754*/         OPC_MoveParent,
/*26755*/         OPC_CheckType, MVT::i32,
/*26757*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26759*/         OPC_EmitConvertToTarget, 1,
/*26761*/         OPC_EmitInteger, MVT::i32, 14, 
/*26764*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26782*/       /*Scope*/ 26, /*->26809*/
/*26783*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26785*/         OPC_MoveParent,
/*26786*/         OPC_CheckType, MVT::i32,
/*26788*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*26790*/         OPC_EmitConvertToTarget, 1,
/*26792*/         OPC_EmitInteger, MVT::i32, 14, 
/*26795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*26809*/       /*Scope*/ 33, /*->26843*/
/*26810*/         OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*26812*/         OPC_MoveParent,
/*26813*/         OPC_CheckType, MVT::i32,
/*26815*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26817*/         OPC_EmitConvertToTarget, 1,
/*26819*/         OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*26822*/         OPC_EmitInteger, MVT::i32, 14, 
/*26825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                  // Dst: (BICri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*26843*/       /*Scope*/ 30, /*->26874*/
/*26844*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*26846*/         OPC_MoveParent,
/*26847*/         OPC_CheckType, MVT::i32,
/*26849*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26851*/         OPC_EmitConvertToTarget, 1,
/*26853*/         OPC_EmitInteger, MVT::i32, 14, 
/*26856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26859*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26862*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*26874*/       /*Scope*/ 26, /*->26901*/
/*26875*/         OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*26877*/         OPC_MoveParent,
/*26878*/         OPC_CheckType, MVT::i32,
/*26880*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26882*/         OPC_EmitConvertToTarget, 1,
/*26884*/         OPC_EmitInteger, MVT::i32, 14, 
/*26887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                  // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*26901*/       0, /*End of Scope*/
/*26902*/     /*Scope*/ 76, /*->26979*/
/*26903*/       OPC_CheckType, MVT::i32,
/*26905*/       OPC_Scope, 23, /*->26930*/ // 3 children in Scope
/*26907*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*26909*/         OPC_EmitInteger, MVT::i32, 14, 
/*26912*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26915*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26918*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26930*/       /*Scope*/ 23, /*->26954*/
/*26931*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26933*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*26936*/         OPC_EmitInteger, MVT::i32, 14, 
/*26939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26954*/       /*Scope*/ 23, /*->26978*/
/*26955*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*26957*/         OPC_EmitInteger, MVT::i32, 14, 
/*26960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*26978*/       0, /*End of Scope*/
/*26979*/     /*Scope*/ 21, /*->27001*/
/*26980*/       OPC_CheckType, MVT::v2i32,
/*26982*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*26984*/       OPC_EmitInteger, MVT::i32, 14, 
/*26987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*27001*/     /*Scope*/ 21, /*->27023*/
/*27002*/       OPC_CheckType, MVT::v4i32,
/*27004*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*27006*/       OPC_EmitInteger, MVT::i32, 14, 
/*27009*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27012*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*27023*/     0, /*End of Scope*/
/*27024*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 89|128,3/*473*/,  TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->27502
/*27029*/   OPC_Scope, 80|128,2/*336*/, /*->27368*/ // 2 children in Scope
/*27032*/     OPC_MoveChild, 0,
/*27034*/     OPC_SwitchOpcode /*2 cases */, 80|128,1/*208*/,  TARGET_VAL(ISD::OR),// ->27247
/*27039*/       OPC_MoveChild, 0,
/*27041*/       OPC_SwitchOpcode /*2 cases */, 99,  TARGET_VAL(ISD::SRL),// ->27144
/*27045*/         OPC_MoveChild, 0,
/*27047*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27051*/         OPC_RecordChild0, // #0 = $Rm
/*27052*/         OPC_MoveParent,
/*27053*/         OPC_MoveChild, 1,
/*27055*/         OPC_CheckInteger, 8, 
/*27057*/         OPC_CheckType, MVT::i32,
/*27059*/         OPC_MoveParent,
/*27060*/         OPC_MoveParent,
/*27061*/         OPC_MoveChild, 1,
/*27063*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27066*/         OPC_MoveChild, 0,
/*27068*/         OPC_CheckSame, 0,
/*27070*/         OPC_MoveParent,
/*27071*/         OPC_MoveChild, 1,
/*27073*/         OPC_CheckInteger, 8, 
/*27075*/         OPC_CheckType, MVT::i32,
/*27077*/         OPC_MoveParent,
/*27078*/         OPC_MoveParent,
/*27079*/         OPC_MoveParent,
/*27080*/         OPC_MoveChild, 1,
/*27082*/         OPC_CheckValueType, MVT::i16,
/*27084*/         OPC_MoveParent,
/*27085*/         OPC_Scope, 18, /*->27105*/ // 3 children in Scope
/*27087*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27089*/           OPC_EmitInteger, MVT::i32, 14, 
/*27092*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27095*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 GPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27105*/         /*Scope*/ 18, /*->27124*/
/*27106*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27108*/           OPC_EmitInteger, MVT::i32, 14, 
/*27111*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27114*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 tGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27124*/         /*Scope*/ 18, /*->27143*/
/*27125*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27127*/           OPC_EmitInteger, MVT::i32, 14, 
/*27130*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27133*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32), (shl:i32 rGPR:i32:$Rm, 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27143*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 99,  TARGET_VAL(ISD::SHL),// ->27246
/*27147*/         OPC_RecordChild0, // #0 = $Rm
/*27148*/         OPC_MoveChild, 1,
/*27150*/         OPC_CheckInteger, 8, 
/*27152*/         OPC_CheckType, MVT::i32,
/*27154*/         OPC_MoveParent,
/*27155*/         OPC_MoveParent,
/*27156*/         OPC_MoveChild, 1,
/*27158*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*27161*/         OPC_MoveChild, 0,
/*27163*/         OPC_CheckAndImm, 0|128,126|128,3/*65280*/, 
/*27167*/         OPC_MoveChild, 0,
/*27169*/         OPC_CheckSame, 0,
/*27171*/         OPC_MoveParent,
/*27172*/         OPC_MoveParent,
/*27173*/         OPC_MoveChild, 1,
/*27175*/         OPC_CheckInteger, 8, 
/*27177*/         OPC_CheckType, MVT::i32,
/*27179*/         OPC_MoveParent,
/*27180*/         OPC_MoveParent,
/*27181*/         OPC_MoveParent,
/*27182*/         OPC_MoveChild, 1,
/*27184*/         OPC_CheckValueType, MVT::i16,
/*27186*/         OPC_MoveParent,
/*27187*/         OPC_Scope, 18, /*->27207*/ // 3 children in Scope
/*27189*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27191*/           OPC_EmitInteger, MVT::i32, 14, 
/*27194*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27197*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 GPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 GPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*27207*/         /*Scope*/ 18, /*->27226*/
/*27208*/           OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27210*/           OPC_EmitInteger, MVT::i32, 14, 
/*27213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 tGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 tGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*27226*/         /*Scope*/ 18, /*->27245*/
/*27227*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27229*/           OPC_EmitInteger, MVT::i32, 14, 
/*27232*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27235*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 (or:i32 (shl:i32 rGPR:i32:$Rm, 8:i32), (srl:i32 (and:i32 rGPR:i32:$Rm, 65280:i32), 8:i32)), i16:Other) - Complexity = 30
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*27245*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
              /*SwitchOpcode*/ 117,  TARGET_VAL(ISD::ROTR),// ->27367
/*27250*/       OPC_RecordChild0, // #0 = $Rm
/*27251*/       OPC_RecordChild1, // #1 = $rot
/*27252*/       OPC_MoveChild, 1,
/*27254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27257*/       OPC_CheckPredicate, 9, // Predicate_rot_imm
/*27259*/       OPC_CheckType, MVT::i32,
/*27261*/       OPC_MoveParent,
/*27262*/       OPC_MoveParent,
/*27263*/       OPC_MoveChild, 1,
/*27265*/       OPC_Scope, 49, /*->27316*/ // 2 children in Scope
/*27267*/         OPC_CheckValueType, MVT::i8,
/*27269*/         OPC_MoveParent,
/*27270*/         OPC_Scope, 21, /*->27293*/ // 2 children in Scope
/*27272*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27274*/           OPC_EmitConvertToTarget, 1,
/*27276*/           OPC_EmitInteger, MVT::i32, 14, 
/*27279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTBr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27293*/         /*Scope*/ 21, /*->27315*/
/*27294*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27296*/           OPC_EmitConvertToTarget, 1,
/*27298*/           OPC_EmitInteger, MVT::i32, 14, 
/*27301*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27304*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTBr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27315*/         0, /*End of Scope*/
/*27316*/       /*Scope*/ 49, /*->27366*/
/*27317*/         OPC_CheckValueType, MVT::i16,
/*27319*/         OPC_MoveParent,
/*27320*/         OPC_Scope, 21, /*->27343*/ // 2 children in Scope
/*27322*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27324*/           OPC_EmitConvertToTarget, 1,
/*27326*/           OPC_EmitInteger, MVT::i32, 14, 
/*27329*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27332*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTHr_rot:i32 GPR:i32:$Rm, (imm:i32):$rot)
/*27343*/         /*Scope*/ 21, /*->27365*/
/*27344*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27346*/           OPC_EmitConvertToTarget, 1,
/*27348*/           OPC_EmitInteger, MVT::i32, 14, 
/*27351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27354*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr_rot), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTHr_rot:i32 rGPR:i32:$Rm, (imm:i32):$rot)
/*27365*/         0, /*End of Scope*/
/*27366*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*27368*/   /*Scope*/ 3|128,1/*131*/, /*->27501*/
/*27370*/     OPC_RecordChild0, // #0 = $Rm
/*27371*/     OPC_MoveChild, 1,
/*27373*/     OPC_Scope, 62, /*->27437*/ // 2 children in Scope
/*27375*/       OPC_CheckValueType, MVT::i8,
/*27377*/       OPC_MoveParent,
/*27378*/       OPC_Scope, 18, /*->27398*/ // 3 children in Scope
/*27380*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27382*/         OPC_EmitInteger, MVT::i32, 14, 
/*27385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (SXTBr:i32 GPR:i32:$Rm)
/*27398*/       /*Scope*/ 18, /*->27417*/
/*27399*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27401*/         OPC_EmitInteger, MVT::i32, 14, 
/*27404*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27407*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*27417*/       /*Scope*/ 18, /*->27436*/
/*27418*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27420*/         OPC_EmitInteger, MVT::i32, 14, 
/*27423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTBr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i8:Other) - Complexity = 3
                  // Dst: (t2SXTBr:i32 rGPR:i32:$Rm)
/*27436*/       0, /*End of Scope*/
/*27437*/     /*Scope*/ 62, /*->27500*/
/*27438*/       OPC_CheckValueType, MVT::i16,
/*27440*/       OPC_MoveParent,
/*27441*/       OPC_Scope, 18, /*->27461*/ // 3 children in Scope
/*27443*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*27445*/         OPC_EmitInteger, MVT::i32, 14, 
/*27448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 GPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (SXTHr:i32 GPR:i32:$Rm)
/*27461*/       /*Scope*/ 18, /*->27480*/
/*27462*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*27464*/         OPC_EmitInteger, MVT::i32, 14, 
/*27467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*27480*/       /*Scope*/ 18, /*->27499*/
/*27481*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27483*/         OPC_EmitInteger, MVT::i32, 14, 
/*27486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTHr), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sext_inreg:i32 rGPR:i32:$Rm, i16:Other) - Complexity = 3
                  // Dst: (t2SXTHr:i32 rGPR:i32:$Rm)
/*27499*/       0, /*End of Scope*/
/*27500*/     0, /*End of Scope*/
/*27501*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 122|128,4/*634*/,  TARGET_VAL(ISD::SRA),// ->28140
/*27506*/   OPC_Scope, 3|128,3/*387*/, /*->27896*/ // 4 children in Scope
/*27509*/     OPC_MoveChild, 0,
/*27511*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27514*/     OPC_Scope, 57, /*->27573*/ // 6 children in Scope
/*27516*/       OPC_RecordChild0, // #0 = $a
/*27517*/       OPC_MoveChild, 1,
/*27519*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27522*/       OPC_MoveChild, 0,
/*27524*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27527*/       OPC_RecordChild0, // #1 = $b
/*27528*/       OPC_MoveChild, 1,
/*27530*/       OPC_CheckInteger, 16, 
/*27532*/       OPC_CheckType, MVT::i32,
/*27534*/       OPC_MoveParent,
/*27535*/       OPC_MoveParent,
/*27536*/       OPC_MoveChild, 1,
/*27538*/       OPC_CheckInteger, 16, 
/*27540*/       OPC_CheckType, MVT::i32,
/*27542*/       OPC_MoveParent,
/*27543*/       OPC_MoveParent,
/*27544*/       OPC_MoveParent,
/*27545*/       OPC_MoveChild, 1,
/*27547*/       OPC_CheckInteger, 16, 
/*27549*/       OPC_CheckType, MVT::i32,
/*27551*/       OPC_MoveParent,
/*27552*/       OPC_CheckType, MVT::i32,
/*27554*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27556*/       OPC_EmitInteger, MVT::i32, 14, 
/*27559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27573*/     /*Scope*/ 57, /*->27631*/
/*27574*/       OPC_MoveChild, 0,
/*27576*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27579*/       OPC_MoveChild, 0,
/*27581*/       OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*27584*/       OPC_RecordChild0, // #0 = $b
/*27585*/       OPC_MoveChild, 1,
/*27587*/       OPC_CheckInteger, 16, 
/*27589*/       OPC_CheckType, MVT::i32,
/*27591*/       OPC_MoveParent,
/*27592*/       OPC_MoveParent,
/*27593*/       OPC_MoveChild, 1,
/*27595*/       OPC_CheckInteger, 16, 
/*27597*/       OPC_CheckType, MVT::i32,
/*27599*/       OPC_MoveParent,
/*27600*/       OPC_MoveParent,
/*27601*/       OPC_RecordChild1, // #1 = $a
/*27602*/       OPC_MoveParent,
/*27603*/       OPC_MoveChild, 1,
/*27605*/       OPC_CheckInteger, 16, 
/*27607*/       OPC_CheckType, MVT::i32,
/*27609*/       OPC_MoveParent,
/*27610*/       OPC_CheckType, MVT::i32,
/*27612*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27614*/       OPC_EmitInteger, MVT::i32, 14, 
/*27617*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27631*/     /*Scope*/ 67, /*->27699*/
/*27632*/       OPC_RecordChild0, // #0 = $Rn
/*27633*/       OPC_MoveChild, 1,
/*27635*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27638*/       OPC_RecordChild0, // #1 = $Rm
/*27639*/       OPC_MoveChild, 1,
/*27641*/       OPC_CheckInteger, 16, 
/*27643*/       OPC_CheckType, MVT::i32,
/*27645*/       OPC_MoveParent,
/*27646*/       OPC_MoveParent,
/*27647*/       OPC_MoveParent,
/*27648*/       OPC_MoveChild, 1,
/*27650*/       OPC_CheckInteger, 16, 
/*27652*/       OPC_CheckType, MVT::i32,
/*27654*/       OPC_MoveParent,
/*27655*/       OPC_CheckType, MVT::i32,
/*27657*/       OPC_Scope, 19, /*->27678*/ // 2 children in Scope
/*27659*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27661*/         OPC_EmitInteger, MVT::i32, 14, 
/*27664*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27667*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27678*/       /*Scope*/ 19, /*->27698*/
/*27679*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27681*/         OPC_EmitInteger, MVT::i32, 14, 
/*27684*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27687*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27698*/       0, /*End of Scope*/
/*27699*/     /*Scope*/ 67, /*->27767*/
/*27700*/       OPC_MoveChild, 0,
/*27702*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*27705*/       OPC_RecordChild0, // #0 = $Rm
/*27706*/       OPC_MoveChild, 1,
/*27708*/       OPC_CheckInteger, 16, 
/*27710*/       OPC_CheckType, MVT::i32,
/*27712*/       OPC_MoveParent,
/*27713*/       OPC_MoveParent,
/*27714*/       OPC_RecordChild1, // #1 = $Rn
/*27715*/       OPC_MoveParent,
/*27716*/       OPC_MoveChild, 1,
/*27718*/       OPC_CheckInteger, 16, 
/*27720*/       OPC_CheckType, MVT::i32,
/*27722*/       OPC_MoveParent,
/*27723*/       OPC_CheckType, MVT::i32,
/*27725*/       OPC_Scope, 19, /*->27746*/ // 2 children in Scope
/*27727*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27729*/         OPC_EmitInteger, MVT::i32, 14, 
/*27732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27746*/       /*Scope*/ 19, /*->27766*/
/*27747*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27749*/         OPC_EmitInteger, MVT::i32, 14, 
/*27752*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27755*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                  // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27766*/       0, /*End of Scope*/
/*27767*/     /*Scope*/ 63, /*->27831*/
/*27768*/       OPC_RecordChild0, // #0 = $Rn
/*27769*/       OPC_MoveChild, 1,
/*27771*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27774*/       OPC_RecordChild0, // #1 = $Rm
/*27775*/       OPC_MoveChild, 1,
/*27777*/       OPC_CheckValueType, MVT::i16,
/*27779*/       OPC_MoveParent,
/*27780*/       OPC_MoveParent,
/*27781*/       OPC_MoveParent,
/*27782*/       OPC_MoveChild, 1,
/*27784*/       OPC_CheckInteger, 16, 
/*27786*/       OPC_CheckType, MVT::i32,
/*27788*/       OPC_MoveParent,
/*27789*/       OPC_Scope, 19, /*->27810*/ // 2 children in Scope
/*27791*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27793*/         OPC_EmitInteger, MVT::i32, 14, 
/*27796*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27799*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27810*/       /*Scope*/ 19, /*->27830*/
/*27811*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27813*/         OPC_EmitInteger, MVT::i32, 14, 
/*27816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27830*/       0, /*End of Scope*/
/*27831*/     /*Scope*/ 63, /*->27895*/
/*27832*/       OPC_MoveChild, 0,
/*27834*/       OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*27837*/       OPC_RecordChild0, // #0 = $Rm
/*27838*/       OPC_MoveChild, 1,
/*27840*/       OPC_CheckValueType, MVT::i16,
/*27842*/       OPC_MoveParent,
/*27843*/       OPC_MoveParent,
/*27844*/       OPC_RecordChild1, // #1 = $Rn
/*27845*/       OPC_MoveParent,
/*27846*/       OPC_MoveChild, 1,
/*27848*/       OPC_CheckInteger, 16, 
/*27850*/       OPC_CheckType, MVT::i32,
/*27852*/       OPC_MoveParent,
/*27853*/       OPC_Scope, 19, /*->27874*/ // 2 children in Scope
/*27855*/         OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27857*/         OPC_EmitInteger, MVT::i32, 14, 
/*27860*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27863*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27874*/       /*Scope*/ 19, /*->27894*/
/*27875*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*27877*/         OPC_EmitInteger, MVT::i32, 14, 
/*27880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27883*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                  // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*27894*/       0, /*End of Scope*/
/*27895*/     0, /*End of Scope*/
/*27896*/   /*Scope*/ 30, /*->27927*/
/*27897*/     OPC_RecordNode, // #0 = $src
/*27898*/     OPC_CheckType, MVT::i32,
/*27900*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*27902*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*27905*/     OPC_EmitInteger, MVT::i32, 14, 
/*27908*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27911*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27914*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*27927*/   /*Scope*/ 80, /*->28008*/
/*27928*/     OPC_MoveChild, 0,
/*27930*/     OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*27933*/     OPC_RecordChild0, // #0 = $a
/*27934*/     OPC_Scope, 35, /*->27971*/ // 2 children in Scope
/*27936*/       OPC_RecordChild1, // #1 = $b
/*27937*/       OPC_MoveChild, 1,
/*27939*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27941*/       OPC_MoveParent,
/*27942*/       OPC_MoveParent,
/*27943*/       OPC_MoveChild, 1,
/*27945*/       OPC_CheckInteger, 16, 
/*27947*/       OPC_CheckType, MVT::i32,
/*27949*/       OPC_MoveParent,
/*27950*/       OPC_CheckType, MVT::i32,
/*27952*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27954*/       OPC_EmitInteger, MVT::i32, 14, 
/*27957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*27971*/     /*Scope*/ 35, /*->28007*/
/*27972*/       OPC_MoveChild, 0,
/*27974*/       OPC_CheckPredicate, 10, // Predicate_sext_16_node
/*27976*/       OPC_MoveParent,
/*27977*/       OPC_RecordChild1, // #1 = $a
/*27978*/       OPC_MoveParent,
/*27979*/       OPC_MoveChild, 1,
/*27981*/       OPC_CheckInteger, 16, 
/*27983*/       OPC_CheckType, MVT::i32,
/*27985*/       OPC_MoveParent,
/*27986*/       OPC_CheckType, MVT::i32,
/*27988*/       OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*27990*/       OPC_EmitInteger, MVT::i32, 14, 
/*27993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*28007*/     0, /*End of Scope*/
/*28008*/   /*Scope*/ 1|128,1/*129*/, /*->28139*/
/*28010*/     OPC_RecordChild0, // #0 = $Rm
/*28011*/     OPC_RecordChild1, // #1 = $imm
/*28012*/     OPC_Scope, 69, /*->28083*/ // 2 children in Scope
/*28014*/       OPC_MoveChild, 1,
/*28016*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28019*/       OPC_CheckType, MVT::i32,
/*28021*/       OPC_Scope, 30, /*->28053*/ // 2 children in Scope
/*28023*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*28025*/         OPC_MoveParent,
/*28026*/         OPC_CheckType, MVT::i32,
/*28028*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28030*/         OPC_EmitConvertToTarget, 1,
/*28032*/         OPC_EmitInteger, MVT::i32, 14, 
/*28035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*28053*/       /*Scope*/ 28, /*->28082*/
/*28054*/         OPC_MoveParent,
/*28055*/         OPC_CheckType, MVT::i32,
/*28057*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28059*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28062*/         OPC_EmitConvertToTarget, 1,
/*28064*/         OPC_EmitInteger, MVT::i32, 14, 
/*28067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*28082*/       0, /*End of Scope*/
/*28083*/     /*Scope*/ 54, /*->28138*/
/*28084*/       OPC_CheckChild1Type, MVT::i32,
/*28086*/       OPC_CheckType, MVT::i32,
/*28088*/       OPC_Scope, 23, /*->28113*/ // 2 children in Scope
/*28090*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28092*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*28095*/         OPC_EmitInteger, MVT::i32, 14, 
/*28098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*28113*/       /*Scope*/ 23, /*->28137*/
/*28114*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28116*/         OPC_EmitInteger, MVT::i32, 14, 
/*28119*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28122*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28125*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*28137*/       0, /*End of Scope*/
/*28138*/     0, /*End of Scope*/
/*28139*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 95|128,2/*351*/,  TARGET_VAL(ARMISD::PRELOAD),// ->28495
/*28144*/   OPC_RecordNode,   // #0 = 'ARMPreload' chained node
/*28145*/   OPC_RecordChild1, // #1 = $shift
/*28146*/   OPC_CheckChild1Type, MVT::i32,
/*28148*/   OPC_MoveChild, 2,
/*28150*/   OPC_CheckType, MVT::i32,
/*28152*/   OPC_Scope, 22|128,1/*150*/, /*->28305*/ // 2 children in Scope
/*28155*/     OPC_CheckInteger, 1, 
/*28157*/     OPC_MoveParent,
/*28158*/     OPC_MoveChild, 3,
/*28160*/     OPC_Scope, 34, /*->28196*/ // 2 children in Scope
/*28162*/       OPC_CheckInteger, 1, 
/*28164*/       OPC_MoveParent,
/*28165*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28167*/       OPC_Scope, 13, /*->28182*/ // 2 children in Scope
/*28169*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28172*/         OPC_EmitMergeInputChains1_0,
/*28173*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*28182*/       /*Scope*/ 12, /*->28195*/
/*28183*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28186*/         OPC_EmitMergeInputChains1_0,
/*28187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*28195*/       0, /*End of Scope*/
/*28196*/     /*Scope*/ 107, /*->28304*/
/*28197*/       OPC_CheckInteger, 0, 
/*28199*/       OPC_MoveParent,
/*28200*/       OPC_Scope, 15, /*->28217*/ // 4 children in Scope
/*28202*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28204*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28207*/         OPC_EmitMergeInputChains1_0,
/*28208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*28217*/       /*Scope*/ 23, /*->28241*/
/*28218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28220*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28223*/         OPC_EmitMergeInputChains1_0,
/*28224*/         OPC_EmitInteger, MVT::i32, 14, 
/*28227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*28241*/       /*Scope*/ 14, /*->28256*/
/*28242*/         OPC_CheckPatternPredicate, 10, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*28244*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28247*/         OPC_EmitMergeInputChains1_0,
/*28248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                  // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*28256*/       /*Scope*/ 46, /*->28303*/
/*28257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28259*/         OPC_Scope, 20, /*->28281*/ // 2 children in Scope
/*28261*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28264*/           OPC_EmitMergeInputChains1_0,
/*28265*/           OPC_EmitInteger, MVT::i32, 14, 
/*28268*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28271*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*28281*/         /*Scope*/ 20, /*->28302*/
/*28282*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28285*/           OPC_EmitMergeInputChains1_0,
/*28286*/           OPC_EmitInteger, MVT::i32, 14, 
/*28289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                    // Dst: (t2PLDWi8 t2addrmode_imm8:i32:$addr)
/*28302*/         0, /*End of Scope*/
/*28303*/       0, /*End of Scope*/
/*28304*/     0, /*End of Scope*/
/*28305*/   /*Scope*/ 59|128,1/*187*/, /*->28494*/
/*28307*/     OPC_CheckInteger, 0, 
/*28309*/     OPC_MoveParent,
/*28310*/     OPC_MoveChild, 3,
/*28312*/     OPC_Scope, 107, /*->28421*/ // 2 children in Scope
/*28314*/       OPC_CheckInteger, 1, 
/*28316*/       OPC_MoveParent,
/*28317*/       OPC_Scope, 15, /*->28334*/ // 4 children in Scope
/*28319*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28321*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28324*/         OPC_EmitMergeInputChains1_0,
/*28325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*28334*/       /*Scope*/ 23, /*->28358*/
/*28335*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28337*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28340*/         OPC_EmitMergeInputChains1_0,
/*28341*/         OPC_EmitInteger, MVT::i32, 14, 
/*28344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                  // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*28358*/       /*Scope*/ 14, /*->28373*/
/*28359*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*28361*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28364*/         OPC_EmitMergeInputChains1_0,
/*28365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                  // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                  // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*28373*/       /*Scope*/ 46, /*->28420*/
/*28374*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*28376*/         OPC_Scope, 20, /*->28398*/ // 2 children in Scope
/*28378*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28381*/           OPC_EmitMergeInputChains1_0,
/*28382*/           OPC_EmitInteger, MVT::i32, 14, 
/*28385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28388*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*28398*/         /*Scope*/ 20, /*->28419*/
/*28399*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28402*/           OPC_EmitMergeInputChains1_0,
/*28403*/           OPC_EmitInteger, MVT::i32, 14, 
/*28406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                        0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                    // Dst: (t2PLIi8 t2addrmode_imm8:i32:$addr)
/*28419*/         0, /*End of Scope*/
/*28420*/       0, /*End of Scope*/
/*28421*/     /*Scope*/ 71, /*->28493*/
/*28422*/       OPC_CheckInteger, 0, 
/*28424*/       OPC_MoveParent,
/*28425*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*28427*/       OPC_Scope, 21, /*->28450*/ // 3 children in Scope
/*28429*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28432*/         OPC_EmitMergeInputChains1_0,
/*28433*/         OPC_EmitInteger, MVT::i32, 14, 
/*28436*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28439*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                  // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*28450*/       /*Scope*/ 20, /*->28471*/
/*28451*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*28454*/         OPC_EmitMergeInputChains1_0,
/*28455*/         OPC_EmitInteger, MVT::i32, 14, 
/*28458*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28461*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*28471*/       /*Scope*/ 20, /*->28492*/
/*28472*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*28475*/         OPC_EmitMergeInputChains1_0,
/*28476*/         OPC_EmitInteger, MVT::i32, 14, 
/*28479*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28482*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ARMPreload t2addrmode_imm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                  // Dst: (t2PLDi8 t2addrmode_imm8:i32:$addr)
/*28492*/       0, /*End of Scope*/
/*28493*/     0, /*End of Scope*/
/*28494*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::BR_JT),// ->28646
/*28499*/   OPC_RecordNode,   // #0 = 'ARMbrjt' chained node
/*28500*/   OPC_Scope, 93, /*->28595*/ // 2 children in Scope
/*28502*/     OPC_MoveChild, 1,
/*28504*/     OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::LOAD),// ->28557
/*28508*/       OPC_RecordMemRef,
/*28509*/       OPC_RecordNode, // #1 = 'ld' chained node
/*28510*/       OPC_CheckFoldableChainNode,
/*28511*/       OPC_RecordChild1, // #2 = $target
/*28512*/       OPC_CheckChild1Type, MVT::i32,
/*28514*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*28516*/       OPC_CheckPredicate, 24, // Predicate_load
/*28518*/       OPC_CheckType, MVT::i32,
/*28520*/       OPC_MoveParent,
/*28521*/       OPC_RecordChild2, // #3 = $jt
/*28522*/       OPC_MoveChild, 2,
/*28524*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28527*/       OPC_MoveParent,
/*28528*/       OPC_RecordChild3, // #4 = $id
/*28529*/       OPC_MoveChild, 3,
/*28531*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28534*/       OPC_MoveParent,
/*28535*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28537*/       OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*28540*/       OPC_EmitMergeInputChains, 2, 0, 1, 
/*28544*/       OPC_EmitConvertToTarget, 4,
/*28546*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
              /*SwitchOpcode*/ 34,  TARGET_VAL(ISD::ADD),// ->28594
/*28560*/       OPC_RecordChild0, // #1 = $target
/*28561*/       OPC_RecordChild1, // #2 = $idx
/*28562*/       OPC_CheckType, MVT::i32,
/*28564*/       OPC_MoveParent,
/*28565*/       OPC_RecordChild2, // #3 = $jt
/*28566*/       OPC_MoveChild, 2,
/*28568*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28571*/       OPC_MoveParent,
/*28572*/       OPC_RecordChild3, // #4 = $id
/*28573*/       OPC_MoveChild, 3,
/*28575*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28578*/       OPC_MoveParent,
/*28579*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28581*/       OPC_EmitMergeInputChains1_0,
/*28582*/       OPC_EmitConvertToTarget, 4,
/*28584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                    0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
              0, // EndSwitchOpcode
/*28595*/   /*Scope*/ 49, /*->28645*/
/*28596*/     OPC_RecordChild1, // #1 = $target
/*28597*/     OPC_CheckChild1Type, MVT::i32,
/*28599*/     OPC_RecordChild2, // #2 = $jt
/*28600*/     OPC_MoveChild, 2,
/*28602*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*28605*/     OPC_MoveParent,
/*28606*/     OPC_RecordChild3, // #3 = $id
/*28607*/     OPC_MoveChild, 3,
/*28609*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28612*/     OPC_MoveParent,
/*28613*/     OPC_Scope, 14, /*->28629*/ // 2 children in Scope
/*28615*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*28617*/       OPC_EmitMergeInputChains1_0,
/*28618*/       OPC_EmitConvertToTarget, 3,
/*28620*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28629*/     /*Scope*/ 14, /*->28644*/
/*28630*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28632*/       OPC_EmitMergeInputChains1_0,
/*28633*/       OPC_EmitConvertToTarget, 3,
/*28635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*28644*/     0, /*End of Scope*/
/*28645*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 114|128,14/*1906*/,  TARGET_VAL(ISD::STORE),// ->30556
/*28650*/   OPC_RecordMemRef,
/*28651*/   OPC_RecordNode,   // #0 = 'ist' chained node
/*28652*/   OPC_Scope, 85|128,2/*341*/, /*->28996*/ // 4 children in Scope
/*28655*/     OPC_MoveChild, 1,
/*28657*/     OPC_SwitchOpcode /*2 cases */, 91|128,1/*219*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->28881
/*28662*/       OPC_RecordChild0, // #1 = $Vd
/*28663*/       OPC_Scope, 53, /*->28718*/ // 4 children in Scope
/*28665*/         OPC_CheckChild0Type, MVT::v8i8,
/*28667*/         OPC_RecordChild1, // #2 = $lane
/*28668*/         OPC_MoveChild, 1,
/*28670*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28673*/         OPC_MoveParent,
/*28674*/         OPC_MoveParent,
/*28675*/         OPC_RecordChild2, // #3 = $Rn
/*28676*/         OPC_RecordChild3, // #4 = $Rm
/*28677*/         OPC_CheckChild3Type, MVT::i32,
/*28679*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28681*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28683*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28685*/         OPC_CheckType, MVT::i32,
/*28687*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28689*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28692*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28695*/         OPC_EmitMergeInputChains1_0,
/*28696*/         OPC_EmitConvertToTarget, 2,
/*28698*/         OPC_EmitInteger, MVT::i32, 14, 
/*28701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*28718*/       /*Scope*/ 53, /*->28772*/
/*28719*/         OPC_CheckChild0Type, MVT::v4i16,
/*28721*/         OPC_RecordChild1, // #2 = $lane
/*28722*/         OPC_MoveChild, 1,
/*28724*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28727*/         OPC_MoveParent,
/*28728*/         OPC_MoveParent,
/*28729*/         OPC_RecordChild2, // #3 = $Rn
/*28730*/         OPC_RecordChild3, // #4 = $Rm
/*28731*/         OPC_CheckChild3Type, MVT::i32,
/*28733*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28735*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28737*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28739*/         OPC_CheckType, MVT::i32,
/*28741*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28743*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28746*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28749*/         OPC_EmitMergeInputChains1_0,
/*28750*/         OPC_EmitConvertToTarget, 2,
/*28752*/         OPC_EmitInteger, MVT::i32, 14, 
/*28755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28758*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*28772*/       /*Scope*/ 53, /*->28826*/
/*28773*/         OPC_CheckChild0Type, MVT::v16i8,
/*28775*/         OPC_RecordChild1, // #2 = $lane
/*28776*/         OPC_MoveChild, 1,
/*28778*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28781*/         OPC_MoveParent,
/*28782*/         OPC_MoveParent,
/*28783*/         OPC_RecordChild2, // #3 = $addr
/*28784*/         OPC_RecordChild3, // #4 = $offset
/*28785*/         OPC_CheckChild3Type, MVT::i32,
/*28787*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28789*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28791*/         OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*28793*/         OPC_CheckType, MVT::i32,
/*28795*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28797*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28800*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28803*/         OPC_EmitMergeInputChains1_0,
/*28804*/         OPC_EmitConvertToTarget, 2,
/*28806*/         OPC_EmitInteger, MVT::i32, 14, 
/*28809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                  // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*28826*/       /*Scope*/ 53, /*->28880*/
/*28827*/         OPC_CheckChild0Type, MVT::v8i16,
/*28829*/         OPC_RecordChild1, // #2 = $lane
/*28830*/         OPC_MoveChild, 1,
/*28832*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28835*/         OPC_MoveParent,
/*28836*/         OPC_MoveParent,
/*28837*/         OPC_RecordChild2, // #3 = $addr
/*28838*/         OPC_RecordChild3, // #4 = $offset
/*28839*/         OPC_CheckChild3Type, MVT::i32,
/*28841*/         OPC_CheckPredicate, 25, // Predicate_itruncstore
/*28843*/         OPC_CheckPredicate, 26, // Predicate_post_truncst
/*28845*/         OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*28847*/         OPC_CheckType, MVT::i32,
/*28849*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28851*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28854*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28857*/         OPC_EmitMergeInputChains1_0,
/*28858*/         OPC_EmitConvertToTarget, 2,
/*28860*/         OPC_EmitInteger, MVT::i32, 14, 
/*28863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                  // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*28880*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 111,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->28995
/*28884*/       OPC_RecordChild0, // #1 = $Vd
/*28885*/       OPC_Scope, 53, /*->28940*/ // 2 children in Scope
/*28887*/         OPC_CheckChild0Type, MVT::v2i32,
/*28889*/         OPC_RecordChild1, // #2 = $lane
/*28890*/         OPC_MoveChild, 1,
/*28892*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28895*/         OPC_MoveParent,
/*28896*/         OPC_CheckType, MVT::i32,
/*28898*/         OPC_MoveParent,
/*28899*/         OPC_RecordChild2, // #3 = $Rn
/*28900*/         OPC_RecordChild3, // #4 = $Rm
/*28901*/         OPC_CheckChild3Type, MVT::i32,
/*28903*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28905*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28907*/         OPC_CheckType, MVT::i32,
/*28909*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28911*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*28914*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*28917*/         OPC_EmitMergeInputChains1_0,
/*28918*/         OPC_EmitConvertToTarget, 2,
/*28920*/         OPC_EmitInteger, MVT::i32, 14, 
/*28923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNd32_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*28940*/       /*Scope*/ 53, /*->28994*/
/*28941*/         OPC_CheckChild0Type, MVT::v4i32,
/*28943*/         OPC_RecordChild1, // #2 = $lane
/*28944*/         OPC_MoveChild, 1,
/*28946*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*28949*/         OPC_MoveParent,
/*28950*/         OPC_CheckType, MVT::i32,
/*28952*/         OPC_MoveParent,
/*28953*/         OPC_RecordChild2, // #3 = $addr
/*28954*/         OPC_RecordChild3, // #4 = $offset
/*28955*/         OPC_CheckChild3Type, MVT::i32,
/*28957*/         OPC_CheckPredicate, 29, // Predicate_istore
/*28959*/         OPC_CheckPredicate, 30, // Predicate_post_store
/*28961*/         OPC_CheckType, MVT::i32,
/*28963*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*28965*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*28968*/         OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*28971*/         OPC_EmitMergeInputChains1_0,
/*28972*/         OPC_EmitConvertToTarget, 2,
/*28974*/         OPC_EmitInteger, MVT::i32, 14, 
/*28977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                  // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                  // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*28994*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*28996*/   /*Scope*/ 93, /*->29090*/
/*28997*/     OPC_RecordChild1, // #1 = $src
/*28998*/     OPC_CheckChild1Type, MVT::i32,
/*29000*/     OPC_RecordChild2, // #2 = $addr
/*29001*/     OPC_CheckChild2Type, MVT::i32,
/*29003*/     OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29005*/     OPC_Scope, 25, /*->29032*/ // 2 children in Scope
/*29007*/       OPC_CheckPredicate, 32, // Predicate_store
/*29009*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29011*/       OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29014*/       OPC_EmitMergeInputChains1_0,
/*29015*/       OPC_EmitInteger, MVT::i32, 14, 
/*29018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*29032*/     /*Scope*/ 56, /*->29089*/
/*29033*/       OPC_CheckPredicate, 33, // Predicate_truncstore
/*29035*/       OPC_Scope, 25, /*->29062*/ // 2 children in Scope
/*29037*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29039*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29041*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29044*/         OPC_EmitMergeInputChains1_0,
/*29045*/         OPC_EmitInteger, MVT::i32, 14, 
/*29048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                  // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*29062*/       /*Scope*/ 25, /*->29088*/
/*29063*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29065*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29067*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*29070*/         OPC_EmitMergeInputChains1_0,
/*29071*/         OPC_EmitInteger, MVT::i32, 14, 
/*29074*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29077*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                  // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*29088*/       0, /*End of Scope*/
/*29089*/     0, /*End of Scope*/
/*29090*/   /*Scope*/ 126|128,2/*382*/, /*->29474*/
/*29092*/     OPC_MoveChild, 1,
/*29094*/     OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->29286
/*29099*/       OPC_RecordChild0, // #1 = $Vd
/*29100*/       OPC_Scope, 45, /*->29147*/ // 4 children in Scope
/*29102*/         OPC_CheckChild0Type, MVT::v8i8,
/*29104*/         OPC_RecordChild1, // #2 = $lane
/*29105*/         OPC_MoveChild, 1,
/*29107*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29110*/         OPC_MoveParent,
/*29111*/         OPC_MoveParent,
/*29112*/         OPC_RecordChild2, // #3 = $Rn
/*29113*/         OPC_CheckChild2Type, MVT::i32,
/*29115*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29117*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29119*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29121*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29123*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29126*/         OPC_EmitMergeInputChains1_0,
/*29127*/         OPC_EmitConvertToTarget, 2,
/*29129*/         OPC_EmitInteger, MVT::i32, 14, 
/*29132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*29147*/       /*Scope*/ 45, /*->29193*/
/*29148*/         OPC_CheckChild0Type, MVT::v4i16,
/*29150*/         OPC_RecordChild1, // #2 = $lane
/*29151*/         OPC_MoveChild, 1,
/*29153*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29156*/         OPC_MoveParent,
/*29157*/         OPC_MoveParent,
/*29158*/         OPC_RecordChild2, // #3 = $Rn
/*29159*/         OPC_CheckChild2Type, MVT::i32,
/*29161*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29163*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29165*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29167*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29169*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29172*/         OPC_EmitMergeInputChains1_0,
/*29173*/         OPC_EmitConvertToTarget, 2,
/*29175*/         OPC_EmitInteger, MVT::i32, 14, 
/*29178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*29193*/       /*Scope*/ 45, /*->29239*/
/*29194*/         OPC_CheckChild0Type, MVT::v16i8,
/*29196*/         OPC_RecordChild1, // #2 = $lane
/*29197*/         OPC_MoveChild, 1,
/*29199*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29202*/         OPC_MoveParent,
/*29203*/         OPC_MoveParent,
/*29204*/         OPC_RecordChild2, // #3 = $addr
/*29205*/         OPC_CheckChild2Type, MVT::i32,
/*29207*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29209*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29211*/         OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29213*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29215*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29218*/         OPC_EmitMergeInputChains1_0,
/*29219*/         OPC_EmitConvertToTarget, 2,
/*29221*/         OPC_EmitInteger, MVT::i32, 14, 
/*29224*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29227*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                  // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*29239*/       /*Scope*/ 45, /*->29285*/
/*29240*/         OPC_CheckChild0Type, MVT::v8i16,
/*29242*/         OPC_RecordChild1, // #2 = $lane
/*29243*/         OPC_MoveChild, 1,
/*29245*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29248*/         OPC_MoveParent,
/*29249*/         OPC_MoveParent,
/*29250*/         OPC_RecordChild2, // #3 = $addr
/*29251*/         OPC_CheckChild2Type, MVT::i32,
/*29253*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29255*/         OPC_CheckPredicate, 33, // Predicate_truncstore
/*29257*/         OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29259*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29261*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29264*/         OPC_EmitMergeInputChains1_0,
/*29265*/         OPC_EmitConvertToTarget, 2,
/*29267*/         OPC_EmitInteger, MVT::i32, 14, 
/*29270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                  // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*29285*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->29473
/*29290*/       OPC_RecordChild0, // #1 = $Vd
/*29291*/       OPC_Scope, 45, /*->29338*/ // 4 children in Scope
/*29293*/         OPC_CheckChild0Type, MVT::v2i32,
/*29295*/         OPC_RecordChild1, // #2 = $lane
/*29296*/         OPC_MoveChild, 1,
/*29298*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29301*/         OPC_MoveParent,
/*29302*/         OPC_CheckType, MVT::i32,
/*29304*/         OPC_MoveParent,
/*29305*/         OPC_RecordChild2, // #3 = $Rn
/*29306*/         OPC_CheckChild2Type, MVT::i32,
/*29308*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29310*/         OPC_CheckPredicate, 32, // Predicate_store
/*29312*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29314*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*29317*/         OPC_EmitMergeInputChains1_0,
/*29318*/         OPC_EmitConvertToTarget, 2,
/*29320*/         OPC_EmitInteger, MVT::i32, 14, 
/*29323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*29338*/       /*Scope*/ 45, /*->29384*/
/*29339*/         OPC_CheckChild0Type, MVT::v4i32,
/*29341*/         OPC_RecordChild1, // #2 = $lane
/*29342*/         OPC_MoveChild, 1,
/*29344*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29347*/         OPC_MoveParent,
/*29348*/         OPC_CheckType, MVT::i32,
/*29350*/         OPC_MoveParent,
/*29351*/         OPC_RecordChild2, // #3 = $addr
/*29352*/         OPC_CheckChild2Type, MVT::i32,
/*29354*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29356*/         OPC_CheckPredicate, 32, // Predicate_store
/*29358*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*29360*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29363*/         OPC_EmitMergeInputChains1_0,
/*29364*/         OPC_EmitConvertToTarget, 2,
/*29366*/         OPC_EmitInteger, MVT::i32, 14, 
/*29369*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29372*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*29384*/       /*Scope*/ 43, /*->29428*/
/*29385*/         OPC_CheckChild0Type, MVT::v2f32,
/*29387*/         OPC_RecordChild1, // #2 = $lane
/*29388*/         OPC_MoveChild, 1,
/*29390*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29393*/         OPC_MoveParent,
/*29394*/         OPC_CheckType, MVT::f32,
/*29396*/         OPC_MoveParent,
/*29397*/         OPC_RecordChild2, // #3 = $addr
/*29398*/         OPC_CheckChild2Type, MVT::i32,
/*29400*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29402*/         OPC_CheckPredicate, 32, // Predicate_store
/*29404*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29407*/         OPC_EmitMergeInputChains1_0,
/*29408*/         OPC_EmitConvertToTarget, 2,
/*29410*/         OPC_EmitInteger, MVT::i32, 14, 
/*29413*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*29428*/       /*Scope*/ 43, /*->29472*/
/*29429*/         OPC_CheckChild0Type, MVT::v4f32,
/*29431*/         OPC_RecordChild1, // #2 = $lane
/*29432*/         OPC_MoveChild, 1,
/*29434*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*29437*/         OPC_MoveParent,
/*29438*/         OPC_CheckType, MVT::f32,
/*29440*/         OPC_MoveParent,
/*29441*/         OPC_RecordChild2, // #3 = $addr
/*29442*/         OPC_CheckChild2Type, MVT::i32,
/*29444*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29446*/         OPC_CheckPredicate, 32, // Predicate_store
/*29448*/         OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*29451*/         OPC_EmitMergeInputChains1_0,
/*29452*/         OPC_EmitConvertToTarget, 2,
/*29454*/         OPC_EmitInteger, MVT::i32, 14, 
/*29457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29460*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                  // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                  // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*29472*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*29474*/   /*Scope*/ 55|128,8/*1079*/, /*->30555*/
/*29476*/     OPC_RecordChild1, // #1 = $Rt
/*29477*/     OPC_Scope, 69|128,7/*965*/, /*->30445*/ // 4 children in Scope
/*29480*/       OPC_CheckChild1Type, MVT::i32,
/*29482*/       OPC_RecordChild2, // #2 = $shift
/*29483*/       OPC_Scope, 50|128,1/*178*/, /*->29664*/ // 3 children in Scope
/*29486*/         OPC_CheckChild2Type, MVT::i32,
/*29488*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*29490*/         OPC_Scope, 26, /*->29518*/ // 4 children in Scope
/*29492*/           OPC_CheckPredicate, 32, // Predicate_store
/*29494*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29496*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29499*/           OPC_EmitMergeInputChains1_0,
/*29500*/           OPC_EmitInteger, MVT::i32, 14, 
/*29503*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29518*/         /*Scope*/ 58, /*->29577*/
/*29519*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29521*/           OPC_Scope, 26, /*->29549*/ // 2 children in Scope
/*29523*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29525*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29527*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*29530*/             OPC_EmitMergeInputChains1_0,
/*29531*/             OPC_EmitInteger, MVT::i32, 14, 
/*29534*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29537*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (STRBrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*29549*/           /*Scope*/ 26, /*->29576*/
/*29550*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29552*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29554*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*29557*/             OPC_EmitMergeInputChains1_0,
/*29558*/             OPC_EmitInteger, MVT::i32, 14, 
/*29561*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29564*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*29576*/           0, /*End of Scope*/
/*29577*/         /*Scope*/ 26, /*->29604*/
/*29578*/           OPC_CheckPredicate, 32, // Predicate_store
/*29580*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29582*/           OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29585*/           OPC_EmitMergeInputChains1_0,
/*29586*/           OPC_EmitInteger, MVT::i32, 14, 
/*29589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                    // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                    // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29604*/         /*Scope*/ 58, /*->29663*/
/*29605*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*29607*/           OPC_Scope, 26, /*->29635*/ // 2 children in Scope
/*29609*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*29611*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29613*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29616*/             OPC_EmitMergeInputChains1_0,
/*29617*/             OPC_EmitInteger, MVT::i32, 14, 
/*29620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29623*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                      // Dst: (t2STRBs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29635*/           /*Scope*/ 26, /*->29662*/
/*29636*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*29638*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29640*/             OPC_CheckComplexPat, /*CP*/5, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*29643*/             OPC_EmitMergeInputChains1_0,
/*29644*/             OPC_EmitInteger, MVT::i32, 14, 
/*29647*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29650*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                      // Dst: (t2STRHs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*29662*/           0, /*End of Scope*/
/*29663*/         0, /*End of Scope*/
/*29664*/       /*Scope*/ 117|128,2/*373*/, /*->30039*/
/*29666*/         OPC_RecordChild3, // #3 = $offset
/*29667*/         OPC_CheckChild3Type, MVT::i32,
/*29669*/         OPC_CheckType, MVT::i32,
/*29671*/         OPC_Scope, 60, /*->29733*/ // 4 children in Scope
/*29673*/           OPC_CheckPredicate, 29, // Predicate_istore
/*29675*/           OPC_Scope, 27, /*->29704*/ // 2 children in Scope
/*29677*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*29679*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29681*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29684*/             OPC_EmitMergeInputChains1_0,
/*29685*/             OPC_EmitInteger, MVT::i32, 14, 
/*29688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29691*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                      // Dst: (STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29704*/           /*Scope*/ 27, /*->29732*/
/*29705*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*29707*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29709*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29712*/             OPC_EmitMergeInputChains1_0,
/*29713*/             OPC_EmitInteger, MVT::i32, 14, 
/*29716*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29719*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 13
                      // Dst: (STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29732*/           0, /*End of Scope*/
/*29733*/         /*Scope*/ 124, /*->29858*/
/*29734*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*29736*/           OPC_Scope, 29, /*->29767*/ // 4 children in Scope
/*29738*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29740*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*29742*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29744*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29747*/             OPC_EmitMergeInputChains1_0,
/*29748*/             OPC_EmitInteger, MVT::i32, 14, 
/*29751*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29754*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                      // Dst: (STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29767*/           /*Scope*/ 29, /*->29797*/
/*29768*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29770*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*29772*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29774*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2Offset:$offset #4 #5
/*29777*/             OPC_EmitMergeInputChains1_0,
/*29778*/             OPC_EmitInteger, MVT::i32, 14, 
/*29781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29784*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 13
                      // Dst: (STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset:i32:$offset)
/*29797*/           /*Scope*/ 29, /*->29827*/
/*29798*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29800*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*29802*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29804*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29807*/             OPC_EmitMergeInputChains1_0,
/*29808*/             OPC_EmitInteger, MVT::i32, 14, 
/*29811*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29814*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                      // Dst: (STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29827*/           /*Scope*/ 29, /*->29857*/
/*29828*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29830*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*29832*/             OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*29834*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*29837*/             OPC_EmitMergeInputChains1_0,
/*29838*/             OPC_EmitInteger, MVT::i32, 14, 
/*29841*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29844*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 13
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*29857*/           0, /*End of Scope*/
/*29858*/         /*Scope*/ 58, /*->29917*/
/*29859*/           OPC_CheckPredicate, 29, // Predicate_istore
/*29861*/           OPC_Scope, 26, /*->29889*/ // 2 children in Scope
/*29863*/             OPC_CheckPredicate, 36, // Predicate_pre_store
/*29865*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29867*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*29870*/             OPC_EmitMergeInputChains1_0,
/*29871*/             OPC_EmitInteger, MVT::i32, 14, 
/*29874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*29889*/           /*Scope*/ 26, /*->29916*/
/*29890*/             OPC_CheckPredicate, 30, // Predicate_post_store
/*29892*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29894*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*29897*/             OPC_EmitMergeInputChains1_0,
/*29898*/             OPC_EmitInteger, MVT::i32, 14, 
/*29901*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29904*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 10
                      // Dst: (t2STR_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*29916*/           0, /*End of Scope*/
/*29917*/         /*Scope*/ 120, /*->30038*/
/*29918*/           OPC_CheckPredicate, 25, // Predicate_itruncstore
/*29920*/           OPC_Scope, 28, /*->29950*/ // 4 children in Scope
/*29922*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29924*/             OPC_CheckPredicate, 39, // Predicate_pre_truncsti16
/*29926*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29928*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*29931*/             OPC_EmitMergeInputChains1_0,
/*29932*/             OPC_EmitInteger, MVT::i32, 14, 
/*29935*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29938*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*29950*/           /*Scope*/ 28, /*->29979*/
/*29951*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*29953*/             OPC_CheckPredicate, 28, // Predicate_post_truncsti16
/*29955*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29957*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*29960*/             OPC_EmitMergeInputChains1_0,
/*29961*/             OPC_EmitInteger, MVT::i32, 14, 
/*29964*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29967*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 10
                      // Dst: (t2STRH_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*29979*/           /*Scope*/ 28, /*->30008*/
/*29980*/             OPC_CheckPredicate, 37, // Predicate_pre_truncst
/*29982*/             OPC_CheckPredicate, 38, // Predicate_pre_truncsti8
/*29984*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*29986*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*29989*/             OPC_EmitMergeInputChains1_0,
/*29990*/             OPC_EmitInteger, MVT::i32, 14, 
/*29993*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29996*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_PRE), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_PRE:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30008*/           /*Scope*/ 28, /*->30037*/
/*30009*/             OPC_CheckPredicate, 26, // Predicate_post_truncst
/*30011*/             OPC_CheckPredicate, 27, // Predicate_post_truncsti8
/*30013*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30015*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectT2AddrModeImm8Offset:$addr #4
/*30018*/             OPC_EmitMergeInputChains1_0,
/*30019*/             OPC_EmitInteger, MVT::i32, 14, 
/*30022*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30025*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 10
                      // Dst: (t2STRB_POST:i32 GPR:i32:$Rt, GPR:i32:$Rn, t2am_imm8_offset:i32:$addr)
/*30037*/           0, /*End of Scope*/
/*30038*/         0, /*End of Scope*/
/*30039*/       /*Scope*/ 19|128,3/*403*/, /*->30444*/
/*30041*/         OPC_CheckChild2Type, MVT::i32,
/*30043*/         OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30045*/         OPC_Scope, 25, /*->30072*/ // 6 children in Scope
/*30047*/           OPC_CheckPredicate, 32, // Predicate_store
/*30049*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30051*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*30054*/           OPC_EmitMergeInputChains1_0,
/*30055*/           OPC_EmitInteger, MVT::i32, 14, 
/*30058*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30061*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                    // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*30072*/         /*Scope*/ 27, /*->30100*/
/*30073*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*30075*/           OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*30077*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30079*/           OPC_CheckComplexPat, /*CP*/4, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*30082*/           OPC_EmitMergeInputChains1_0,
/*30083*/           OPC_EmitInteger, MVT::i32, 14, 
/*30086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                    // Dst: (STRBi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*30100*/         /*Scope*/ 50, /*->30151*/
/*30101*/           OPC_CheckPredicate, 32, // Predicate_store
/*30103*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30105*/           OPC_Scope, 21, /*->30128*/ // 2 children in Scope
/*30107*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*30110*/             OPC_EmitMergeInputChains1_0,
/*30111*/             OPC_EmitInteger, MVT::i32, 14, 
/*30114*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30117*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*30128*/           /*Scope*/ 21, /*->30150*/
/*30129*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*30132*/             OPC_EmitMergeInputChains1_0,
/*30133*/             OPC_EmitInteger, MVT::i32, 14, 
/*30136*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30139*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*30150*/           0, /*End of Scope*/
/*30151*/         /*Scope*/ 106, /*->30258*/
/*30152*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*30154*/           OPC_Scope, 50, /*->30206*/ // 2 children in Scope
/*30156*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*30158*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30160*/             OPC_Scope, 21, /*->30183*/ // 2 children in Scope
/*30162*/               OPC_CheckComplexPat, /*CP*/18, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*30165*/               OPC_EmitMergeInputChains1_0,
/*30166*/               OPC_EmitInteger, MVT::i32, 14, 
/*30169*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30172*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*30183*/             /*Scope*/ 21, /*->30205*/
/*30184*/               OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*30187*/               OPC_EmitMergeInputChains1_0,
/*30188*/               OPC_EmitInteger, MVT::i32, 14, 
/*30191*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30194*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*30205*/             0, /*End of Scope*/
/*30206*/           /*Scope*/ 50, /*->30257*/
/*30207*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30209*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30211*/             OPC_Scope, 21, /*->30234*/ // 2 children in Scope
/*30213*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*30216*/               OPC_EmitMergeInputChains1_0,
/*30217*/               OPC_EmitInteger, MVT::i32, 14, 
/*30220*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30223*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*30234*/             /*Scope*/ 21, /*->30256*/
/*30235*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*30238*/               OPC_EmitMergeInputChains1_0,
/*30239*/               OPC_EmitInteger, MVT::i32, 14, 
/*30242*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30245*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*30256*/             0, /*End of Scope*/
/*30257*/           0, /*End of Scope*/
/*30258*/         /*Scope*/ 77, /*->30336*/
/*30259*/           OPC_CheckPredicate, 32, // Predicate_store
/*30261*/           OPC_Scope, 23, /*->30286*/ // 2 children in Scope
/*30263*/             OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30265*/             OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*30268*/             OPC_EmitMergeInputChains1_0,
/*30269*/             OPC_EmitInteger, MVT::i32, 14, 
/*30272*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30275*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*30286*/           /*Scope*/ 48, /*->30335*/
/*30287*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30289*/             OPC_Scope, 21, /*->30312*/ // 2 children in Scope
/*30291*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30294*/               OPC_EmitMergeInputChains1_0,
/*30295*/               OPC_EmitInteger, MVT::i32, 14, 
/*30298*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30301*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30312*/             /*Scope*/ 21, /*->30334*/
/*30313*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30316*/               OPC_EmitMergeInputChains1_0,
/*30317*/               OPC_EmitInteger, MVT::i32, 14, 
/*30320*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30323*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30334*/             0, /*End of Scope*/
/*30335*/           0, /*End of Scope*/
/*30336*/         /*Scope*/ 106, /*->30443*/
/*30337*/           OPC_CheckPredicate, 33, // Predicate_truncstore
/*30339*/           OPC_Scope, 50, /*->30391*/ // 2 children in Scope
/*30341*/             OPC_CheckPredicate, 35, // Predicate_truncstorei8
/*30343*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30345*/             OPC_Scope, 21, /*->30368*/ // 2 children in Scope
/*30347*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30350*/               OPC_EmitMergeInputChains1_0,
/*30351*/               OPC_EmitInteger, MVT::i32, 14, 
/*30354*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30357*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30368*/             /*Scope*/ 21, /*->30390*/
/*30369*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30372*/               OPC_EmitMergeInputChains1_0,
/*30373*/               OPC_EmitInteger, MVT::i32, 14, 
/*30376*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30379*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                        // Dst: (t2STRBi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30390*/             0, /*End of Scope*/
/*30391*/           /*Scope*/ 50, /*->30442*/
/*30392*/             OPC_CheckPredicate, 34, // Predicate_truncstorei16
/*30394*/             OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30396*/             OPC_Scope, 21, /*->30419*/ // 2 children in Scope
/*30398*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*30401*/               OPC_EmitMergeInputChains1_0,
/*30402*/               OPC_EmitInteger, MVT::i32, 14, 
/*30405*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30408*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*30419*/             /*Scope*/ 21, /*->30441*/
/*30420*/               OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*30423*/               OPC_EmitMergeInputChains1_0,
/*30424*/               OPC_EmitInteger, MVT::i32, 14, 
/*30427*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30430*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                        // Dst: (t2STRHi8 GPR:i32:$Rt, t2addrmode_imm8:i32:$addr)
/*30441*/             0, /*End of Scope*/
/*30442*/           0, /*End of Scope*/
/*30443*/         0, /*End of Scope*/
/*30444*/       0, /*End of Scope*/
/*30445*/     /*Scope*/ 32, /*->30478*/
/*30446*/       OPC_CheckChild1Type, MVT::f64,
/*30448*/       OPC_RecordChild2, // #2 = $addr
/*30449*/       OPC_CheckChild2Type, MVT::i32,
/*30451*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30453*/       OPC_CheckPredicate, 32, // Predicate_store
/*30455*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30457*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30460*/       OPC_EmitMergeInputChains1_0,
/*30461*/       OPC_EmitInteger, MVT::i32, 14, 
/*30464*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30467*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*30478*/     /*Scope*/ 32, /*->30511*/
/*30479*/       OPC_CheckChild1Type, MVT::f32,
/*30481*/       OPC_RecordChild2, // #2 = $addr
/*30482*/       OPC_CheckChild2Type, MVT::i32,
/*30484*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30486*/       OPC_CheckPredicate, 32, // Predicate_store
/*30488*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30490*/       OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*30493*/       OPC_EmitMergeInputChains1_0,
/*30494*/       OPC_EmitInteger, MVT::i32, 14, 
/*30497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*30511*/     /*Scope*/ 42, /*->30554*/
/*30512*/       OPC_CheckChild1Type, MVT::v2f64,
/*30514*/       OPC_RecordChild2, // #2 = $Rn
/*30515*/       OPC_CheckChild2Type, MVT::i32,
/*30517*/       OPC_CheckPredicate, 31, // Predicate_unindexedstore
/*30519*/       OPC_CheckPredicate, 32, // Predicate_store
/*30521*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*30523*/       OPC_EmitMergeInputChains1_0,
/*30524*/       OPC_EmitInteger, MVT::i32, 14, 
/*30527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30530*/       OPC_Scope, 10, /*->30542*/ // 2 children in Scope
/*30532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQIA QPR:v2f64:$src, GPR:i32:$Rn)
/*30542*/       /*Scope*/ 10, /*->30553*/
/*30543*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (st QPR:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                  // Dst: (VSTMQDB QPR:v2f64:$src, GPR:i32:$Rn)
/*30553*/       0, /*End of Scope*/
/*30554*/     0, /*End of Scope*/
/*30555*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 27|128,11/*1435*/,  TARGET_VAL(ARMISD::CMPZ),// ->31995
/*30560*/   OPC_Scope, 6|128,1/*134*/, /*->30697*/ // 14 children in Scope
/*30563*/     OPC_MoveChild, 0,
/*30565*/     OPC_SwitchOpcode /*2 cases */, 62,  TARGET_VAL(ISD::AND),// ->30631
/*30569*/       OPC_RecordChild0, // #0 = $Rn
/*30570*/       OPC_RecordChild1, // #1 = $shift
/*30571*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30573*/       OPC_CheckType, MVT::i32,
/*30575*/       OPC_MoveParent,
/*30576*/       OPC_MoveChild, 1,
/*30578*/       OPC_CheckInteger, 0, 
/*30580*/       OPC_MoveParent,
/*30581*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30583*/       OPC_Scope, 22, /*->30607*/ // 2 children in Scope
/*30585*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30588*/         OPC_EmitInteger, MVT::i32, 14, 
/*30591*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30594*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30607*/       /*Scope*/ 22, /*->30630*/
/*30608*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30611*/         OPC_EmitInteger, MVT::i32, 14, 
/*30614*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30617*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (and:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                  // Dst: (TSTrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30630*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::XOR),// ->30696
/*30634*/       OPC_RecordChild0, // #0 = $Rn
/*30635*/       OPC_RecordChild1, // #1 = $shift
/*30636*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30638*/       OPC_CheckType, MVT::i32,
/*30640*/       OPC_MoveParent,
/*30641*/       OPC_MoveChild, 1,
/*30643*/       OPC_CheckInteger, 0, 
/*30645*/       OPC_MoveParent,
/*30646*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30648*/       OPC_Scope, 22, /*->30672*/ // 2 children in Scope
/*30650*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30653*/         OPC_EmitInteger, MVT::i32, 14, 
/*30656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30672*/       /*Scope*/ 22, /*->30695*/
/*30673*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30676*/         OPC_EmitInteger, MVT::i32, 14, 
/*30679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                  // Dst: (TEQrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30695*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30697*/   /*Scope*/ 39, /*->30737*/
/*30698*/     OPC_RecordChild0, // #0 = $Rn
/*30699*/     OPC_CheckChild0Type, MVT::i32,
/*30701*/     OPC_MoveChild, 1,
/*30703*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30706*/     OPC_MoveChild, 0,
/*30708*/     OPC_CheckInteger, 0, 
/*30710*/     OPC_MoveParent,
/*30711*/     OPC_RecordChild1, // #1 = $shift
/*30712*/     OPC_MoveParent,
/*30713*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30715*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*30718*/     OPC_EmitInteger, MVT::i32, 14, 
/*30721*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30724*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg:i32:$shift)) - Complexity = 23
              // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*30737*/   /*Scope*/ 39|128,1/*167*/, /*->30906*/
/*30739*/     OPC_MoveChild, 0,
/*30741*/     OPC_SwitchOpcode /*3 cases */, 34,  TARGET_VAL(ISD::SUB),// ->30779
/*30745*/       OPC_MoveChild, 0,
/*30747*/       OPC_CheckInteger, 0, 
/*30749*/       OPC_MoveParent,
/*30750*/       OPC_RecordChild1, // #0 = $shift
/*30751*/       OPC_CheckType, MVT::i32,
/*30753*/       OPC_MoveParent,
/*30754*/       OPC_RecordChild1, // #1 = $Rn
/*30755*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*30757*/       OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*30760*/       OPC_EmitInteger, MVT::i32, 14, 
/*30763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ (sub:i32 0:i32, so_reg:i32:$shift), GPR:i32:$Rn) - Complexity = 23
                // Dst: (CMNzrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::AND),// ->30842
/*30782*/       OPC_RecordChild0, // #0 = $Rn
/*30783*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30784*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*30786*/       OPC_CheckType, MVT::i32,
/*30788*/       OPC_MoveParent,
/*30789*/       OPC_MoveChild, 1,
/*30791*/       OPC_CheckInteger, 0, 
/*30793*/       OPC_MoveParent,
/*30794*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30796*/       OPC_Scope, 21, /*->30819*/ // 2 children in Scope
/*30798*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30801*/         OPC_EmitInteger, MVT::i32, 14, 
/*30804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30807*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30819*/       /*Scope*/ 21, /*->30841*/
/*30820*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30823*/         OPC_EmitInteger, MVT::i32, 14, 
/*30826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TSTrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30841*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 60,  TARGET_VAL(ISD::XOR),// ->30905
/*30845*/       OPC_RecordChild0, // #0 = $Rn
/*30846*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*30847*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*30849*/       OPC_CheckType, MVT::i32,
/*30851*/       OPC_MoveParent,
/*30852*/       OPC_MoveChild, 1,
/*30854*/       OPC_CheckInteger, 0, 
/*30856*/       OPC_MoveParent,
/*30857*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30859*/       OPC_Scope, 21, /*->30882*/ // 2 children in Scope
/*30861*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30864*/         OPC_EmitInteger, MVT::i32, 14, 
/*30867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30882*/       /*Scope*/ 21, /*->30904*/
/*30883*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30886*/         OPC_EmitInteger, MVT::i32, 14, 
/*30889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                  // Dst: (t2TEQrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30904*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*30906*/   /*Scope*/ 38, /*->30945*/
/*30907*/     OPC_RecordChild0, // #0 = $Rn
/*30908*/     OPC_CheckChild0Type, MVT::i32,
/*30910*/     OPC_MoveChild, 1,
/*30912*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*30915*/     OPC_MoveChild, 0,
/*30917*/     OPC_CheckInteger, 0, 
/*30919*/     OPC_MoveParent,
/*30920*/     OPC_RecordChild1, // #1 = $ShiftedRm
/*30921*/     OPC_MoveParent,
/*30922*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30924*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30927*/     OPC_EmitInteger, MVT::i32, 14, 
/*30930*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30933*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
              // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*30945*/   /*Scope*/ 76|128,1/*204*/, /*->31151*/
/*30947*/     OPC_MoveChild, 0,
/*30949*/     OPC_SwitchOpcode /*3 cases */, 33,  TARGET_VAL(ISD::SUB),// ->30986
/*30953*/       OPC_MoveChild, 0,
/*30955*/       OPC_CheckInteger, 0, 
/*30957*/       OPC_MoveParent,
/*30958*/       OPC_RecordChild1, // #0 = $ShiftedRm
/*30959*/       OPC_CheckType, MVT::i32,
/*30961*/       OPC_MoveParent,
/*30962*/       OPC_RecordChild1, // #1 = $Rn
/*30963*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*30965*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*30968*/       OPC_EmitInteger, MVT::i32, 14, 
/*30971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPR:i32:$Rn) - Complexity = 20
                // Dst: (t2CMNzrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::AND),// ->31068
/*30989*/       OPC_RecordChild0, // #0 = $Rn
/*30990*/       OPC_RecordChild1, // #1 = $imm
/*30991*/       OPC_MoveChild, 1,
/*30993*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*30996*/       OPC_Scope, 34, /*->31032*/ // 2 children in Scope
/*30998*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31000*/         OPC_MoveParent,
/*31001*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*31003*/         OPC_CheckType, MVT::i32,
/*31005*/         OPC_MoveParent,
/*31006*/         OPC_MoveChild, 1,
/*31008*/         OPC_CheckInteger, 0, 
/*31010*/         OPC_MoveParent,
/*31011*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31013*/         OPC_EmitConvertToTarget, 1,
/*31015*/         OPC_EmitInteger, MVT::i32, 14, 
/*31018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31032*/       /*Scope*/ 34, /*->31067*/
/*31033*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31035*/         OPC_MoveParent,
/*31036*/         OPC_CheckPredicate, 40, // Predicate_and_su
/*31038*/         OPC_CheckType, MVT::i32,
/*31040*/         OPC_MoveParent,
/*31041*/         OPC_MoveChild, 1,
/*31043*/         OPC_CheckInteger, 0, 
/*31045*/         OPC_MoveParent,
/*31046*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31048*/         OPC_EmitConvertToTarget, 1,
/*31050*/         OPC_EmitInteger, MVT::i32, 14, 
/*31053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31067*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 79,  TARGET_VAL(ISD::XOR),// ->31150
/*31071*/       OPC_RecordChild0, // #0 = $Rn
/*31072*/       OPC_RecordChild1, // #1 = $imm
/*31073*/       OPC_MoveChild, 1,
/*31075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31078*/       OPC_Scope, 34, /*->31114*/ // 2 children in Scope
/*31080*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31082*/         OPC_MoveParent,
/*31083*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31085*/         OPC_CheckType, MVT::i32,
/*31087*/         OPC_MoveParent,
/*31088*/         OPC_MoveChild, 1,
/*31090*/         OPC_CheckInteger, 0, 
/*31092*/         OPC_MoveParent,
/*31093*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31095*/         OPC_EmitConvertToTarget, 1,
/*31097*/         OPC_EmitInteger, MVT::i32, 14, 
/*31100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31114*/       /*Scope*/ 34, /*->31149*/
/*31115*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31117*/         OPC_MoveParent,
/*31118*/         OPC_CheckPredicate, 41, // Predicate_xor_su
/*31120*/         OPC_CheckType, MVT::i32,
/*31122*/         OPC_MoveParent,
/*31123*/         OPC_MoveChild, 1,
/*31125*/         OPC_CheckInteger, 0, 
/*31127*/         OPC_MoveParent,
/*31128*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31130*/         OPC_EmitConvertToTarget, 1,
/*31132*/         OPC_EmitInteger, MVT::i32, 14, 
/*31135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                  // Dst: (t2TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31149*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31151*/   /*Scope*/ 102, /*->31254*/
/*31152*/     OPC_RecordChild0, // #0 = $src
/*31153*/     OPC_CheckChild0Type, MVT::i32,
/*31155*/     OPC_Scope, 25, /*->31182*/ // 2 children in Scope
/*31157*/       OPC_RecordChild1, // #1 = $rhs
/*31158*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31160*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31163*/       OPC_EmitInteger, MVT::i32, 14, 
/*31166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPR:i32:$src, so_reg:i32:$rhs) - Complexity = 15
                // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31182*/     /*Scope*/ 70, /*->31253*/
/*31183*/       OPC_MoveChild, 1,
/*31185*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31188*/       OPC_MoveChild, 0,
/*31190*/       OPC_CheckInteger, 0, 
/*31192*/       OPC_MoveParent,
/*31193*/       OPC_RecordChild1, // #1 = $imm
/*31194*/       OPC_MoveChild, 1,
/*31196*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31199*/       OPC_Scope, 25, /*->31226*/ // 2 children in Scope
/*31201*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31203*/         OPC_MoveParent,
/*31204*/         OPC_MoveParent,
/*31205*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31207*/         OPC_EmitConvertToTarget, 1,
/*31209*/         OPC_EmitInteger, MVT::i32, 14, 
/*31212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31215*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31226*/       /*Scope*/ 25, /*->31252*/
/*31227*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31229*/         OPC_MoveParent,
/*31230*/         OPC_MoveParent,
/*31231*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31233*/         OPC_EmitConvertToTarget, 1,
/*31235*/         OPC_EmitInteger, MVT::i32, 14, 
/*31238*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31241*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31252*/       0, /*End of Scope*/
/*31253*/     0, /*End of Scope*/
/*31254*/   /*Scope*/ 76, /*->31331*/
/*31255*/     OPC_MoveChild, 0,
/*31257*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31260*/     OPC_MoveChild, 0,
/*31262*/     OPC_CheckInteger, 0, 
/*31264*/     OPC_MoveParent,
/*31265*/     OPC_RecordChild1, // #0 = $imm
/*31266*/     OPC_MoveChild, 1,
/*31268*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31271*/     OPC_Scope, 28, /*->31301*/ // 2 children in Scope
/*31273*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*31275*/       OPC_MoveParent,
/*31276*/       OPC_CheckType, MVT::i32,
/*31278*/       OPC_MoveParent,
/*31279*/       OPC_RecordChild1, // #1 = $Rn
/*31280*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31282*/       OPC_EmitConvertToTarget, 0,
/*31284*/       OPC_EmitInteger, MVT::i32, 14, 
/*31287*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31290*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31301*/     /*Scope*/ 28, /*->31330*/
/*31302*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31304*/       OPC_MoveParent,
/*31305*/       OPC_CheckType, MVT::i32,
/*31307*/       OPC_MoveParent,
/*31308*/       OPC_RecordChild1, // #1 = $Rn
/*31309*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31311*/       OPC_EmitConvertToTarget, 0,
/*31313*/       OPC_EmitInteger, MVT::i32, 14, 
/*31316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcmpZ (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                // Dst: (t2CMNzri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*31330*/     0, /*End of Scope*/
/*31331*/   /*Scope*/ 28, /*->31360*/
/*31332*/     OPC_RecordChild0, // #0 = $rhs
/*31333*/     OPC_CheckChild0Type, MVT::i32,
/*31335*/     OPC_RecordChild1, // #1 = $src
/*31336*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31338*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$rhs #2 #3 #4
/*31341*/     OPC_EmitInteger, MVT::i32, 14, 
/*31344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (ARMcmpZ so_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$src, so_reg:i32:$rhs)
/*31360*/   /*Scope*/ 95, /*->31456*/
/*31361*/     OPC_MoveChild, 0,
/*31363*/     OPC_SwitchOpcode /*2 cases */, 54,  TARGET_VAL(ISD::AND),// ->31421
/*31367*/       OPC_RecordChild0, // #0 = $Rn
/*31368*/       OPC_RecordChild1, // #1 = $Rm
/*31369*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31371*/       OPC_CheckType, MVT::i32,
/*31373*/       OPC_MoveParent,
/*31374*/       OPC_MoveChild, 1,
/*31376*/       OPC_CheckInteger, 0, 
/*31378*/       OPC_MoveParent,
/*31379*/       OPC_Scope, 19, /*->31400*/ // 2 children in Scope
/*31381*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31383*/         OPC_EmitInteger, MVT::i32, 14, 
/*31386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31400*/       /*Scope*/ 19, /*->31420*/
/*31401*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31403*/         OPC_EmitInteger, MVT::i32, 14, 
/*31406*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31409*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31420*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 31,  TARGET_VAL(ISD::XOR),// ->31455
/*31424*/       OPC_RecordChild0, // #0 = $Rn
/*31425*/       OPC_RecordChild1, // #1 = $Rm
/*31426*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31428*/       OPC_CheckType, MVT::i32,
/*31430*/       OPC_MoveParent,
/*31431*/       OPC_MoveChild, 1,
/*31433*/       OPC_CheckInteger, 0, 
/*31435*/       OPC_MoveParent,
/*31436*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31438*/       OPC_EmitInteger, MVT::i32, 14, 
/*31441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
              0, // EndSwitchOpcode
/*31456*/   /*Scope*/ 27, /*->31484*/
/*31457*/     OPC_RecordChild0, // #0 = $lhs
/*31458*/     OPC_CheckChild0Type, MVT::i32,
/*31460*/     OPC_RecordChild1, // #1 = $rhs
/*31461*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31463*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31466*/     OPC_EmitInteger, MVT::i32, 14, 
/*31469*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31472*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmpZ GPR:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31484*/   /*Scope*/ 102, /*->31587*/
/*31485*/     OPC_MoveChild, 0,
/*31487*/     OPC_SwitchOpcode /*2 cases */, 46,  TARGET_VAL(ISD::AND),// ->31537
/*31491*/       OPC_RecordChild0, // #0 = $lhs
/*31492*/       OPC_RecordChild1, // #1 = $rhs
/*31493*/       OPC_CheckPredicate, 40, // Predicate_and_su
/*31495*/       OPC_CheckType, MVT::i32,
/*31497*/       OPC_MoveParent,
/*31498*/       OPC_MoveChild, 1,
/*31500*/       OPC_CheckInteger, 0, 
/*31502*/       OPC_MoveParent,
/*31503*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31505*/       OPC_EmitInteger, MVT::i32, 14, 
/*31508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31511*/       OPC_Scope, 11, /*->31524*/ // 2 children in Scope
/*31513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31524*/       /*Scope*/ 11, /*->31536*/
/*31525*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (and:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TSTrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31536*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::XOR),// ->31586
/*31540*/       OPC_RecordChild0, // #0 = $lhs
/*31541*/       OPC_RecordChild1, // #1 = $rhs
/*31542*/       OPC_CheckPredicate, 41, // Predicate_xor_su
/*31544*/       OPC_CheckType, MVT::i32,
/*31546*/       OPC_MoveParent,
/*31547*/       OPC_MoveChild, 1,
/*31549*/       OPC_CheckInteger, 0, 
/*31551*/       OPC_MoveParent,
/*31552*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31554*/       OPC_EmitInteger, MVT::i32, 14, 
/*31557*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31560*/       OPC_Scope, 11, /*->31573*/ // 2 children in Scope
/*31562*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$lhs, rGPR:i32:$rhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31573*/       /*Scope*/ 11, /*->31585*/
/*31574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 rGPR:i32:$rhs, GPR:i32:$lhs)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (t2TEQrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31585*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*31587*/   /*Scope*/ 105, /*->31693*/
/*31588*/     OPC_RecordChild0, // #0 = $rhs
/*31589*/     OPC_CheckChild0Type, MVT::i32,
/*31591*/     OPC_Scope, 24, /*->31617*/ // 2 children in Scope
/*31593*/       OPC_RecordChild1, // #1 = $lhs
/*31594*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31596*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*31599*/       OPC_EmitInteger, MVT::i32, 14, 
/*31602*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31605*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPR:i32:$lhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPR:i32:$lhs, t2_so_reg:i32:$rhs)
/*31617*/     /*Scope*/ 74, /*->31692*/
/*31618*/       OPC_MoveChild, 1,
/*31620*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31623*/       OPC_MoveChild, 0,
/*31625*/       OPC_CheckInteger, 0, 
/*31627*/       OPC_MoveParent,
/*31628*/       OPC_RecordChild1, // #1 = $Rm
/*31629*/       OPC_MoveParent,
/*31630*/       OPC_Scope, 19, /*->31651*/ // 3 children in Scope
/*31632*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31634*/         OPC_EmitInteger, MVT::i32, 14, 
/*31637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31651*/       /*Scope*/ 19, /*->31671*/
/*31652*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31654*/         OPC_EmitInteger, MVT::i32, 14, 
/*31657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31671*/       /*Scope*/ 19, /*->31691*/
/*31672*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31674*/         OPC_EmitInteger, MVT::i32, 14, 
/*31677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (sub:i32 0:i32, rGPR:i32:$rhs)) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31691*/       0, /*End of Scope*/
/*31692*/     0, /*End of Scope*/
/*31693*/   /*Scope*/ 77, /*->31771*/
/*31694*/     OPC_MoveChild, 0,
/*31696*/     OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*31699*/     OPC_MoveChild, 0,
/*31701*/     OPC_CheckInteger, 0, 
/*31703*/     OPC_MoveParent,
/*31704*/     OPC_RecordChild1, // #0 = $Rm
/*31705*/     OPC_CheckType, MVT::i32,
/*31707*/     OPC_MoveParent,
/*31708*/     OPC_RecordChild1, // #1 = $Rn
/*31709*/     OPC_Scope, 19, /*->31730*/ // 3 children in Scope
/*31711*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31713*/       OPC_EmitInteger, MVT::i32, 14, 
/*31716*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31719*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*31730*/     /*Scope*/ 19, /*->31750*/
/*31731*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31733*/       OPC_EmitInteger, MVT::i32, 14, 
/*31736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31750*/     /*Scope*/ 19, /*->31770*/
/*31751*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31753*/       OPC_EmitInteger, MVT::i32, 14, 
/*31756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$rhs), GPR:i32:$lhs) - Complexity = 11
                // Dst: (t2CMNzrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31770*/     0, /*End of Scope*/
/*31771*/   /*Scope*/ 93|128,1/*221*/, /*->31994*/
/*31773*/     OPC_RecordChild0, // #0 = $src
/*31774*/     OPC_CheckChild0Type, MVT::i32,
/*31776*/     OPC_RecordChild1, // #1 = $imm
/*31777*/     OPC_Scope, 10|128,1/*138*/, /*->31918*/ // 4 children in Scope
/*31780*/       OPC_MoveChild, 1,
/*31782*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*31785*/       OPC_Scope, 24, /*->31811*/ // 5 children in Scope
/*31787*/         OPC_CheckPredicate, 7, // Predicate_so_imm
/*31789*/         OPC_MoveParent,
/*31790*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31792*/         OPC_EmitConvertToTarget, 1,
/*31794*/         OPC_EmitInteger, MVT::i32, 14, 
/*31797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*31811*/       /*Scope*/ 27, /*->31839*/
/*31812*/         OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*31814*/         OPC_MoveParent,
/*31815*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31817*/         OPC_EmitConvertToTarget, 1,
/*31819*/         OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*31822*/         OPC_EmitInteger, MVT::i32, 14, 
/*31825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNzri:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*31839*/       /*Scope*/ 24, /*->31864*/
/*31840*/         OPC_CheckPredicate, 42, // Predicate_imm0_255
/*31842*/         OPC_MoveParent,
/*31843*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31845*/         OPC_EmitConvertToTarget, 1,
/*31847*/         OPC_EmitInteger, MVT::i32, 14, 
/*31850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*31864*/       /*Scope*/ 24, /*->31889*/
/*31865*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*31867*/         OPC_MoveParent,
/*31868*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31870*/         OPC_EmitConvertToTarget, 1,
/*31872*/         OPC_EmitInteger, MVT::i32, 14, 
/*31875*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31878*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPR:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*31889*/       /*Scope*/ 27, /*->31917*/
/*31890*/         OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*31892*/         OPC_MoveParent,
/*31893*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31895*/         OPC_EmitConvertToTarget, 1,
/*31897*/         OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*31900*/         OPC_EmitInteger, MVT::i32, 14, 
/*31903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNzri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*31917*/       0, /*End of Scope*/
/*31918*/     /*Scope*/ 19, /*->31938*/
/*31919*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*31921*/       OPC_EmitInteger, MVT::i32, 14, 
/*31924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*31938*/     /*Scope*/ 19, /*->31958*/
/*31939*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*31941*/       OPC_EmitInteger, MVT::i32, 14, 
/*31944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*31958*/     /*Scope*/ 34, /*->31993*/
/*31959*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*31961*/       OPC_EmitInteger, MVT::i32, 14, 
/*31964*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31967*/       OPC_Scope, 11, /*->31980*/ // 2 children in Scope
/*31969*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31980*/       /*Scope*/ 11, /*->31992*/
/*31981*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ rGPR:i32:$rhs, GPR:i32:$lhs) - Complexity = 3
                  // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*31992*/       0, /*End of Scope*/
/*31993*/     0, /*End of Scope*/
/*31994*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 120|128,20/*2680*/,  TARGET_VAL(ISD::LOAD),// ->34679
/*31999*/   OPC_RecordMemRef,
/*32000*/   OPC_RecordNode,   // #0 = 'ld' chained node
/*32001*/   OPC_Scope, 74|128,1/*202*/, /*->32206*/ // 5 children in Scope
/*32004*/     OPC_RecordChild1, // #1 = $addr
/*32005*/     OPC_CheckChild1Type, MVT::i32,
/*32007*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32009*/     OPC_CheckType, MVT::i32,
/*32011*/     OPC_Scope, 25, /*->32038*/ // 3 children in Scope
/*32013*/       OPC_CheckPredicate, 24, // Predicate_load
/*32015*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32017*/       OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32020*/       OPC_EmitMergeInputChains1_0,
/*32021*/       OPC_EmitInteger, MVT::i32, 14, 
/*32024*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32027*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*32038*/     /*Scope*/ 56, /*->32095*/
/*32039*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32041*/       OPC_Scope, 25, /*->32068*/ // 2 children in Scope
/*32043*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32045*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32047*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32050*/         OPC_EmitMergeInputChains1_0,
/*32051*/         OPC_EmitInteger, MVT::i32, 14, 
/*32054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32068*/       /*Scope*/ 25, /*->32094*/
/*32069*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32071*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32073*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32076*/         OPC_EmitMergeInputChains1_0,
/*32077*/         OPC_EmitInteger, MVT::i32, 14, 
/*32080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                  // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32094*/       0, /*End of Scope*/
/*32095*/     /*Scope*/ 109, /*->32205*/
/*32096*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32098*/       OPC_Scope, 25, /*->32125*/ // 3 children in Scope
/*32100*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32102*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32104*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32107*/         OPC_EmitMergeInputChains1_0,
/*32108*/         OPC_EmitInteger, MVT::i32, 14, 
/*32111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*32125*/       /*Scope*/ 52, /*->32178*/
/*32126*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32128*/         OPC_Scope, 23, /*->32153*/ // 2 children in Scope
/*32130*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32132*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32135*/           OPC_EmitMergeInputChains1_0,
/*32136*/           OPC_EmitInteger, MVT::i32, 14, 
/*32139*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32142*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*32153*/         /*Scope*/ 23, /*->32177*/
/*32154*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32156*/           OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32159*/           OPC_EmitMergeInputChains1_0,
/*32160*/           OPC_EmitInteger, MVT::i32, 14, 
/*32163*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32166*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                    // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*32177*/         0, /*End of Scope*/
/*32178*/       /*Scope*/ 25, /*->32204*/
/*32179*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32181*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32183*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*32186*/         OPC_EmitMergeInputChains1_0,
/*32187*/         OPC_EmitInteger, MVT::i32, 14, 
/*32190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                  // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*32204*/       0, /*End of Scope*/
/*32205*/     0, /*End of Scope*/
/*32206*/   /*Scope*/ 30, /*->32237*/
/*32207*/     OPC_MoveChild, 1,
/*32209*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*32212*/     OPC_RecordChild0, // #1 = $addr
/*32213*/     OPC_MoveChild, 0,
/*32215*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*32218*/     OPC_MoveParent,
/*32219*/     OPC_MoveParent,
/*32220*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32222*/     OPC_CheckPredicate, 24, // Predicate_load
/*32224*/     OPC_CheckType, MVT::i32,
/*32226*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*32228*/     OPC_EmitMergeInputChains1_0,
/*32229*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
              // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*32237*/   /*Scope*/ 37|128,16/*2085*/, /*->34324*/
/*32239*/     OPC_RecordChild1, // #1 = $shift
/*32240*/     OPC_CheckChild1Type, MVT::i32,
/*32242*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*32244*/     OPC_CheckType, MVT::i32,
/*32246*/     OPC_Scope, 26, /*->32274*/ // 24 children in Scope
/*32248*/       OPC_CheckPredicate, 24, // Predicate_load
/*32250*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32252*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32255*/       OPC_EmitMergeInputChains1_0,
/*32256*/       OPC_EmitInteger, MVT::i32, 14, 
/*32259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*32274*/     /*Scope*/ 58, /*->32333*/
/*32275*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32277*/       OPC_Scope, 26, /*->32305*/ // 2 children in Scope
/*32279*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32281*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32283*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*32286*/         OPC_EmitMergeInputChains1_0,
/*32287*/         OPC_EmitInteger, MVT::i32, 14, 
/*32290*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32293*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*32305*/       /*Scope*/ 26, /*->32332*/
/*32306*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32308*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32310*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32313*/         OPC_EmitMergeInputChains1_0,
/*32314*/         OPC_EmitInteger, MVT::i32, 14, 
/*32317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32332*/       0, /*End of Scope*/
/*32333*/     /*Scope*/ 58, /*->32392*/
/*32334*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32336*/       OPC_Scope, 26, /*->32364*/ // 2 children in Scope
/*32338*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32340*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32342*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32345*/         OPC_EmitMergeInputChains1_0,
/*32346*/         OPC_EmitInteger, MVT::i32, 14, 
/*32349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*32364*/       /*Scope*/ 26, /*->32391*/
/*32365*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32367*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32369*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32372*/         OPC_EmitMergeInputChains1_0,
/*32373*/         OPC_EmitInteger, MVT::i32, 14, 
/*32376*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*32391*/       0, /*End of Scope*/
/*32392*/     /*Scope*/ 28, /*->32421*/
/*32393*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32395*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32397*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32399*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32402*/       OPC_EmitMergeInputChains1_0,
/*32403*/       OPC_EmitInteger, MVT::i32, 14, 
/*32406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32421*/     /*Scope*/ 85, /*->32507*/
/*32422*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32424*/       OPC_Scope, 26, /*->32452*/ // 3 children in Scope
/*32426*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32428*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32430*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32433*/         OPC_EmitMergeInputChains1_0,
/*32434*/         OPC_EmitInteger, MVT::i32, 14, 
/*32437*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32440*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32452*/       /*Scope*/ 26, /*->32479*/
/*32453*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32455*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32457*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*32460*/         OPC_EmitMergeInputChains1_0,
/*32461*/         OPC_EmitInteger, MVT::i32, 14, 
/*32464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*32479*/       /*Scope*/ 26, /*->32506*/
/*32480*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32482*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32484*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*32487*/         OPC_EmitMergeInputChains1_0,
/*32488*/         OPC_EmitInteger, MVT::i32, 14, 
/*32491*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32494*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*32506*/       0, /*End of Scope*/
/*32507*/     /*Scope*/ 26, /*->32534*/
/*32508*/       OPC_CheckPredicate, 24, // Predicate_load
/*32510*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32512*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32515*/       OPC_EmitMergeInputChains1_0,
/*32516*/       OPC_EmitInteger, MVT::i32, 14, 
/*32519*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32522*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*32534*/     /*Scope*/ 58, /*->32593*/
/*32535*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32537*/       OPC_Scope, 26, /*->32565*/ // 2 children in Scope
/*32539*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*32541*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32543*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32546*/         OPC_EmitMergeInputChains1_0,
/*32547*/         OPC_EmitInteger, MVT::i32, 14, 
/*32550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32565*/       /*Scope*/ 26, /*->32592*/
/*32566*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32568*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32570*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32573*/         OPC_EmitMergeInputChains1_0,
/*32574*/         OPC_EmitInteger, MVT::i32, 14, 
/*32577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32592*/       0, /*End of Scope*/
/*32593*/     /*Scope*/ 58, /*->32652*/
/*32594*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*32596*/       OPC_Scope, 26, /*->32624*/ // 2 children in Scope
/*32598*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*32600*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32602*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32605*/         OPC_EmitMergeInputChains1_0,
/*32606*/         OPC_EmitInteger, MVT::i32, 14, 
/*32609*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32612*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                  // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*32624*/       /*Scope*/ 26, /*->32651*/
/*32625*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*32627*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32629*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32632*/         OPC_EmitMergeInputChains1_0,
/*32633*/         OPC_EmitInteger, MVT::i32, 14, 
/*32636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                  // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*32651*/       0, /*End of Scope*/
/*32652*/     /*Scope*/ 28, /*->32681*/
/*32653*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32655*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32657*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32659*/       OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32662*/       OPC_EmitMergeInputChains1_0,
/*32663*/       OPC_EmitInteger, MVT::i32, 14, 
/*32666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32681*/     /*Scope*/ 85, /*->32767*/
/*32682*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32684*/       OPC_Scope, 26, /*->32712*/ // 3 children in Scope
/*32686*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32688*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32690*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32693*/         OPC_EmitMergeInputChains1_0,
/*32694*/         OPC_EmitInteger, MVT::i32, 14, 
/*32697*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32700*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32712*/       /*Scope*/ 26, /*->32739*/
/*32713*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32715*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32717*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32720*/         OPC_EmitMergeInputChains1_0,
/*32721*/         OPC_EmitInteger, MVT::i32, 14, 
/*32724*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32727*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*32739*/       /*Scope*/ 26, /*->32766*/
/*32740*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32742*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*32744*/         OPC_CheckComplexPat, /*CP*/5, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*32747*/         OPC_EmitMergeInputChains1_0,
/*32748*/         OPC_EmitInteger, MVT::i32, 14, 
/*32751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                  // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*32766*/       0, /*End of Scope*/
/*32767*/     /*Scope*/ 25, /*->32793*/
/*32768*/       OPC_CheckPredicate, 24, // Predicate_load
/*32770*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32772*/       OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32775*/       OPC_EmitMergeInputChains1_0,
/*32776*/       OPC_EmitInteger, MVT::i32, 14, 
/*32779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*32793*/     /*Scope*/ 56, /*->32850*/
/*32794*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*32796*/       OPC_Scope, 25, /*->32823*/ // 2 children in Scope
/*32798*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*32800*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32802*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32805*/         OPC_EmitMergeInputChains1_0,
/*32806*/         OPC_EmitInteger, MVT::i32, 14, 
/*32809*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32812*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32823*/       /*Scope*/ 25, /*->32849*/
/*32824*/         OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*32826*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32828*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32831*/         OPC_EmitMergeInputChains1_0,
/*32832*/         OPC_EmitInteger, MVT::i32, 14, 
/*32835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32849*/       0, /*End of Scope*/
/*32850*/     /*Scope*/ 107, /*->32958*/
/*32851*/       OPC_CheckPredicate, 50, // Predicate_extload
/*32853*/       OPC_Scope, 25, /*->32880*/ // 3 children in Scope
/*32855*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*32857*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32859*/         OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32862*/         OPC_EmitMergeInputChains1_0,
/*32863*/         OPC_EmitInteger, MVT::i32, 14, 
/*32866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32869*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                  // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32880*/       /*Scope*/ 50, /*->32931*/
/*32881*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*32883*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32885*/         OPC_Scope, 21, /*->32908*/ // 2 children in Scope
/*32887*/           OPC_CheckComplexPat, /*CP*/4, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*32890*/           OPC_EmitMergeInputChains1_0,
/*32891*/           OPC_EmitInteger, MVT::i32, 14, 
/*32894*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*32908*/         /*Scope*/ 21, /*->32930*/
/*32909*/           OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32912*/           OPC_EmitMergeInputChains1_0,
/*32913*/           OPC_EmitInteger, MVT::i32, 14, 
/*32916*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32919*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*32930*/         0, /*End of Scope*/
/*32931*/       /*Scope*/ 25, /*->32957*/
/*32932*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*32934*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*32936*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*32939*/         OPC_EmitMergeInputChains1_0,
/*32940*/         OPC_EmitInteger, MVT::i32, 14, 
/*32943*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32946*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                  // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*32957*/       0, /*End of Scope*/
/*32958*/     /*Scope*/ 50, /*->33009*/
/*32959*/       OPC_CheckPredicate, 24, // Predicate_load
/*32961*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*32963*/       OPC_Scope, 21, /*->32986*/ // 2 children in Scope
/*32965*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*32968*/         OPC_EmitMergeInputChains1_0,
/*32969*/         OPC_EmitInteger, MVT::i32, 14, 
/*32972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*32986*/       /*Scope*/ 21, /*->33008*/
/*32987*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*32990*/         OPC_EmitMergeInputChains1_0,
/*32991*/         OPC_EmitInteger, MVT::i32, 14, 
/*32994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*33008*/       0, /*End of Scope*/
/*33009*/     /*Scope*/ 106, /*->33116*/
/*33010*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33012*/       OPC_Scope, 50, /*->33064*/ // 2 children in Scope
/*33014*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33016*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33018*/         OPC_Scope, 21, /*->33041*/ // 2 children in Scope
/*33020*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33023*/           OPC_EmitMergeInputChains1_0,
/*33024*/           OPC_EmitInteger, MVT::i32, 14, 
/*33027*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33030*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33041*/         /*Scope*/ 21, /*->33063*/
/*33042*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33045*/           OPC_EmitMergeInputChains1_0,
/*33046*/           OPC_EmitInteger, MVT::i32, 14, 
/*33049*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33052*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33063*/         0, /*End of Scope*/
/*33064*/       /*Scope*/ 50, /*->33115*/
/*33065*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33067*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33069*/         OPC_Scope, 21, /*->33092*/ // 2 children in Scope
/*33071*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33074*/           OPC_EmitMergeInputChains1_0,
/*33075*/           OPC_EmitInteger, MVT::i32, 14, 
/*33078*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33081*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33092*/         /*Scope*/ 21, /*->33114*/
/*33093*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33096*/           OPC_EmitMergeInputChains1_0,
/*33097*/           OPC_EmitInteger, MVT::i32, 14, 
/*33100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33103*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33114*/         0, /*End of Scope*/
/*33115*/       0, /*End of Scope*/
/*33116*/     /*Scope*/ 25, /*->33142*/
/*33117*/       OPC_CheckPredicate, 24, // Predicate_load
/*33119*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33121*/       OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*33124*/       OPC_EmitMergeInputChains1_0,
/*33125*/       OPC_EmitInteger, MVT::i32, 14, 
/*33128*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33131*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*33142*/     /*Scope*/ 52, /*->33195*/
/*33143*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33145*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33147*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33149*/       OPC_Scope, 21, /*->33172*/ // 2 children in Scope
/*33151*/         OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33154*/         OPC_EmitMergeInputChains1_0,
/*33155*/         OPC_EmitInteger, MVT::i32, 14, 
/*33158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33172*/       /*Scope*/ 21, /*->33194*/
/*33173*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33176*/         OPC_EmitMergeInputChains1_0,
/*33177*/         OPC_EmitInteger, MVT::i32, 14, 
/*33180*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33183*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33194*/       0, /*End of Scope*/
/*33195*/     /*Scope*/ 29|128,1/*157*/, /*->33354*/
/*33197*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33199*/       OPC_Scope, 50, /*->33251*/ // 3 children in Scope
/*33201*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33203*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33205*/         OPC_Scope, 21, /*->33228*/ // 2 children in Scope
/*33207*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33210*/           OPC_EmitMergeInputChains1_0,
/*33211*/           OPC_EmitInteger, MVT::i32, 14, 
/*33214*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33217*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33228*/         /*Scope*/ 21, /*->33250*/
/*33229*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33232*/           OPC_EmitMergeInputChains1_0,
/*33233*/           OPC_EmitInteger, MVT::i32, 14, 
/*33236*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33239*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33250*/         0, /*End of Scope*/
/*33251*/       /*Scope*/ 50, /*->33302*/
/*33252*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33254*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33256*/         OPC_Scope, 21, /*->33279*/ // 2 children in Scope
/*33258*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33261*/           OPC_EmitMergeInputChains1_0,
/*33262*/           OPC_EmitInteger, MVT::i32, 14, 
/*33265*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33268*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*33279*/         /*Scope*/ 21, /*->33301*/
/*33280*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33283*/           OPC_EmitMergeInputChains1_0,
/*33284*/           OPC_EmitInteger, MVT::i32, 14, 
/*33287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33290*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*33301*/         0, /*End of Scope*/
/*33302*/       /*Scope*/ 50, /*->33353*/
/*33303*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33305*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*33307*/         OPC_Scope, 21, /*->33330*/ // 2 children in Scope
/*33309*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33312*/           OPC_EmitMergeInputChains1_0,
/*33313*/           OPC_EmitInteger, MVT::i32, 14, 
/*33316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*33330*/         /*Scope*/ 21, /*->33352*/
/*33331*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33334*/           OPC_EmitMergeInputChains1_0,
/*33335*/           OPC_EmitInteger, MVT::i32, 14, 
/*33338*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33341*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*33352*/         0, /*End of Scope*/
/*33353*/       0, /*End of Scope*/
/*33354*/     /*Scope*/ 50, /*->33405*/
/*33355*/       OPC_CheckPredicate, 24, // Predicate_load
/*33357*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33359*/       OPC_Scope, 21, /*->33382*/ // 2 children in Scope
/*33361*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33364*/         OPC_EmitMergeInputChains1_0,
/*33365*/         OPC_EmitInteger, MVT::i32, 14, 
/*33368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*33382*/       /*Scope*/ 21, /*->33404*/
/*33383*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33386*/         OPC_EmitMergeInputChains1_0,
/*33387*/         OPC_EmitInteger, MVT::i32, 14, 
/*33390*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33393*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_imm8:i32:$addr)
/*33404*/       0, /*End of Scope*/
/*33405*/     /*Scope*/ 106, /*->33512*/
/*33406*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33408*/       OPC_Scope, 50, /*->33460*/ // 2 children in Scope
/*33410*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*33412*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33414*/         OPC_Scope, 21, /*->33437*/ // 2 children in Scope
/*33416*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33419*/           OPC_EmitMergeInputChains1_0,
/*33420*/           OPC_EmitInteger, MVT::i32, 14, 
/*33423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33426*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33437*/         /*Scope*/ 21, /*->33459*/
/*33438*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33441*/           OPC_EmitMergeInputChains1_0,
/*33442*/           OPC_EmitInteger, MVT::i32, 14, 
/*33445*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33448*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33459*/         0, /*End of Scope*/
/*33460*/       /*Scope*/ 50, /*->33511*/
/*33461*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*33463*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33465*/         OPC_Scope, 21, /*->33488*/ // 2 children in Scope
/*33467*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33470*/           OPC_EmitMergeInputChains1_0,
/*33471*/           OPC_EmitInteger, MVT::i32, 14, 
/*33474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33477*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33488*/         /*Scope*/ 21, /*->33510*/
/*33489*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33492*/           OPC_EmitMergeInputChains1_0,
/*33493*/           OPC_EmitInteger, MVT::i32, 14, 
/*33496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33510*/         0, /*End of Scope*/
/*33511*/       0, /*End of Scope*/
/*33512*/     /*Scope*/ 106, /*->33619*/
/*33513*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33515*/       OPC_Scope, 50, /*->33567*/ // 2 children in Scope
/*33517*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33519*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33521*/         OPC_Scope, 21, /*->33544*/ // 2 children in Scope
/*33523*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33526*/           OPC_EmitMergeInputChains1_0,
/*33527*/           OPC_EmitInteger, MVT::i32, 14, 
/*33530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*33544*/         /*Scope*/ 21, /*->33566*/
/*33545*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33548*/           OPC_EmitMergeInputChains1_0,
/*33549*/           OPC_EmitInteger, MVT::i32, 14, 
/*33552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (t2LDRSHi8:i32 t2addrmode_imm8:i32:$addr)
/*33566*/         0, /*End of Scope*/
/*33567*/       /*Scope*/ 50, /*->33618*/
/*33568*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33570*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33572*/         OPC_Scope, 21, /*->33595*/ // 2 children in Scope
/*33574*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33577*/           OPC_EmitMergeInputChains1_0,
/*33578*/           OPC_EmitInteger, MVT::i32, 14, 
/*33581*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33584*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*33595*/         /*Scope*/ 21, /*->33617*/
/*33596*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33599*/           OPC_EmitMergeInputChains1_0,
/*33600*/           OPC_EmitInteger, MVT::i32, 14, 
/*33603*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33606*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (t2LDRSBi8:i32 t2addrmode_imm8:i32:$addr)
/*33617*/         0, /*End of Scope*/
/*33618*/       0, /*End of Scope*/
/*33619*/     /*Scope*/ 52, /*->33672*/
/*33620*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*33622*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*33624*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33626*/       OPC_Scope, 21, /*->33649*/ // 2 children in Scope
/*33628*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33631*/         OPC_EmitMergeInputChains1_0,
/*33632*/         OPC_EmitInteger, MVT::i32, 14, 
/*33635*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33638*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33649*/       /*Scope*/ 21, /*->33671*/
/*33650*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33653*/         OPC_EmitMergeInputChains1_0,
/*33654*/         OPC_EmitInteger, MVT::i32, 14, 
/*33657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33671*/       0, /*End of Scope*/
/*33672*/     /*Scope*/ 29|128,1/*157*/, /*->33831*/
/*33674*/       OPC_CheckPredicate, 50, // Predicate_extload
/*33676*/       OPC_Scope, 50, /*->33728*/ // 3 children in Scope
/*33678*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*33680*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33682*/         OPC_Scope, 21, /*->33705*/ // 2 children in Scope
/*33684*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33687*/           OPC_EmitMergeInputChains1_0,
/*33688*/           OPC_EmitInteger, MVT::i32, 14, 
/*33691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33694*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33705*/         /*Scope*/ 21, /*->33727*/
/*33706*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33709*/           OPC_EmitMergeInputChains1_0,
/*33710*/           OPC_EmitInteger, MVT::i32, 14, 
/*33713*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33716*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33727*/         0, /*End of Scope*/
/*33728*/       /*Scope*/ 50, /*->33779*/
/*33729*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*33731*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33733*/         OPC_Scope, 21, /*->33756*/ // 2 children in Scope
/*33735*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33738*/           OPC_EmitMergeInputChains1_0,
/*33739*/           OPC_EmitInteger, MVT::i32, 14, 
/*33742*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*33756*/         /*Scope*/ 21, /*->33778*/
/*33757*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33760*/           OPC_EmitMergeInputChains1_0,
/*33761*/           OPC_EmitInteger, MVT::i32, 14, 
/*33764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_imm8:i32:$addr)
/*33778*/         0, /*End of Scope*/
/*33779*/       /*Scope*/ 50, /*->33830*/
/*33780*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*33782*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*33784*/         OPC_Scope, 21, /*->33807*/ // 2 children in Scope
/*33786*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*33789*/           OPC_EmitMergeInputChains1_0,
/*33790*/           OPC_EmitInteger, MVT::i32, 14, 
/*33793*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33796*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*33807*/         /*Scope*/ 21, /*->33829*/
/*33808*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*33811*/           OPC_EmitMergeInputChains1_0,
/*33812*/           OPC_EmitInteger, MVT::i32, 14, 
/*33815*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33818*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (t2LDRHi8:i32 t2addrmode_imm8:i32:$addr)
/*33829*/         0, /*End of Scope*/
/*33830*/       0, /*End of Scope*/
/*33831*/     /*Scope*/ 106|128,3/*490*/, /*->34323*/
/*33833*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*33835*/       OPC_Scope, 88, /*->33925*/ // 4 children in Scope
/*33837*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*33839*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33841*/         OPC_Scope, 40, /*->33883*/ // 2 children in Scope
/*33843*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*33846*/           OPC_EmitMergeInputChains1_0,
/*33847*/           OPC_EmitInteger, MVT::i32, 14, 
/*33850*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33853*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33864*/           OPC_EmitInteger, MVT::i32, 14, 
/*33867*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33870*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33880*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*33883*/         /*Scope*/ 40, /*->33924*/
/*33884*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*33887*/           OPC_EmitMergeInputChains1_0,
/*33888*/           OPC_EmitInteger, MVT::i32, 14, 
/*33891*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33894*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33905*/           OPC_EmitInteger, MVT::i32, 14, 
/*33908*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33911*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33921*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*33924*/         0, /*End of Scope*/
/*33925*/       /*Scope*/ 88, /*->34014*/
/*33926*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*33928*/         OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*33930*/         OPC_Scope, 40, /*->33972*/ // 2 children in Scope
/*33932*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*33935*/           OPC_EmitMergeInputChains1_0,
/*33936*/           OPC_EmitInteger, MVT::i32, 14, 
/*33939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33942*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33953*/           OPC_EmitInteger, MVT::i32, 14, 
/*33956*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33959*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*33969*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*33972*/         /*Scope*/ 40, /*->34013*/
/*33973*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*33976*/           OPC_EmitMergeInputChains1_0,
/*33977*/           OPC_EmitInteger, MVT::i32, 14, 
/*33980*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33983*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6 
/*33994*/           OPC_EmitInteger, MVT::i32, 14, 
/*33997*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34000*/           OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9 
/*34010*/           OPC_CompleteMatch, 1, 9, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*34013*/         0, /*End of Scope*/
/*34014*/       /*Scope*/ 24|128,1/*152*/, /*->34168*/
/*34016*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34018*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34020*/         OPC_Scope, 72, /*->34094*/ // 2 children in Scope
/*34022*/           OPC_CheckComplexPat, /*CP*/18, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*34025*/           OPC_EmitMergeInputChains1_0,
/*34026*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34029*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34032*/           OPC_EmitInteger, MVT::i32, 14, 
/*34035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34038*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34049*/           OPC_EmitInteger, MVT::i32, 24, 
/*34052*/           OPC_EmitInteger, MVT::i32, 14, 
/*34055*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34058*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34070*/           OPC_EmitInteger, MVT::i32, 24, 
/*34073*/           OPC_EmitInteger, MVT::i32, 14, 
/*34076*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34079*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34091*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*34094*/         /*Scope*/ 72, /*->34167*/
/*34095*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*34098*/           OPC_EmitMergeInputChains1_0,
/*34099*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34102*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34105*/           OPC_EmitInteger, MVT::i32, 14, 
/*34108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34111*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34122*/           OPC_EmitInteger, MVT::i32, 24, 
/*34125*/           OPC_EmitInteger, MVT::i32, 14, 
/*34128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34131*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34143*/           OPC_EmitInteger, MVT::i32, 24, 
/*34146*/           OPC_EmitInteger, MVT::i32, 14, 
/*34149*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34152*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34164*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*34167*/         0, /*End of Scope*/
/*34168*/       /*Scope*/ 24|128,1/*152*/, /*->34322*/
/*34170*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34172*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34174*/         OPC_Scope, 72, /*->34248*/ // 2 children in Scope
/*34176*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*34179*/           OPC_EmitMergeInputChains1_0,
/*34180*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34183*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34186*/           OPC_EmitInteger, MVT::i32, 14, 
/*34189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34192*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34203*/           OPC_EmitInteger, MVT::i32, 16, 
/*34206*/           OPC_EmitInteger, MVT::i32, 14, 
/*34209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34212*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34224*/           OPC_EmitInteger, MVT::i32, 16, 
/*34227*/           OPC_EmitInteger, MVT::i32, 14, 
/*34230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34233*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34245*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*34248*/         /*Scope*/ 72, /*->34321*/
/*34249*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*34252*/           OPC_EmitMergeInputChains1_0,
/*34253*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34256*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*34259*/           OPC_EmitInteger, MVT::i32, 14, 
/*34262*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34265*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8 
/*34276*/           OPC_EmitInteger, MVT::i32, 16, 
/*34279*/           OPC_EmitInteger, MVT::i32, 14, 
/*34282*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34285*/           OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12 
/*34297*/           OPC_EmitInteger, MVT::i32, 16, 
/*34300*/           OPC_EmitInteger, MVT::i32, 14, 
/*34303*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34306*/           OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16 
/*34318*/           OPC_CompleteMatch, 1, 16, 
                    // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                    // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*34321*/         0, /*End of Scope*/
/*34322*/       0, /*End of Scope*/
/*34323*/     0, /*End of Scope*/
/*34324*/   /*Scope*/ 1|128,2/*257*/, /*->34583*/
/*34326*/     OPC_MoveChild, 1,
/*34328*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*34331*/     OPC_RecordChild0, // #1 = $addr
/*34332*/     OPC_MoveChild, 0,
/*34334*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*34337*/     OPC_MoveParent,
/*34338*/     OPC_MoveParent,
/*34339*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34341*/     OPC_CheckType, MVT::i32,
/*34343*/     OPC_Scope, 44, /*->34389*/ // 5 children in Scope
/*34345*/       OPC_CheckPredicate, 24, // Predicate_load
/*34347*/       OPC_Scope, 19, /*->34368*/ // 2 children in Scope
/*34349*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*34351*/         OPC_EmitMergeInputChains1_0,
/*34352*/         OPC_EmitInteger, MVT::i32, 14, 
/*34355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34358*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*34368*/       /*Scope*/ 19, /*->34388*/
/*34369*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34371*/         OPC_EmitMergeInputChains1_0,
/*34372*/         OPC_EmitInteger, MVT::i32, 14, 
/*34375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*34388*/       0, /*End of Scope*/
/*34389*/     /*Scope*/ 48, /*->34438*/
/*34390*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34392*/       OPC_Scope, 21, /*->34415*/ // 2 children in Scope
/*34394*/         OPC_CheckPredicate, 44, // Predicate_zextloadi16
/*34396*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34398*/         OPC_EmitMergeInputChains1_0,
/*34399*/         OPC_EmitInteger, MVT::i32, 14, 
/*34402*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34405*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34415*/       /*Scope*/ 21, /*->34437*/
/*34416*/         OPC_CheckPredicate, 45, // Predicate_zextloadi8
/*34418*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34420*/         OPC_EmitMergeInputChains1_0,
/*34421*/         OPC_EmitInteger, MVT::i32, 14, 
/*34424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34427*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34437*/       0, /*End of Scope*/
/*34438*/     /*Scope*/ 48, /*->34487*/
/*34439*/       OPC_CheckPredicate, 46, // Predicate_sextload
/*34441*/       OPC_Scope, 21, /*->34464*/ // 2 children in Scope
/*34443*/         OPC_CheckPredicate, 47, // Predicate_sextloadi16
/*34445*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34447*/         OPC_EmitMergeInputChains1_0,
/*34448*/         OPC_EmitInteger, MVT::i32, 14, 
/*34451*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34454*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                  // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*34464*/       /*Scope*/ 21, /*->34486*/
/*34465*/         OPC_CheckPredicate, 48, // Predicate_sextloadi8
/*34467*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34469*/         OPC_EmitMergeInputChains1_0,
/*34470*/         OPC_EmitInteger, MVT::i32, 14, 
/*34473*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34476*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                  // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*34486*/       0, /*End of Scope*/
/*34487*/     /*Scope*/ 23, /*->34511*/
/*34488*/       OPC_CheckPredicate, 43, // Predicate_zextload
/*34490*/       OPC_CheckPredicate, 49, // Predicate_zextloadi1
/*34492*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34494*/       OPC_EmitMergeInputChains1_0,
/*34495*/       OPC_EmitInteger, MVT::i32, 14, 
/*34498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34511*/     /*Scope*/ 70, /*->34582*/
/*34512*/       OPC_CheckPredicate, 50, // Predicate_extload
/*34514*/       OPC_Scope, 21, /*->34537*/ // 3 children in Scope
/*34516*/         OPC_CheckPredicate, 51, // Predicate_extloadi1
/*34518*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34520*/         OPC_EmitMergeInputChains1_0,
/*34521*/         OPC_EmitInteger, MVT::i32, 14, 
/*34524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34537*/       /*Scope*/ 21, /*->34559*/
/*34538*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*34540*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34542*/         OPC_EmitMergeInputChains1_0,
/*34543*/         OPC_EmitInteger, MVT::i32, 14, 
/*34546*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34549*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                  // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*34559*/       /*Scope*/ 21, /*->34581*/
/*34560*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*34562*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34564*/         OPC_EmitMergeInputChains1_0,
/*34565*/         OPC_EmitInteger, MVT::i32, 14, 
/*34568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34571*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                  // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*34581*/       0, /*End of Scope*/
/*34582*/     0, /*End of Scope*/
/*34583*/   /*Scope*/ 94, /*->34678*/
/*34584*/     OPC_RecordChild1, // #1 = $addr
/*34585*/     OPC_CheckChild1Type, MVT::i32,
/*34587*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*34589*/     OPC_CheckPredicate, 24, // Predicate_load
/*34591*/     OPC_SwitchType /*3 cases */, 23,  MVT::f64,// ->34617
/*34594*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34596*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34599*/       OPC_EmitMergeInputChains1_0,
/*34600*/       OPC_EmitInteger, MVT::i32, 14, 
/*34603*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34606*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRD:f64 addrmode5:i32:$addr)
              /*SwitchType*/ 23,  MVT::f32,// ->34642
/*34619*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34621*/       OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*34624*/       OPC_EmitMergeInputChains1_0,
/*34625*/       OPC_EmitInteger, MVT::i32, 14, 
/*34628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34631*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                // Dst: (VLDRS:f32 addrmode5:i32:$addr)
              /*SwitchType*/ 33,  MVT::v2f64,// ->34677
/*34644*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*34646*/       OPC_EmitMergeInputChains1_0,
/*34647*/       OPC_EmitInteger, MVT::i32, 14, 
/*34650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34653*/       OPC_Scope, 10, /*->34665*/ // 2 children in Scope
/*34655*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*34665*/       /*Scope*/ 10, /*->34676*/
/*34666*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQDB), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                  // Dst: (VLDMQDB:v2f64 GPR:i32:$Rn)
/*34676*/       0, /*End of Scope*/
              0, // EndSwitchType
/*34678*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 48|128,6/*816*/,  TARGET_VAL(ISD::XOR),// ->35499
/*34683*/   OPC_Scope, 60|128,1/*188*/, /*->34874*/ // 5 children in Scope
/*34686*/     OPC_RecordChild0, // #0 = $shift
/*34687*/     OPC_Scope, 73, /*->34762*/ // 3 children in Scope
/*34689*/       OPC_MoveChild, 1,
/*34691*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34702*/       OPC_MoveParent,
/*34703*/       OPC_CheckType, MVT::i32,
/*34705*/       OPC_Scope, 27, /*->34734*/ // 2 children in Scope
/*34707*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34709*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #1 #2 #3
/*34712*/         OPC_EmitInteger, MVT::i32, 14, 
/*34715*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34718*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34721*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 so_reg:i32:$shift, -1:i32) - Complexity = 20
                  // Dst: (MVNs:i32 so_reg:i32:$shift)
/*34734*/       /*Scope*/ 26, /*->34761*/
/*34735*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34737*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*34740*/         OPC_EmitInteger, MVT::i32, 14, 
/*34743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                  // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*34761*/       0, /*End of Scope*/
/*34762*/     /*Scope*/ 61, /*->34824*/
/*34763*/       OPC_RecordChild1, // #1 = $shift
/*34764*/       OPC_CheckType, MVT::i32,
/*34766*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*34768*/       OPC_Scope, 26, /*->34796*/ // 2 children in Scope
/*34770*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*34773*/         OPC_EmitInteger, MVT::i32, 14, 
/*34776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34782*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34796*/       /*Scope*/ 26, /*->34823*/
/*34797*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*34800*/         OPC_EmitInteger, MVT::i32, 14, 
/*34803*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34806*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34809*/         OPC_MorphNodeTo, TARGET_VAL(ARM::EORrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (xor:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (EORrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*34823*/       0, /*End of Scope*/
/*34824*/     /*Scope*/ 48, /*->34873*/
/*34825*/       OPC_MoveChild, 0,
/*34827*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34830*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34832*/       OPC_MoveParent,
/*34833*/       OPC_MoveChild, 1,
/*34835*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34846*/       OPC_MoveParent,
/*34847*/       OPC_CheckType, MVT::i32,
/*34849*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34851*/       OPC_EmitConvertToTarget, 0,
/*34853*/       OPC_EmitInteger, MVT::i32, 14, 
/*34856*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34873*/     0, /*End of Scope*/
/*34874*/   /*Scope*/ 49, /*->34924*/
/*34875*/     OPC_MoveChild, 0,
/*34877*/     OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*34888*/     OPC_MoveParent,
/*34889*/     OPC_RecordChild1, // #0 = $imm
/*34890*/     OPC_MoveChild, 1,
/*34892*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*34895*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*34897*/     OPC_MoveParent,
/*34898*/     OPC_CheckType, MVT::i32,
/*34900*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34902*/     OPC_EmitConvertToTarget, 0,
/*34904*/     OPC_EmitInteger, MVT::i32, 14, 
/*34907*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34910*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34913*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
              // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*34924*/   /*Scope*/ 44|128,1/*172*/, /*->35098*/
/*34926*/     OPC_RecordChild0, // #0 = $Rn
/*34927*/     OPC_Scope, 59, /*->34988*/ // 2 children in Scope
/*34929*/       OPC_RecordChild1, // #1 = $ShiftedRm
/*34930*/       OPC_CheckType, MVT::i32,
/*34932*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*34934*/       OPC_Scope, 25, /*->34961*/ // 2 children in Scope
/*34936*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34939*/         OPC_EmitInteger, MVT::i32, 14, 
/*34942*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34961*/       /*Scope*/ 25, /*->34987*/
/*34962*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*34965*/         OPC_EmitInteger, MVT::i32, 14, 
/*34968*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34971*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34974*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*34987*/       0, /*End of Scope*/
/*34988*/     /*Scope*/ 108, /*->35097*/
/*34989*/       OPC_MoveChild, 1,
/*34991*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*34994*/       OPC_MoveChild, 0,
/*34996*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*34999*/       OPC_MoveChild, 0,
/*35001*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35004*/       OPC_MoveParent,
/*35005*/       OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*35007*/       OPC_SwitchType /*2 cases */, 42,  MVT::v8i8,// ->35052
/*35010*/         OPC_MoveParent,
/*35011*/         OPC_MoveParent,
/*35012*/         OPC_CheckType, MVT::v2i32,
/*35014*/         OPC_Scope, 18, /*->35034*/ // 2 children in Scope
/*35016*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35018*/           OPC_EmitInteger, MVT::i32, 14, 
/*35021*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35024*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35034*/         /*Scope*/ 16, /*->35051*/
/*35035*/           OPC_EmitInteger, MVT::i32, 14, 
/*35038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35051*/         0, /*End of Scope*/
                /*SwitchType*/ 42,  MVT::v16i8,// ->35096
/*35054*/         OPC_MoveParent,
/*35055*/         OPC_MoveParent,
/*35056*/         OPC_CheckType, MVT::v4i32,
/*35058*/         OPC_Scope, 18, /*->35078*/ // 2 children in Scope
/*35060*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35062*/           OPC_EmitInteger, MVT::i32, 14, 
/*35065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35068*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35078*/         /*Scope*/ 16, /*->35095*/
/*35079*/           OPC_EmitInteger, MVT::i32, 14, 
/*35082*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35085*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35095*/         0, /*End of Scope*/
                0, // EndSwitchType
/*35097*/     0, /*End of Scope*/
/*35098*/   /*Scope*/ 110, /*->35209*/
/*35099*/     OPC_MoveChild, 0,
/*35101*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*35104*/     OPC_MoveChild, 0,
/*35106*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*35109*/     OPC_MoveChild, 0,
/*35111*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*35114*/     OPC_MoveParent,
/*35115*/     OPC_CheckPredicate, 6, // Predicate_NEONimmAllOnesV
/*35117*/     OPC_SwitchType /*2 cases */, 43,  MVT::v8i8,// ->35163
/*35120*/       OPC_MoveParent,
/*35121*/       OPC_MoveParent,
/*35122*/       OPC_RecordChild1, // #0 = $Vm
/*35123*/       OPC_CheckType, MVT::v2i32,
/*35125*/       OPC_Scope, 18, /*->35145*/ // 2 children in Scope
/*35127*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35129*/         OPC_EmitInteger, MVT::i32, 14, 
/*35132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*35145*/       /*Scope*/ 16, /*->35162*/
/*35146*/         OPC_EmitInteger, MVT::i32, 14, 
/*35149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                  // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*35162*/       0, /*End of Scope*/
              /*SwitchType*/ 43,  MVT::v16i8,// ->35208
/*35165*/       OPC_MoveParent,
/*35166*/       OPC_MoveParent,
/*35167*/       OPC_RecordChild1, // #0 = $Vm
/*35168*/       OPC_CheckType, MVT::v4i32,
/*35170*/       OPC_Scope, 18, /*->35190*/ // 2 children in Scope
/*35172*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35174*/         OPC_EmitInteger, MVT::i32, 14, 
/*35177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*35190*/       /*Scope*/ 16, /*->35207*/
/*35191*/         OPC_EmitInteger, MVT::i32, 14, 
/*35194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35197*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                  // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*35207*/       0, /*End of Scope*/
              0, // EndSwitchType
/*35209*/   /*Scope*/ 31|128,2/*287*/, /*->35498*/
/*35211*/     OPC_RecordChild0, // #0 = $Rm
/*35212*/     OPC_Scope, 87, /*->35301*/ // 2 children in Scope
/*35214*/       OPC_MoveChild, 1,
/*35216*/       OPC_CheckInteger, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35227*/       OPC_MoveParent,
/*35228*/       OPC_CheckType, MVT::i32,
/*35230*/       OPC_Scope, 22, /*->35254*/ // 3 children in Scope
/*35232*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35234*/         OPC_EmitInteger, MVT::i32, 14, 
/*35237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35240*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35243*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                  // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*35254*/       /*Scope*/ 22, /*->35277*/
/*35255*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35257*/         OPC_EmitInteger, MVT::i32, 14, 
/*35260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35263*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35266*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                  // Dst: (MVNr:i32 GPR:i32:$Rm)
/*35277*/       /*Scope*/ 22, /*->35300*/
/*35278*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35280*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35283*/         OPC_EmitInteger, MVT::i32, 14, 
/*35286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                  // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*35300*/       0, /*End of Scope*/
/*35301*/     /*Scope*/ 66|128,1/*194*/, /*->35497*/
/*35303*/       OPC_RecordChild1, // #1 = $imm
/*35304*/       OPC_Scope, 69, /*->35375*/ // 4 children in Scope
/*35306*/         OPC_MoveChild, 1,
/*35308*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35311*/         OPC_Scope, 30, /*->35343*/ // 2 children in Scope
/*35313*/           OPC_CheckPredicate, 7, // Predicate_so_imm
/*35315*/           OPC_MoveParent,
/*35316*/           OPC_CheckType, MVT::i32,
/*35318*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35320*/           OPC_EmitConvertToTarget, 1,
/*35322*/           OPC_EmitInteger, MVT::i32, 14, 
/*35325*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35328*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35331*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35343*/         /*Scope*/ 30, /*->35374*/
/*35344*/           OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35346*/           OPC_MoveParent,
/*35347*/           OPC_CheckType, MVT::i32,
/*35349*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35351*/           OPC_EmitConvertToTarget, 1,
/*35353*/           OPC_EmitInteger, MVT::i32, 14, 
/*35356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35374*/         0, /*End of Scope*/
/*35375*/       /*Scope*/ 76, /*->35452*/
/*35376*/         OPC_CheckType, MVT::i32,
/*35378*/         OPC_Scope, 23, /*->35403*/ // 3 children in Scope
/*35380*/           OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35382*/           OPC_EmitInteger, MVT::i32, 14, 
/*35385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35388*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35391*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*35403*/         /*Scope*/ 23, /*->35427*/
/*35404*/           OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*35406*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*35409*/           OPC_EmitInteger, MVT::i32, 14, 
/*35412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35415*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*35427*/         /*Scope*/ 23, /*->35451*/
/*35428*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35430*/           OPC_EmitInteger, MVT::i32, 14, 
/*35433*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35439*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*35451*/         0, /*End of Scope*/
/*35452*/       /*Scope*/ 21, /*->35474*/
/*35453*/         OPC_CheckType, MVT::v2i32,
/*35455*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35457*/         OPC_EmitInteger, MVT::i32, 14, 
/*35460*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35463*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*35474*/       /*Scope*/ 21, /*->35496*/
/*35475*/         OPC_CheckType, MVT::v4i32,
/*35477*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*35479*/         OPC_EmitInteger, MVT::i32, 14, 
/*35482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*35496*/       0, /*End of Scope*/
/*35497*/     0, /*End of Scope*/
/*35498*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 92|128,4/*604*/,  TARGET_VAL(ISD::ADDE),// ->36107
/*35503*/   OPC_CaptureGlueInput,
/*35504*/   OPC_RecordChild0, // #0 = $Rn
/*35505*/   OPC_RecordChild1, // #1 = $shift
/*35506*/   OPC_Scope, 32, /*->35540*/ // 14 children in Scope
/*35508*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35510*/     OPC_CheckType, MVT::i32,
/*35512*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35514*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35517*/     OPC_EmitInteger, MVT::i32, 14, 
/*35520*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35540*/   /*Scope*/ 21, /*->35562*/
/*35541*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35543*/     OPC_CheckType, MVT::i32,
/*35545*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35547*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*35550*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35562*/   /*Scope*/ 32, /*->35595*/
/*35563*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35565*/     OPC_CheckType, MVT::i32,
/*35567*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35569*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35572*/     OPC_EmitInteger, MVT::i32, 14, 
/*35575*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35578*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35581*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 16
              // Dst: (ADCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35595*/   /*Scope*/ 21, /*->35617*/
/*35596*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35598*/     OPC_CheckType, MVT::i32,
/*35600*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35602*/     OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*35605*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (adde:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 16
              // Dst: (ADCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*35617*/   /*Scope*/ 31, /*->35649*/
/*35618*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35620*/     OPC_CheckType, MVT::i32,
/*35622*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35624*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35627*/     OPC_EmitInteger, MVT::i32, 14, 
/*35630*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35633*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35636*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35649*/   /*Scope*/ 32, /*->35682*/
/*35650*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35652*/     OPC_CheckType, MVT::i32,
/*35654*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35656*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35659*/     OPC_EmitInteger, MVT::i32, 14, 
/*35662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35665*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35668*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35682*/   /*Scope*/ 31, /*->35714*/
/*35683*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35685*/     OPC_CheckType, MVT::i32,
/*35687*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35689*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35692*/     OPC_EmitInteger, MVT::i32, 14, 
/*35695*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35698*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35701*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_dead_carry>> - Complexity = 13
              // Dst: (t2ADCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35714*/   /*Scope*/ 32, /*->35747*/
/*35715*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35717*/     OPC_CheckType, MVT::i32,
/*35719*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35721*/     OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*35724*/     OPC_EmitInteger, MVT::i32, 14, 
/*35727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35730*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35733*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: (adde:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn)<<P:Predicate_adde_live_carry>> - Complexity = 13
              // Dst: (t2ADCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*35747*/   /*Scope*/ 101|128,1/*229*/, /*->35978*/
/*35749*/     OPC_MoveChild, 1,
/*35751*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35754*/     OPC_Scope, 52, /*->35808*/ // 5 children in Scope
/*35756*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*35758*/       OPC_MoveParent,
/*35759*/       OPC_CheckType, MVT::i32,
/*35761*/       OPC_Scope, 27, /*->35790*/ // 2 children in Scope
/*35763*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35765*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35767*/         OPC_EmitConvertToTarget, 1,
/*35769*/         OPC_EmitInteger, MVT::i32, 14, 
/*35772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (ADCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35790*/       /*Scope*/ 16, /*->35807*/
/*35791*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35793*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35795*/         OPC_EmitConvertToTarget, 1,
/*35797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (adde:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (ADCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*35807*/       0, /*End of Scope*/
/*35808*/     /*Scope*/ 64, /*->35873*/
/*35809*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*35811*/       OPC_MoveParent,
/*35812*/       OPC_CheckType, MVT::i32,
/*35814*/       OPC_Scope, 27, /*->35843*/ // 2 children in Scope
/*35816*/         OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35818*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35820*/         OPC_EmitConvertToTarget, 1,
/*35822*/         OPC_EmitInteger, MVT::i32, 14, 
/*35825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35828*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35831*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_dead_carry>> - Complexity = 8
                  // Dst: (t2ADCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35843*/       /*Scope*/ 28, /*->35872*/
/*35844*/         OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*35846*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35848*/         OPC_EmitConvertToTarget, 1,
/*35850*/         OPC_EmitInteger, MVT::i32, 14, 
/*35853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (adde:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_adde_live_carry>> - Complexity = 8
                  // Dst: (t2ADCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*35872*/       0, /*End of Scope*/
/*35873*/     /*Scope*/ 34, /*->35908*/
/*35874*/       OPC_CheckPredicate, 56, // Predicate_imm0_255_not
/*35876*/       OPC_MoveParent,
/*35877*/       OPC_CheckType, MVT::i32,
/*35879*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35881*/       OPC_EmitConvertToTarget, 1,
/*35883*/       OPC_EmitNodeXForm, 12, 2, // imm_comp_XFORM
/*35886*/       OPC_EmitInteger, MVT::i32, 14, 
/*35889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*35908*/     /*Scope*/ 33, /*->35942*/
/*35909*/       OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*35911*/       OPC_MoveParent,
/*35912*/       OPC_CheckType, MVT::i32,
/*35914*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35916*/       OPC_EmitConvertToTarget, 1,
/*35918*/       OPC_EmitNodeXForm, 11, 2, // so_imm_not_XFORM
/*35921*/       OPC_EmitInteger, MVT::i32, 14, 
/*35924*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (SBCri:i32 GPR:i32:$src, (so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*35942*/     /*Scope*/ 34, /*->35977*/
/*35943*/       OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*35945*/       OPC_MoveParent,
/*35946*/       OPC_CheckType, MVT::i32,
/*35948*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*35950*/       OPC_EmitConvertToTarget, 1,
/*35952*/       OPC_EmitNodeXForm, 3, 2, // t2_so_imm_not_XFORM
/*35955*/       OPC_EmitInteger, MVT::i32, 14, 
/*35958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                // Src: (adde:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SBCSri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*35977*/     0, /*End of Scope*/
/*35978*/   /*Scope*/ 27, /*->36006*/
/*35979*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*35981*/     OPC_CheckType, MVT::i32,
/*35983*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*35985*/     OPC_EmitInteger, MVT::i32, 14, 
/*35988*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35991*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35994*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (ADCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36006*/   /*Scope*/ 16, /*->36023*/
/*36007*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*36009*/     OPC_CheckType, MVT::i32,
/*36011*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36013*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (adde:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (ADCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36023*/   /*Scope*/ 27, /*->36051*/
/*36024*/     OPC_CheckPredicate, 54, // Predicate_adde_dead_carry
/*36026*/     OPC_CheckType, MVT::i32,
/*36028*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36030*/     OPC_EmitInteger, MVT::i32, 14, 
/*36033*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36036*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36039*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_dead_carry>> - Complexity = 4
              // Dst: (t2ADCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36051*/   /*Scope*/ 28, /*->36080*/
/*36052*/     OPC_CheckPredicate, 55, // Predicate_adde_live_carry
/*36054*/     OPC_CheckType, MVT::i32,
/*36056*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36058*/     OPC_EmitInteger, MVT::i32, 14, 
/*36061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36064*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36067*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (adde:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_adde_live_carry>> - Complexity = 4
              // Dst: (t2ADCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36080*/   /*Scope*/ 25, /*->36106*/
/*36081*/     OPC_CheckType, MVT::i32,
/*36083*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36085*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36088*/     OPC_EmitInteger, MVT::i32, 14, 
/*36091*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36094*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36106*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 107|128,3/*491*/,  TARGET_VAL(ISD::SUBE),// ->36602
/*36111*/   OPC_CaptureGlueInput,
/*36112*/   OPC_RecordChild0, // #0 = $Rn
/*36113*/   OPC_Scope, 101|128,1/*229*/, /*->36345*/ // 3 children in Scope
/*36116*/     OPC_RecordChild1, // #1 = $shift
/*36117*/     OPC_Scope, 32, /*->36151*/ // 5 children in Scope
/*36119*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36121*/       OPC_CheckType, MVT::i32,
/*36123*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36125*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36128*/       OPC_EmitInteger, MVT::i32, 14, 
/*36131*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36134*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36137*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                // Dst: (SBCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36151*/     /*Scope*/ 21, /*->36173*/
/*36152*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36154*/       OPC_CheckType, MVT::i32,
/*36156*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36158*/       OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36161*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, so_reg:i32:$shift)<<P:Predicate_sube_live_carry>> - Complexity = 16
                // Dst: (SBCSSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36173*/     /*Scope*/ 79, /*->36253*/
/*36174*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36176*/       OPC_CheckType, MVT::i32,
/*36178*/       OPC_Scope, 44, /*->36224*/ // 2 children in Scope
/*36180*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36182*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36185*/         OPC_Scope, 23, /*->36210*/ // 2 children in Scope
/*36187*/           OPC_EmitInteger, MVT::i32, 14, 
/*36190*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36210*/         /*Scope*/ 12, /*->36223*/
/*36211*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (sube:i32 so_reg:i32:$shift, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 16
                    // Dst: (RSCSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36223*/         0, /*End of Scope*/
/*36224*/       /*Scope*/ 27, /*->36252*/
/*36225*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36227*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36230*/         OPC_EmitInteger, MVT::i32, 14, 
/*36233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_dead_carry>> - Complexity = 13
                  // Dst: (t2SBCrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36252*/       0, /*End of Scope*/
/*36253*/     /*Scope*/ 32, /*->36286*/
/*36254*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36256*/       OPC_CheckType, MVT::i32,
/*36258*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36260*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36263*/       OPC_EmitInteger, MVT::i32, 14, 
/*36266*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36269*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36272*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrs), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (sube:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_sube_live_carry>> - Complexity = 13
                // Dst: (t2SBCSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36286*/     /*Scope*/ 57, /*->36344*/
/*36287*/       OPC_MoveChild, 1,
/*36289*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36292*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*36294*/       OPC_MoveParent,
/*36295*/       OPC_CheckType, MVT::i32,
/*36297*/       OPC_Scope, 27, /*->36326*/ // 2 children in Scope
/*36299*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36301*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36303*/         OPC_EmitConvertToTarget, 1,
/*36305*/         OPC_EmitInteger, MVT::i32, 14, 
/*36308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36311*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36314*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (SBCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36326*/       /*Scope*/ 16, /*->36343*/
/*36327*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36329*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36331*/         OPC_EmitConvertToTarget, 1,
/*36333*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (sube:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (SBCSSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36343*/       0, /*End of Scope*/
/*36344*/     0, /*End of Scope*/
/*36345*/   /*Scope*/ 52, /*->36398*/
/*36346*/     OPC_MoveChild, 0,
/*36348*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36351*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*36353*/     OPC_MoveParent,
/*36354*/     OPC_RecordChild1, // #1 = $Rn
/*36355*/     OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36357*/     OPC_CheckType, MVT::i32,
/*36359*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36361*/     OPC_EmitConvertToTarget, 0,
/*36363*/     OPC_Scope, 21, /*->36386*/ // 2 children in Scope
/*36365*/       OPC_EmitInteger, MVT::i32, 14, 
/*36368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36386*/     /*Scope*/ 10, /*->36397*/
/*36387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (sube:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                // Dst: (RSCSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36397*/     0, /*End of Scope*/
/*36398*/   /*Scope*/ 73|128,1/*201*/, /*->36601*/
/*36400*/     OPC_RecordChild1, // #1 = $imm
/*36401*/     OPC_Scope, 69, /*->36472*/ // 6 children in Scope
/*36403*/       OPC_MoveChild, 1,
/*36405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36408*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*36410*/       OPC_MoveParent,
/*36411*/       OPC_CheckType, MVT::i32,
/*36413*/       OPC_Scope, 27, /*->36442*/ // 2 children in Scope
/*36415*/         OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36417*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36419*/         OPC_EmitConvertToTarget, 1,
/*36421*/         OPC_EmitInteger, MVT::i32, 14, 
/*36424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_dead_carry>> - Complexity = 8
                  // Dst: (t2SBCri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36442*/       /*Scope*/ 28, /*->36471*/
/*36443*/         OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36445*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36447*/         OPC_EmitConvertToTarget, 1,
/*36449*/         OPC_EmitInteger, MVT::i32, 14, 
/*36452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSri), 0|OPFL_GlueInput|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sube:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_sube_live_carry>> - Complexity = 8
                  // Dst: (t2SBCSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36471*/       0, /*End of Scope*/
/*36472*/     /*Scope*/ 27, /*->36500*/
/*36473*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36475*/       OPC_CheckType, MVT::i32,
/*36477*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36479*/       OPC_EmitInteger, MVT::i32, 14, 
/*36482*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (SBCrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36500*/     /*Scope*/ 16, /*->36517*/
/*36501*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36503*/       OPC_CheckType, MVT::i32,
/*36505*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36507*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SBCSSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (sube:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (SBCSSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36517*/     /*Scope*/ 27, /*->36545*/
/*36518*/       OPC_CheckPredicate, 57, // Predicate_sube_dead_carry
/*36520*/       OPC_CheckType, MVT::i32,
/*36522*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36524*/       OPC_EmitInteger, MVT::i32, 14, 
/*36527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_dead_carry>> - Complexity = 4
                // Dst: (t2SBCrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36545*/     /*Scope*/ 28, /*->36574*/
/*36546*/       OPC_CheckPredicate, 58, // Predicate_sube_live_carry
/*36548*/       OPC_CheckType, MVT::i32,
/*36550*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36552*/       OPC_EmitInteger, MVT::i32, 14, 
/*36555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36558*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36561*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCSrr), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (sube:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_sube_live_carry>> - Complexity = 4
                // Dst: (t2SBCSrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36574*/     /*Scope*/ 25, /*->36600*/
/*36575*/       OPC_CheckType, MVT::i32,
/*36577*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36579*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36582*/       OPC_EmitInteger, MVT::i32, 14, 
/*36585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36600*/     0, /*End of Scope*/
/*36601*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 119,  TARGET_VAL(ARMISD::PIC_ADD),// ->36724
/*36605*/   OPC_Scope, 67, /*->36674*/ // 2 children in Scope
/*36607*/     OPC_MoveChild, 0,
/*36609*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*36612*/     OPC_RecordMemRef,
/*36613*/     OPC_RecordNode, // #0 = 'ld' chained node
/*36614*/     OPC_CheckFoldableChainNode,
/*36615*/     OPC_MoveChild, 1,
/*36617*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*36620*/     OPC_RecordChild0, // #1 = $addr
/*36621*/     OPC_MoveChild, 0,
/*36623*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*36626*/     OPC_MoveParent,
/*36627*/     OPC_MoveParent,
/*36628*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*36630*/     OPC_CheckPredicate, 24, // Predicate_load
/*36632*/     OPC_MoveParent,
/*36633*/     OPC_RecordChild1, // #2 = $cp
/*36634*/     OPC_MoveChild, 1,
/*36636*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36639*/     OPC_MoveParent,
/*36640*/     OPC_CheckType, MVT::i32,
/*36642*/     OPC_Scope, 14, /*->36658*/ // 2 children in Scope
/*36644*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36646*/       OPC_EmitMergeInputChains1_0,
/*36647*/       OPC_EmitConvertToTarget, 2,
/*36649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36658*/     /*Scope*/ 14, /*->36673*/
/*36659*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36661*/       OPC_EmitMergeInputChains1_0,
/*36662*/       OPC_EmitConvertToTarget, 2,
/*36664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*36673*/     0, /*End of Scope*/
/*36674*/   /*Scope*/ 48, /*->36723*/
/*36675*/     OPC_RecordChild0, // #0 = $a
/*36676*/     OPC_RecordChild1, // #1 = $cp
/*36677*/     OPC_MoveChild, 1,
/*36679*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36682*/     OPC_MoveParent,
/*36683*/     OPC_CheckType, MVT::i32,
/*36685*/     OPC_Scope, 21, /*->36708*/ // 2 children in Scope
/*36687*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36689*/       OPC_EmitConvertToTarget, 1,
/*36691*/       OPC_EmitInteger, MVT::i32, 14, 
/*36694*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36697*/       OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*36708*/     /*Scope*/ 13, /*->36722*/
/*36709*/       OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*36711*/       OPC_EmitConvertToTarget, 1,
/*36713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*36722*/     0, /*End of Scope*/
/*36723*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 114|128,18/*2418*/,  TARGET_VAL(ISD::SUB),// ->39146
/*36728*/   OPC_Scope, 122, /*->36852*/ // 7 children in Scope
/*36730*/     OPC_RecordChild0, // #0 = $Rn
/*36731*/     OPC_RecordChild1, // #1 = $shift
/*36732*/     OPC_CheckType, MVT::i32,
/*36734*/     OPC_Scope, 58, /*->36794*/ // 2 children in Scope
/*36736*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*36738*/       OPC_Scope, 26, /*->36766*/ // 2 children in Scope
/*36740*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*36743*/         OPC_EmitInteger, MVT::i32, 14, 
/*36746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36749*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (SUBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36766*/       /*Scope*/ 26, /*->36793*/
/*36767*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*36770*/         OPC_EmitInteger, MVT::i32, 14, 
/*36773*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (sub:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (RSBrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*36793*/       0, /*End of Scope*/
/*36794*/     /*Scope*/ 56, /*->36851*/
/*36795*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*36797*/       OPC_Scope, 25, /*->36824*/ // 2 children in Scope
/*36799*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36802*/         OPC_EmitInteger, MVT::i32, 14, 
/*36805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36808*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36811*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2SUBrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36824*/       /*Scope*/ 25, /*->36850*/
/*36825*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36828*/         OPC_EmitInteger, MVT::i32, 14, 
/*36831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36837*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36850*/       0, /*End of Scope*/
/*36851*/     0, /*End of Scope*/
/*36852*/   /*Scope*/ 66|128,1/*194*/, /*->37048*/
/*36854*/     OPC_MoveChild, 0,
/*36856*/     OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36859*/     OPC_MoveChild, 0,
/*36861*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*36864*/     OPC_MoveChild, 0,
/*36866*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*36869*/     OPC_MoveParent,
/*36870*/     OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*36872*/     OPC_SwitchType /*2 cases */, 85,  MVT::v2i32,// ->36960
/*36875*/       OPC_MoveParent,
/*36876*/       OPC_MoveParent,
/*36877*/       OPC_RecordChild1, // #0 = $Vm
/*36878*/       OPC_SwitchType /*2 cases */, 38,  MVT::v8i8,// ->36919
/*36881*/         OPC_Scope, 18, /*->36901*/ // 2 children in Scope
/*36883*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36885*/           OPC_EmitInteger, MVT::i32, 14, 
/*36888*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36891*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*36901*/         /*Scope*/ 16, /*->36918*/
/*36902*/           OPC_EmitInteger, MVT::i32, 14, 
/*36905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                        1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                    // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*36918*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i16,// ->36959
/*36921*/         OPC_Scope, 18, /*->36941*/ // 2 children in Scope
/*36923*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36925*/           OPC_EmitInteger, MVT::i32, 14, 
/*36928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36931*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*36941*/         /*Scope*/ 16, /*->36958*/
/*36942*/           OPC_EmitInteger, MVT::i32, 14, 
/*36945*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36948*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                        1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                    // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*36958*/         0, /*End of Scope*/
                0, // EndSwitchType
              /*SwitchType*/ 85,  MVT::v4i32,// ->37047
/*36962*/       OPC_MoveParent,
/*36963*/       OPC_MoveParent,
/*36964*/       OPC_RecordChild1, // #0 = $Vm
/*36965*/       OPC_SwitchType /*2 cases */, 38,  MVT::v16i8,// ->37006
/*36968*/         OPC_Scope, 18, /*->36988*/ // 2 children in Scope
/*36970*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*36972*/           OPC_EmitInteger, MVT::i32, 14, 
/*36975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*36988*/         /*Scope*/ 16, /*->37005*/
/*36989*/           OPC_EmitInteger, MVT::i32, 14, 
/*36992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                    // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*37005*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v8i16,// ->37046
/*37008*/         OPC_Scope, 18, /*->37028*/ // 2 children in Scope
/*37010*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37012*/           OPC_EmitInteger, MVT::i32, 14, 
/*37015*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37018*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*37028*/         /*Scope*/ 16, /*->37045*/
/*37029*/           OPC_EmitInteger, MVT::i32, 14, 
/*37032*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37035*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                    // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*37045*/         0, /*End of Scope*/
                0, // EndSwitchType
              0, // EndSwitchType
/*37048*/   /*Scope*/ 71|128,5/*711*/, /*->37761*/
/*37050*/     OPC_RecordChild0, // #0 = $src1
/*37051*/     OPC_MoveChild, 1,
/*37053*/     OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/,  TARGET_VAL(ISD::MUL),// ->37568
/*37058*/       OPC_Scope, 9|128,1/*137*/, /*->37198*/ // 4 children in Scope
/*37061*/         OPC_RecordChild0, // #1 = $Vn
/*37062*/         OPC_MoveChild, 1,
/*37064*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37067*/         OPC_RecordChild0, // #2 = $Vm
/*37068*/         OPC_Scope, 63, /*->37133*/ // 2 children in Scope
/*37070*/           OPC_CheckChild0Type, MVT::v4i16,
/*37072*/           OPC_RecordChild1, // #3 = $lane
/*37073*/           OPC_MoveChild, 1,
/*37075*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37078*/           OPC_MoveParent,
/*37079*/           OPC_MoveParent,
/*37080*/           OPC_MoveParent,
/*37081*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37107
/*37084*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37086*/             OPC_EmitConvertToTarget, 3,
/*37088*/             OPC_EmitInteger, MVT::i32, 14, 
/*37091*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37094*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37132
/*37109*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37111*/             OPC_EmitConvertToTarget, 3,
/*37113*/             OPC_EmitInteger, MVT::i32, 14, 
/*37116*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37119*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37133*/         /*Scope*/ 63, /*->37197*/
/*37134*/           OPC_CheckChild0Type, MVT::v2i32,
/*37136*/           OPC_RecordChild1, // #3 = $lane
/*37137*/           OPC_MoveChild, 1,
/*37139*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37142*/           OPC_MoveParent,
/*37143*/           OPC_MoveParent,
/*37144*/           OPC_MoveParent,
/*37145*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37171
/*37148*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37150*/             OPC_EmitConvertToTarget, 3,
/*37152*/             OPC_EmitInteger, MVT::i32, 14, 
/*37155*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37158*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37196
/*37173*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37175*/             OPC_EmitConvertToTarget, 3,
/*37177*/             OPC_EmitInteger, MVT::i32, 14, 
/*37180*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37183*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37197*/         0, /*End of Scope*/
/*37198*/       /*Scope*/ 10|128,1/*138*/, /*->37338*/
/*37200*/         OPC_MoveChild, 0,
/*37202*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37205*/         OPC_RecordChild0, // #1 = $Vm
/*37206*/         OPC_Scope, 64, /*->37272*/ // 2 children in Scope
/*37208*/           OPC_CheckChild0Type, MVT::v4i16,
/*37210*/           OPC_RecordChild1, // #2 = $lane
/*37211*/           OPC_MoveChild, 1,
/*37213*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37216*/           OPC_MoveParent,
/*37217*/           OPC_MoveParent,
/*37218*/           OPC_RecordChild1, // #3 = $Vn
/*37219*/           OPC_MoveParent,
/*37220*/           OPC_SwitchType /*2 cases */, 23,  MVT::v4i16,// ->37246
/*37223*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37225*/             OPC_EmitConvertToTarget, 2,
/*37227*/             OPC_EmitInteger, MVT::i32, 14, 
/*37230*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37233*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v8i16,// ->37271
/*37248*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37250*/             OPC_EmitConvertToTarget, 2,
/*37252*/             OPC_EmitInteger, MVT::i32, 14, 
/*37255*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37258*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37272*/         /*Scope*/ 64, /*->37337*/
/*37273*/           OPC_CheckChild0Type, MVT::v2i32,
/*37275*/           OPC_RecordChild1, // #2 = $lane
/*37276*/           OPC_MoveChild, 1,
/*37278*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37281*/           OPC_MoveParent,
/*37282*/           OPC_MoveParent,
/*37283*/           OPC_RecordChild1, // #3 = $Vn
/*37284*/           OPC_MoveParent,
/*37285*/           OPC_SwitchType /*2 cases */, 23,  MVT::v2i32,// ->37311
/*37288*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37290*/             OPC_EmitConvertToTarget, 2,
/*37292*/             OPC_EmitInteger, MVT::i32, 14, 
/*37295*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37298*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    /*SwitchType*/ 23,  MVT::v4i32,// ->37336
/*37313*/             OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37315*/             OPC_EmitConvertToTarget, 2,
/*37317*/             OPC_EmitInteger, MVT::i32, 14, 
/*37320*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37323*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                    0, // EndSwitchType
/*37337*/         0, /*End of Scope*/
/*37338*/       /*Scope*/ 113, /*->37452*/
/*37339*/         OPC_RecordChild0, // #1 = $src2
/*37340*/         OPC_MoveChild, 1,
/*37342*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37345*/         OPC_RecordChild0, // #2 = $src3
/*37346*/         OPC_Scope, 51, /*->37399*/ // 2 children in Scope
/*37348*/           OPC_CheckChild0Type, MVT::v8i16,
/*37350*/           OPC_RecordChild1, // #3 = $lane
/*37351*/           OPC_MoveChild, 1,
/*37353*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37356*/           OPC_MoveParent,
/*37357*/           OPC_MoveParent,
/*37358*/           OPC_MoveParent,
/*37359*/           OPC_CheckType, MVT::v8i16,
/*37361*/           OPC_EmitConvertToTarget, 3,
/*37363*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*37366*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37375*/           OPC_EmitConvertToTarget, 3,
/*37377*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*37380*/           OPC_EmitInteger, MVT::i32, 14, 
/*37383*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37386*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37399*/         /*Scope*/ 51, /*->37451*/
/*37400*/           OPC_CheckChild0Type, MVT::v4i32,
/*37402*/           OPC_RecordChild1, // #3 = $lane
/*37403*/           OPC_MoveChild, 1,
/*37405*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37408*/           OPC_MoveParent,
/*37409*/           OPC_MoveParent,
/*37410*/           OPC_MoveParent,
/*37411*/           OPC_CheckType, MVT::v4i32,
/*37413*/           OPC_EmitConvertToTarget, 3,
/*37415*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*37418*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*37427*/           OPC_EmitConvertToTarget, 3,
/*37429*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*37432*/           OPC_EmitInteger, MVT::i32, 14, 
/*37435*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37438*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37451*/         0, /*End of Scope*/
/*37452*/       /*Scope*/ 114, /*->37567*/
/*37453*/         OPC_MoveChild, 0,
/*37455*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37458*/         OPC_RecordChild0, // #1 = $src3
/*37459*/         OPC_Scope, 52, /*->37513*/ // 2 children in Scope
/*37461*/           OPC_CheckChild0Type, MVT::v8i16,
/*37463*/           OPC_RecordChild1, // #2 = $lane
/*37464*/           OPC_MoveChild, 1,
/*37466*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37469*/           OPC_MoveParent,
/*37470*/           OPC_MoveParent,
/*37471*/           OPC_RecordChild1, // #3 = $src2
/*37472*/           OPC_MoveParent,
/*37473*/           OPC_CheckType, MVT::v8i16,
/*37475*/           OPC_EmitConvertToTarget, 2,
/*37477*/           OPC_EmitNodeXForm, 4, 4, // DSubReg_i16_reg
/*37480*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6 
/*37489*/           OPC_EmitConvertToTarget, 2,
/*37491*/           OPC_EmitNodeXForm, 5, 7, // SubReg_i16_lane
/*37494*/           OPC_EmitInteger, MVT::i32, 14, 
/*37497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37500*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                    // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*37513*/         /*Scope*/ 52, /*->37566*/
/*37514*/           OPC_CheckChild0Type, MVT::v4i32,
/*37516*/           OPC_RecordChild1, // #2 = $lane
/*37517*/           OPC_MoveChild, 1,
/*37519*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37522*/           OPC_MoveParent,
/*37523*/           OPC_MoveParent,
/*37524*/           OPC_RecordChild1, // #3 = $src2
/*37525*/           OPC_MoveParent,
/*37526*/           OPC_CheckType, MVT::v4i32,
/*37528*/           OPC_EmitConvertToTarget, 2,
/*37530*/           OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*37533*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*37542*/           OPC_EmitConvertToTarget, 2,
/*37544*/           OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*37547*/           OPC_EmitInteger, MVT::i32, 14, 
/*37550*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37553*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                    // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*37566*/         0, /*End of Scope*/
/*37567*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLs),// ->37664
/*37571*/       OPC_RecordChild0, // #1 = $Vn
/*37572*/       OPC_Scope, 44, /*->37618*/ // 2 children in Scope
/*37574*/         OPC_CheckChild0Type, MVT::v4i16,
/*37576*/         OPC_MoveChild, 1,
/*37578*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37581*/         OPC_RecordChild0, // #2 = $Vm
/*37582*/         OPC_CheckChild0Type, MVT::v4i16,
/*37584*/         OPC_RecordChild1, // #3 = $lane
/*37585*/         OPC_MoveChild, 1,
/*37587*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37590*/         OPC_MoveParent,
/*37591*/         OPC_MoveParent,
/*37592*/         OPC_MoveParent,
/*37593*/         OPC_CheckType, MVT::v4i32,
/*37595*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37597*/         OPC_EmitConvertToTarget, 3,
/*37599*/         OPC_EmitInteger, MVT::i32, 14, 
/*37602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37618*/       /*Scope*/ 44, /*->37663*/
/*37619*/         OPC_CheckChild0Type, MVT::v2i32,
/*37621*/         OPC_MoveChild, 1,
/*37623*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37626*/         OPC_RecordChild0, // #2 = $Vm
/*37627*/         OPC_CheckChild0Type, MVT::v2i32,
/*37629*/         OPC_RecordChild1, // #3 = $lane
/*37630*/         OPC_MoveChild, 1,
/*37632*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37635*/         OPC_MoveParent,
/*37636*/         OPC_MoveParent,
/*37637*/         OPC_MoveParent,
/*37638*/         OPC_CheckType, MVT::v2i64,
/*37640*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37642*/         OPC_EmitConvertToTarget, 3,
/*37644*/         OPC_EmitInteger, MVT::i32, 14, 
/*37647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37663*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 93,  TARGET_VAL(ARMISD::VMULLu),// ->37760
/*37667*/       OPC_RecordChild0, // #1 = $Vn
/*37668*/       OPC_Scope, 44, /*->37714*/ // 2 children in Scope
/*37670*/         OPC_CheckChild0Type, MVT::v4i16,
/*37672*/         OPC_MoveChild, 1,
/*37674*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37677*/         OPC_RecordChild0, // #2 = $Vm
/*37678*/         OPC_CheckChild0Type, MVT::v4i16,
/*37680*/         OPC_RecordChild1, // #3 = $lane
/*37681*/         OPC_MoveChild, 1,
/*37683*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37686*/         OPC_MoveParent,
/*37687*/         OPC_MoveParent,
/*37688*/         OPC_MoveParent,
/*37689*/         OPC_CheckType, MVT::v4i32,
/*37691*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37693*/         OPC_EmitConvertToTarget, 3,
/*37695*/         OPC_EmitInteger, MVT::i32, 14, 
/*37698*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37701*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*37714*/       /*Scope*/ 44, /*->37759*/
/*37715*/         OPC_CheckChild0Type, MVT::v2i32,
/*37717*/         OPC_MoveChild, 1,
/*37719*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*37722*/         OPC_RecordChild0, // #2 = $Vm
/*37723*/         OPC_CheckChild0Type, MVT::v2i32,
/*37725*/         OPC_RecordChild1, // #3 = $lane
/*37726*/         OPC_MoveChild, 1,
/*37728*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37731*/         OPC_MoveParent,
/*37732*/         OPC_MoveParent,
/*37733*/         OPC_MoveParent,
/*37734*/         OPC_CheckType, MVT::v2i64,
/*37736*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37738*/         OPC_EmitConvertToTarget, 3,
/*37740*/         OPC_EmitInteger, MVT::i32, 14, 
/*37743*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37746*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                  // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*37759*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*37761*/   /*Scope*/ 1|128,1/*129*/, /*->37892*/
/*37763*/     OPC_MoveChild, 0,
/*37765*/     OPC_Scope, 95, /*->37862*/ // 2 children in Scope
/*37767*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37770*/       OPC_MoveChild, 0,
/*37772*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37775*/       OPC_MoveParent,
/*37776*/       OPC_CheckPredicate, 59, // Predicate_NEONimmAllZerosV
/*37778*/       OPC_MoveParent,
/*37779*/       OPC_RecordChild1, // #0 = $Vm
/*37780*/       OPC_SwitchType /*2 cases */, 38,  MVT::v2i32,// ->37821
/*37783*/         OPC_Scope, 18, /*->37803*/ // 2 children in Scope
/*37785*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37787*/           OPC_EmitInteger, MVT::i32, 14, 
/*37790*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37793*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*37803*/         /*Scope*/ 16, /*->37820*/
/*37804*/           OPC_EmitInteger, MVT::i32, 14, 
/*37807*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37810*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                    // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*37820*/         0, /*End of Scope*/
                /*SwitchType*/ 38,  MVT::v4i32,// ->37861
/*37823*/         OPC_Scope, 18, /*->37843*/ // 2 children in Scope
/*37825*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*37827*/           OPC_EmitInteger, MVT::i32, 14, 
/*37830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*37843*/         /*Scope*/ 16, /*->37860*/
/*37844*/           OPC_EmitInteger, MVT::i32, 14, 
/*37847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                    // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*37860*/         0, /*End of Scope*/
                0, // EndSwitchType
/*37862*/     /*Scope*/ 28, /*->37891*/
/*37863*/       OPC_CheckInteger, 0, 
/*37865*/       OPC_MoveParent,
/*37866*/       OPC_RecordChild1, // #0 = $Rn
/*37867*/       OPC_CheckType, MVT::i32,
/*37869*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*37871*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*37874*/       OPC_EmitInteger, MVT::i32, 14, 
/*37877*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37880*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*37891*/     0, /*End of Scope*/
/*37892*/   /*Scope*/ 112|128,2/*368*/, /*->38262*/
/*37894*/     OPC_RecordChild0, // #0 = $Rn
/*37895*/     OPC_Scope, 36, /*->37933*/ // 6 children in Scope
/*37897*/       OPC_RecordChild1, // #1 = $imm
/*37898*/       OPC_MoveChild, 1,
/*37900*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37903*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*37905*/       OPC_MoveParent,
/*37906*/       OPC_CheckType, MVT::i32,
/*37908*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37910*/       OPC_EmitConvertToTarget, 1,
/*37912*/       OPC_EmitInteger, MVT::i32, 14, 
/*37915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37933*/     /*Scope*/ 36, /*->37970*/
/*37934*/       OPC_MoveChild, 0,
/*37936*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37939*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*37941*/       OPC_MoveParent,
/*37942*/       OPC_RecordChild1, // #1 = $Rn
/*37943*/       OPC_CheckType, MVT::i32,
/*37945*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*37947*/       OPC_EmitConvertToTarget, 0,
/*37949*/       OPC_EmitInteger, MVT::i32, 14, 
/*37952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*37970*/     /*Scope*/ 66, /*->38037*/
/*37971*/       OPC_RecordChild1, // #1 = $imm
/*37972*/       OPC_MoveChild, 1,
/*37974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*37977*/       OPC_Scope, 30, /*->38009*/ // 2 children in Scope
/*37979*/         OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*37981*/         OPC_MoveParent,
/*37982*/         OPC_CheckType, MVT::i32,
/*37984*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*37986*/         OPC_EmitConvertToTarget, 1,
/*37988*/         OPC_EmitInteger, MVT::i32, 14, 
/*37991*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38009*/       /*Scope*/ 26, /*->38036*/
/*38010*/         OPC_CheckPredicate, 17, // Predicate_imm0_4095
/*38012*/         OPC_MoveParent,
/*38013*/         OPC_CheckType, MVT::i32,
/*38015*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38017*/         OPC_EmitConvertToTarget, 1,
/*38019*/         OPC_EmitInteger, MVT::i32, 14, 
/*38022*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38025*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*38036*/       0, /*End of Scope*/
/*38037*/     /*Scope*/ 36, /*->38074*/
/*38038*/       OPC_MoveChild, 0,
/*38040*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*38043*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*38045*/       OPC_MoveParent,
/*38046*/       OPC_RecordChild1, // #1 = $Rn
/*38047*/       OPC_CheckType, MVT::i32,
/*38049*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38051*/       OPC_EmitConvertToTarget, 0,
/*38053*/       OPC_EmitInteger, MVT::i32, 14, 
/*38056*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38059*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38062*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*38074*/     /*Scope*/ 108, /*->38183*/
/*38075*/       OPC_MoveChild, 1,
/*38077*/       OPC_SwitchOpcode /*2 cases */, 49,  TARGET_VAL(ISD::MUL),// ->38130
/*38081*/         OPC_RecordChild0, // #1 = $Rn
/*38082*/         OPC_RecordChild1, // #2 = $Rm
/*38083*/         OPC_MoveParent,
/*38084*/         OPC_CheckType, MVT::i32,
/*38086*/         OPC_Scope, 20, /*->38108*/ // 2 children in Scope
/*38088*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*38090*/           OPC_EmitInteger, MVT::i32, 14, 
/*38093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38096*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38108*/         /*Scope*/ 20, /*->38129*/
/*38109*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38111*/           OPC_EmitInteger, MVT::i32, 14, 
/*38114*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38117*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38129*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::MULHS),// ->38182
/*38133*/         OPC_RecordChild0, // #1 = $Rn
/*38134*/         OPC_RecordChild1, // #2 = $Rm
/*38135*/         OPC_MoveParent,
/*38136*/         OPC_CheckType, MVT::i32,
/*38138*/         OPC_Scope, 20, /*->38160*/ // 2 children in Scope
/*38140*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*38142*/           OPC_EmitInteger, MVT::i32, 14, 
/*38145*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38148*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*38160*/         /*Scope*/ 20, /*->38181*/
/*38161*/           OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38163*/           OPC_EmitInteger, MVT::i32, 14, 
/*38166*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38169*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*38181*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*38183*/     /*Scope*/ 77, /*->38261*/
/*38184*/       OPC_RecordChild1, // #1 = $Rm
/*38185*/       OPC_CheckType, MVT::i32,
/*38187*/       OPC_Scope, 23, /*->38212*/ // 3 children in Scope
/*38189*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*38191*/         OPC_EmitInteger, MVT::i32, 14, 
/*38194*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38200*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*38212*/       /*Scope*/ 23, /*->38236*/
/*38213*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38215*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*38218*/         OPC_EmitInteger, MVT::i32, 14, 
/*38221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*38236*/       /*Scope*/ 23, /*->38260*/
/*38237*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*38239*/         OPC_EmitInteger, MVT::i32, 14, 
/*38242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38245*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38248*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (sub:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBrr:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*38260*/       0, /*End of Scope*/
/*38261*/     0, /*End of Scope*/
/*38262*/   /*Scope*/ 92|128,1/*220*/, /*->38484*/
/*38264*/     OPC_MoveChild, 0,
/*38266*/     OPC_SwitchOpcode /*2 cases */, 105,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38375
/*38270*/       OPC_RecordChild0, // #0 = $Vn
/*38271*/       OPC_Scope, 33, /*->38306*/ // 3 children in Scope
/*38273*/         OPC_CheckChild0Type, MVT::v8i8,
/*38275*/         OPC_MoveParent,
/*38276*/         OPC_MoveChild, 1,
/*38278*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38281*/         OPC_RecordChild0, // #1 = $Vm
/*38282*/         OPC_CheckChild0Type, MVT::v8i8,
/*38284*/         OPC_MoveParent,
/*38285*/         OPC_CheckType, MVT::v8i16,
/*38287*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38289*/         OPC_EmitInteger, MVT::i32, 14, 
/*38292*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38295*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38306*/       /*Scope*/ 33, /*->38340*/
/*38307*/         OPC_CheckChild0Type, MVT::v4i16,
/*38309*/         OPC_MoveParent,
/*38310*/         OPC_MoveChild, 1,
/*38312*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38315*/         OPC_RecordChild0, // #1 = $Vm
/*38316*/         OPC_CheckChild0Type, MVT::v4i16,
/*38318*/         OPC_MoveParent,
/*38319*/         OPC_CheckType, MVT::v4i32,
/*38321*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38323*/         OPC_EmitInteger, MVT::i32, 14, 
/*38326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38340*/       /*Scope*/ 33, /*->38374*/
/*38341*/         OPC_CheckChild0Type, MVT::v2i32,
/*38343*/         OPC_MoveParent,
/*38344*/         OPC_MoveChild, 1,
/*38346*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*38349*/         OPC_RecordChild0, // #1 = $Vm
/*38350*/         OPC_CheckChild0Type, MVT::v2i32,
/*38352*/         OPC_MoveParent,
/*38353*/         OPC_CheckType, MVT::v2i64,
/*38355*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38357*/         OPC_EmitInteger, MVT::i32, 14, 
/*38360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38374*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 105,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38483
/*38378*/       OPC_RecordChild0, // #0 = $Vn
/*38379*/       OPC_Scope, 33, /*->38414*/ // 3 children in Scope
/*38381*/         OPC_CheckChild0Type, MVT::v8i8,
/*38383*/         OPC_MoveParent,
/*38384*/         OPC_MoveChild, 1,
/*38386*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38389*/         OPC_RecordChild0, // #1 = $Vm
/*38390*/         OPC_CheckChild0Type, MVT::v8i8,
/*38392*/         OPC_MoveParent,
/*38393*/         OPC_CheckType, MVT::v8i16,
/*38395*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38397*/         OPC_EmitInteger, MVT::i32, 14, 
/*38400*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38403*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38414*/       /*Scope*/ 33, /*->38448*/
/*38415*/         OPC_CheckChild0Type, MVT::v4i16,
/*38417*/         OPC_MoveParent,
/*38418*/         OPC_MoveChild, 1,
/*38420*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38423*/         OPC_RecordChild0, // #1 = $Vm
/*38424*/         OPC_CheckChild0Type, MVT::v4i16,
/*38426*/         OPC_MoveParent,
/*38427*/         OPC_CheckType, MVT::v4i32,
/*38429*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38431*/         OPC_EmitInteger, MVT::i32, 14, 
/*38434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38448*/       /*Scope*/ 33, /*->38482*/
/*38449*/         OPC_CheckChild0Type, MVT::v2i32,
/*38451*/         OPC_MoveParent,
/*38452*/         OPC_MoveChild, 1,
/*38454*/         OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*38457*/         OPC_RecordChild0, // #1 = $Vm
/*38458*/         OPC_CheckChild0Type, MVT::v2i32,
/*38460*/         OPC_MoveParent,
/*38461*/         OPC_CheckType, MVT::v2i64,
/*38463*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38465*/         OPC_EmitInteger, MVT::i32, 14, 
/*38468*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38471*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                  // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38482*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*38484*/   /*Scope*/ 19|128,5/*659*/, /*->39145*/
/*38486*/     OPC_RecordChild0, // #0 = $src1
/*38487*/     OPC_Scope, 97|128,3/*481*/, /*->38971*/ // 2 children in Scope
/*38490*/       OPC_MoveChild, 1,
/*38492*/       OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/,  TARGET_VAL(ISD::MUL),// ->38634
/*38497*/         OPC_RecordChild0, // #1 = $Vn
/*38498*/         OPC_RecordChild1, // #2 = $Vm
/*38499*/         OPC_MoveParent,
/*38500*/         OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->38523
/*38503*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38505*/           OPC_EmitInteger, MVT::i32, 14, 
/*38508*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38511*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i16,// ->38545
/*38525*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38527*/           OPC_EmitInteger, MVT::i32, 14, 
/*38530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v2i32,// ->38567
/*38547*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38549*/           OPC_EmitInteger, MVT::i32, 14, 
/*38552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                  /*SwitchType*/ 20,  MVT::v16i8,// ->38589
/*38569*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38571*/           OPC_EmitInteger, MVT::i32, 14, 
/*38574*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38577*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                  /*SwitchType*/ 20,  MVT::v8i16,// ->38611
/*38591*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38593*/           OPC_EmitInteger, MVT::i32, 14, 
/*38596*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38599*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                  /*SwitchType*/ 20,  MVT::v4i32,// ->38633
/*38613*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38615*/           OPC_EmitInteger, MVT::i32, 14, 
/*38618*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38621*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                  0, // EndSwitchType
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLs),// ->38721
/*38637*/         OPC_RecordChild0, // #1 = $Vn
/*38638*/         OPC_Scope, 26, /*->38666*/ // 3 children in Scope
/*38640*/           OPC_CheckChild0Type, MVT::v8i8,
/*38642*/           OPC_RecordChild1, // #2 = $Vm
/*38643*/           OPC_MoveParent,
/*38644*/           OPC_CheckType, MVT::v8i16,
/*38646*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38648*/           OPC_EmitInteger, MVT::i32, 14, 
/*38651*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38654*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38666*/         /*Scope*/ 26, /*->38693*/
/*38667*/           OPC_CheckChild0Type, MVT::v4i16,
/*38669*/           OPC_RecordChild1, // #2 = $Vm
/*38670*/           OPC_MoveParent,
/*38671*/           OPC_CheckType, MVT::v4i32,
/*38673*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38675*/           OPC_EmitInteger, MVT::i32, 14, 
/*38678*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38681*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38693*/         /*Scope*/ 26, /*->38720*/
/*38694*/           OPC_CheckChild0Type, MVT::v2i32,
/*38696*/           OPC_RecordChild1, // #2 = $Vm
/*38697*/           OPC_MoveParent,
/*38698*/           OPC_CheckType, MVT::v2i64,
/*38700*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38702*/           OPC_EmitInteger, MVT::i32, 14, 
/*38705*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38708*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38720*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 84,  TARGET_VAL(ARMISD::VMULLu),// ->38808
/*38724*/         OPC_RecordChild0, // #1 = $Vn
/*38725*/         OPC_Scope, 26, /*->38753*/ // 3 children in Scope
/*38727*/           OPC_CheckChild0Type, MVT::v8i8,
/*38729*/           OPC_RecordChild1, // #2 = $Vm
/*38730*/           OPC_MoveParent,
/*38731*/           OPC_CheckType, MVT::v8i16,
/*38733*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38735*/           OPC_EmitInteger, MVT::i32, 14, 
/*38738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38741*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*38753*/         /*Scope*/ 26, /*->38780*/
/*38754*/           OPC_CheckChild0Type, MVT::v4i16,
/*38756*/           OPC_RecordChild1, // #2 = $Vm
/*38757*/           OPC_MoveParent,
/*38758*/           OPC_CheckType, MVT::v4i32,
/*38760*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38762*/           OPC_EmitInteger, MVT::i32, 14, 
/*38765*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38768*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*38780*/         /*Scope*/ 26, /*->38807*/
/*38781*/           OPC_CheckChild0Type, MVT::v2i32,
/*38783*/           OPC_RecordChild1, // #2 = $Vm
/*38784*/           OPC_MoveParent,
/*38785*/           OPC_CheckType, MVT::v2i64,
/*38787*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38789*/           OPC_EmitInteger, MVT::i32, 14, 
/*38792*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38795*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*38807*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::SIGN_EXTEND),// ->38889
/*38811*/         OPC_RecordChild0, // #1 = $Vm
/*38812*/         OPC_Scope, 24, /*->38838*/ // 3 children in Scope
/*38814*/           OPC_CheckChild0Type, MVT::v8i8,
/*38816*/           OPC_MoveParent,
/*38817*/           OPC_CheckType, MVT::v8i16,
/*38819*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38821*/           OPC_EmitInteger, MVT::i32, 14, 
/*38824*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38827*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38838*/         /*Scope*/ 24, /*->38863*/
/*38839*/           OPC_CheckChild0Type, MVT::v4i16,
/*38841*/           OPC_MoveParent,
/*38842*/           OPC_CheckType, MVT::v4i32,
/*38844*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38846*/           OPC_EmitInteger, MVT::i32, 14, 
/*38849*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38852*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38863*/         /*Scope*/ 24, /*->38888*/
/*38864*/           OPC_CheckChild0Type, MVT::v2i32,
/*38866*/           OPC_MoveParent,
/*38867*/           OPC_CheckType, MVT::v2i64,
/*38869*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38871*/           OPC_EmitInteger, MVT::i32, 14, 
/*38874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38888*/         0, /*End of Scope*/
                /*SwitchOpcode*/ 78,  TARGET_VAL(ISD::ZERO_EXTEND),// ->38970
/*38892*/         OPC_RecordChild0, // #1 = $Vm
/*38893*/         OPC_Scope, 24, /*->38919*/ // 3 children in Scope
/*38895*/           OPC_CheckChild0Type, MVT::v8i8,
/*38897*/           OPC_MoveParent,
/*38898*/           OPC_CheckType, MVT::v8i16,
/*38900*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38902*/           OPC_EmitInteger, MVT::i32, 14, 
/*38905*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*38919*/         /*Scope*/ 24, /*->38944*/
/*38920*/           OPC_CheckChild0Type, MVT::v4i16,
/*38922*/           OPC_MoveParent,
/*38923*/           OPC_CheckType, MVT::v4i32,
/*38925*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38927*/           OPC_EmitInteger, MVT::i32, 14, 
/*38930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38933*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*38944*/         /*Scope*/ 24, /*->38969*/
/*38945*/           OPC_CheckChild0Type, MVT::v2i32,
/*38947*/           OPC_MoveParent,
/*38948*/           OPC_CheckType, MVT::v2i64,
/*38950*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38952*/           OPC_EmitInteger, MVT::i32, 14, 
/*38955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38958*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*38969*/         0, /*End of Scope*/
                0, // EndSwitchOpcode
/*38971*/     /*Scope*/ 43|128,1/*171*/, /*->39144*/
/*38973*/       OPC_RecordChild1, // #1 = $Vm
/*38974*/       OPC_SwitchType /*8 cases */, 19,  MVT::v8i8,// ->38996
/*38977*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*38979*/         OPC_EmitInteger, MVT::i32, 14, 
/*38982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38985*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 19,  MVT::v4i16,// ->39017
/*38998*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39000*/         OPC_EmitInteger, MVT::i32, 14, 
/*39003*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39006*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 19,  MVT::v2i32,// ->39038
/*39019*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39021*/         OPC_EmitInteger, MVT::i32, 14, 
/*39024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 19,  MVT::v16i8,// ->39059
/*39040*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39042*/         OPC_EmitInteger, MVT::i32, 14, 
/*39045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39048*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
                /*SwitchType*/ 19,  MVT::v8i16,// ->39080
/*39061*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39063*/         OPC_EmitInteger, MVT::i32, 14, 
/*39066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 19,  MVT::v4i32,// ->39101
/*39082*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39084*/         OPC_EmitInteger, MVT::i32, 14, 
/*39087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                /*SwitchType*/ 19,  MVT::v1i64,// ->39122
/*39103*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39105*/         OPC_EmitInteger, MVT::i32, 14, 
/*39108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
                /*SwitchType*/ 19,  MVT::v2i64,// ->39143
/*39124*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*39126*/         OPC_EmitInteger, MVT::i32, 14, 
/*39129*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39132*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
                0, // EndSwitchType
/*39144*/     0, /*End of Scope*/
/*39145*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 104|128,3/*488*/,  TARGET_VAL(ISD::ADDC),// ->39638
/*39150*/   OPC_RecordChild0, // #0 = $Rn
/*39151*/   OPC_RecordChild1, // #1 = $shift
/*39152*/   OPC_Scope, 108, /*->39262*/ // 3 children in Scope
/*39154*/     OPC_CheckType, MVT::i32,
/*39156*/     OPC_Scope, 52, /*->39210*/ // 2 children in Scope
/*39158*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39160*/       OPC_Scope, 23, /*->39185*/ // 2 children in Scope
/*39162*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39165*/         OPC_EmitInteger, MVT::i32, 14, 
/*39168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39171*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39185*/       /*Scope*/ 23, /*->39209*/
/*39186*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39189*/         OPC_EmitInteger, MVT::i32, 14, 
/*39192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39195*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (addc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39209*/       0, /*End of Scope*/
/*39210*/     /*Scope*/ 50, /*->39261*/
/*39211*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39213*/       OPC_Scope, 22, /*->39237*/ // 2 children in Scope
/*39215*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39218*/         OPC_EmitInteger, MVT::i32, 14, 
/*39221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39224*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (addc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39237*/       /*Scope*/ 22, /*->39260*/
/*39238*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39241*/         OPC_EmitInteger, MVT::i32, 14, 
/*39244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39247*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (addc:i32 t2_so_reg:i32:$ShiftedRm, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39260*/       0, /*End of Scope*/
/*39261*/     0, /*End of Scope*/
/*39262*/   /*Scope*/ 30|128,2/*286*/, /*->39550*/
/*39264*/     OPC_MoveChild, 1,
/*39266*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39269*/     OPC_Scope, 30, /*->39301*/ // 9 children in Scope
/*39271*/       OPC_CheckPredicate, 11, // Predicate_imm0_255_neg
/*39273*/       OPC_MoveParent,
/*39274*/       OPC_CheckType, MVT::i32,
/*39276*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39278*/       OPC_EmitConvertToTarget, 1,
/*39280*/       OPC_EmitNodeXForm, 8, 2, // imm_neg_XFORM
/*39283*/       OPC_EmitInteger, MVT::i32, 14, 
/*39286*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39289*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_neg>>:$imm))
/*39301*/     /*Scope*/ 27, /*->39329*/
/*39302*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*39304*/       OPC_MoveParent,
/*39305*/       OPC_CheckType, MVT::i32,
/*39307*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39309*/       OPC_EmitConvertToTarget, 1,
/*39311*/       OPC_EmitInteger, MVT::i32, 14, 
/*39314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39329*/     /*Scope*/ 30, /*->39360*/
/*39330*/       OPC_CheckPredicate, 12, // Predicate_so_imm_neg
/*39332*/       OPC_MoveParent,
/*39333*/       OPC_CheckType, MVT::i32,
/*39335*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39337*/       OPC_EmitConvertToTarget, 1,
/*39339*/       OPC_EmitNodeXForm, 9, 2, // so_imm_neg_XFORM
/*39342*/       OPC_EmitInteger, MVT::i32, 14, 
/*39345*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39348*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$src, (so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*39360*/     /*Scope*/ 30, /*->39391*/
/*39361*/       OPC_CheckPredicate, 13, // Predicate_imm0_7
/*39363*/       OPC_MoveParent,
/*39364*/       OPC_CheckType, MVT::i32,
/*39366*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39368*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39371*/       OPC_EmitConvertToTarget, 1,
/*39373*/       OPC_EmitInteger, MVT::i32, 14, 
/*39376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*39391*/     /*Scope*/ 30, /*->39422*/
/*39392*/       OPC_CheckPredicate, 14, // Predicate_imm8_255
/*39394*/       OPC_MoveParent,
/*39395*/       OPC_CheckType, MVT::i32,
/*39397*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39399*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39402*/       OPC_EmitConvertToTarget, 1,
/*39404*/       OPC_EmitInteger, MVT::i32, 14, 
/*39407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*39422*/     /*Scope*/ 33, /*->39456*/
/*39423*/       OPC_CheckPredicate, 15, // Predicate_imm0_7_neg
/*39425*/       OPC_MoveParent,
/*39426*/       OPC_CheckType, MVT::i32,
/*39428*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39430*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39433*/       OPC_EmitConvertToTarget, 1,
/*39435*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*39438*/       OPC_EmitInteger, MVT::i32, 14, 
/*39441*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39444*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*39456*/     /*Scope*/ 33, /*->39490*/
/*39457*/       OPC_CheckPredicate, 16, // Predicate_imm8_255_neg
/*39459*/       OPC_MoveParent,
/*39460*/       OPC_CheckType, MVT::i32,
/*39462*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39464*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39467*/       OPC_EmitConvertToTarget, 1,
/*39469*/       OPC_EmitNodeXForm, 8, 3, // imm_neg_XFORM
/*39472*/       OPC_EmitInteger, MVT::i32, 14, 
/*39475*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39478*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*39490*/     /*Scope*/ 27, /*->39518*/
/*39491*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39493*/       OPC_MoveParent,
/*39494*/       OPC_CheckType, MVT::i32,
/*39496*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39498*/       OPC_EmitConvertToTarget, 1,
/*39500*/       OPC_EmitInteger, MVT::i32, 14, 
/*39503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (addc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39518*/     /*Scope*/ 30, /*->39549*/
/*39519*/       OPC_CheckPredicate, 18, // Predicate_t2_so_imm_neg
/*39521*/       OPC_MoveParent,
/*39522*/       OPC_CheckType, MVT::i32,
/*39524*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39526*/       OPC_EmitConvertToTarget, 1,
/*39528*/       OPC_EmitNodeXForm, 10, 2, // t2_so_imm_neg_XFORM
/*39531*/       OPC_EmitInteger, MVT::i32, 14, 
/*39534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (addc:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*39549*/     0, /*End of Scope*/
/*39550*/   /*Scope*/ 86, /*->39637*/
/*39551*/     OPC_CheckType, MVT::i32,
/*39553*/     OPC_Scope, 20, /*->39575*/ // 3 children in Scope
/*39555*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39557*/       OPC_EmitInteger, MVT::i32, 14, 
/*39560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (addc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39575*/     /*Scope*/ 23, /*->39599*/
/*39576*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39578*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39581*/       OPC_EmitInteger, MVT::i32, 14, 
/*39584*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39587*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39599*/     /*Scope*/ 36, /*->39636*/
/*39600*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39602*/       OPC_EmitInteger, MVT::i32, 14, 
/*39605*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39608*/       OPC_Scope, 12, /*->39622*/ // 2 children in Scope
/*39610*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (addc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39622*/       /*Scope*/ 12, /*->39635*/
/*39623*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0|OPFL_GlueOutput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (addc:i32 rGPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 3
                  // Dst: (t2ADDSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39635*/       0, /*End of Scope*/
/*39636*/     0, /*End of Scope*/
/*39637*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 68|128,2/*324*/,  TARGET_VAL(ISD::SUBC),// ->39966
/*39642*/   OPC_RecordChild0, // #0 = $Rn
/*39643*/   OPC_Scope, 17|128,1/*145*/, /*->39791*/ // 5 children in Scope
/*39646*/     OPC_RecordChild1, // #1 = $shift
/*39647*/     OPC_Scope, 108, /*->39757*/ // 2 children in Scope
/*39649*/       OPC_CheckType, MVT::i32,
/*39651*/       OPC_Scope, 52, /*->39705*/ // 2 children in Scope
/*39653*/         OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39655*/         OPC_Scope, 23, /*->39680*/ // 2 children in Scope
/*39657*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*39660*/           OPC_EmitInteger, MVT::i32, 14, 
/*39663*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39666*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39680*/         /*Scope*/ 23, /*->39704*/
/*39681*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectShifterOperandReg:$shift #2 #3 #4
/*39684*/           OPC_EmitInteger, MVT::i32, 14, 
/*39687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39690*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (subc:i32 so_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBSrs:i32:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*39704*/         0, /*End of Scope*/
/*39705*/       /*Scope*/ 50, /*->39756*/
/*39706*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39708*/         OPC_Scope, 22, /*->39732*/ // 2 children in Scope
/*39710*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39713*/           OPC_EmitInteger, MVT::i32, 14, 
/*39716*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39719*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (subc:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBSrs:i32:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39732*/         /*Scope*/ 22, /*->39755*/
/*39733*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39736*/           OPC_EmitInteger, MVT::i32, 14, 
/*39739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39742*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0|OPFL_GlueOutput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (subc:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39755*/         0, /*End of Scope*/
/*39756*/       0, /*End of Scope*/
/*39757*/     /*Scope*/ 32, /*->39790*/
/*39758*/       OPC_MoveChild, 1,
/*39760*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39763*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*39765*/       OPC_MoveParent,
/*39766*/       OPC_CheckType, MVT::i32,
/*39768*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39770*/       OPC_EmitConvertToTarget, 1,
/*39772*/       OPC_EmitInteger, MVT::i32, 14, 
/*39775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39778*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39790*/     0, /*End of Scope*/
/*39791*/   /*Scope*/ 33, /*->39825*/
/*39792*/     OPC_MoveChild, 0,
/*39794*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39797*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*39799*/     OPC_MoveParent,
/*39800*/     OPC_RecordChild1, // #1 = $Rn
/*39801*/     OPC_CheckType, MVT::i32,
/*39803*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39805*/     OPC_EmitConvertToTarget, 0,
/*39807*/     OPC_EmitInteger, MVT::i32, 14, 
/*39810*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39813*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
              // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39825*/   /*Scope*/ 33, /*->39859*/
/*39826*/     OPC_RecordChild1, // #1 = $imm
/*39827*/     OPC_MoveChild, 1,
/*39829*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39832*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39834*/     OPC_MoveParent,
/*39835*/     OPC_CheckType, MVT::i32,
/*39837*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39839*/     OPC_EmitConvertToTarget, 1,
/*39841*/     OPC_EmitInteger, MVT::i32, 14, 
/*39844*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39847*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (subc:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
              // Dst: (t2SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*39859*/   /*Scope*/ 33, /*->39893*/
/*39860*/     OPC_MoveChild, 0,
/*39862*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39865*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*39867*/     OPC_MoveParent,
/*39868*/     OPC_RecordChild1, // #1 = $Rn
/*39869*/     OPC_CheckType, MVT::i32,
/*39871*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39873*/     OPC_EmitConvertToTarget, 0,
/*39875*/     OPC_EmitInteger, MVT::i32, 14, 
/*39878*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39881*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (subc:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
              // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*39893*/   /*Scope*/ 71, /*->39965*/
/*39894*/     OPC_RecordChild1, // #1 = $Rm
/*39895*/     OPC_CheckType, MVT::i32,
/*39897*/     OPC_Scope, 20, /*->39919*/ // 3 children in Scope
/*39899*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39901*/       OPC_EmitInteger, MVT::i32, 14, 
/*39904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39907*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*39919*/     /*Scope*/ 23, /*->39943*/
/*39920*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39922*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39925*/       OPC_EmitInteger, MVT::i32, 14, 
/*39928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*39943*/     /*Scope*/ 20, /*->39964*/
/*39944*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*39946*/       OPC_EmitInteger, MVT::i32, 14, 
/*39949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (subc:i32 GPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SUBSrr:i32:i32 GPR:i32:$Rn, rGPR:i32:$Rm)
/*39964*/     0, /*End of Scope*/
/*39965*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SHL),// ->40134
/*39970*/   OPC_Scope, 30, /*->40002*/ // 2 children in Scope
/*39972*/     OPC_RecordNode, // #0 = $src
/*39973*/     OPC_CheckType, MVT::i32,
/*39975*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*39977*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*39980*/     OPC_EmitInteger, MVT::i32, 14, 
/*39983*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39986*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39989*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40002*/   /*Scope*/ 1|128,1/*129*/, /*->40133*/
/*40004*/     OPC_RecordChild0, // #0 = $Rm
/*40005*/     OPC_RecordChild1, // #1 = $imm
/*40006*/     OPC_Scope, 69, /*->40077*/ // 2 children in Scope
/*40008*/       OPC_MoveChild, 1,
/*40010*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40013*/       OPC_CheckType, MVT::i32,
/*40015*/       OPC_Scope, 30, /*->40047*/ // 2 children in Scope
/*40017*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40019*/         OPC_MoveParent,
/*40020*/         OPC_CheckType, MVT::i32,
/*40022*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40024*/         OPC_EmitConvertToTarget, 1,
/*40026*/         OPC_EmitInteger, MVT::i32, 14, 
/*40029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40032*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40035*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40047*/       /*Scope*/ 28, /*->40076*/
/*40048*/         OPC_MoveParent,
/*40049*/         OPC_CheckType, MVT::i32,
/*40051*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40053*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40056*/         OPC_EmitConvertToTarget, 1,
/*40058*/         OPC_EmitInteger, MVT::i32, 14, 
/*40061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40076*/       0, /*End of Scope*/
/*40077*/     /*Scope*/ 54, /*->40132*/
/*40078*/       OPC_CheckChild1Type, MVT::i32,
/*40080*/       OPC_CheckType, MVT::i32,
/*40082*/       OPC_Scope, 23, /*->40107*/ // 2 children in Scope
/*40084*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40086*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40089*/         OPC_EmitInteger, MVT::i32, 14, 
/*40092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40107*/       /*Scope*/ 23, /*->40131*/
/*40108*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40110*/         OPC_EmitInteger, MVT::i32, 14, 
/*40113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40119*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40131*/       0, /*End of Scope*/
/*40132*/     0, /*End of Scope*/
/*40133*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 36|128,1/*164*/,  TARGET_VAL(ISD::SRL),// ->40302
/*40138*/   OPC_Scope, 30, /*->40170*/ // 2 children in Scope
/*40140*/     OPC_RecordNode, // #0 = $src
/*40141*/     OPC_CheckType, MVT::i32,
/*40143*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40145*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40148*/     OPC_EmitInteger, MVT::i32, 14, 
/*40151*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40154*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40157*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40170*/   /*Scope*/ 1|128,1/*129*/, /*->40301*/
/*40172*/     OPC_RecordChild0, // #0 = $Rm
/*40173*/     OPC_RecordChild1, // #1 = $imm
/*40174*/     OPC_Scope, 69, /*->40245*/ // 2 children in Scope
/*40176*/       OPC_MoveChild, 1,
/*40178*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40181*/       OPC_CheckType, MVT::i32,
/*40183*/       OPC_Scope, 30, /*->40215*/ // 2 children in Scope
/*40185*/         OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40187*/         OPC_MoveParent,
/*40188*/         OPC_CheckType, MVT::i32,
/*40190*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40192*/         OPC_EmitConvertToTarget, 1,
/*40194*/         OPC_EmitInteger, MVT::i32, 14, 
/*40197*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                  // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40215*/       /*Scope*/ 28, /*->40244*/
/*40216*/         OPC_MoveParent,
/*40217*/         OPC_CheckType, MVT::i32,
/*40219*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40221*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40224*/         OPC_EmitConvertToTarget, 1,
/*40226*/         OPC_EmitInteger, MVT::i32, 14, 
/*40229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                  // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*40244*/       0, /*End of Scope*/
/*40245*/     /*Scope*/ 54, /*->40300*/
/*40246*/       OPC_CheckChild1Type, MVT::i32,
/*40248*/       OPC_CheckType, MVT::i32,
/*40250*/       OPC_Scope, 23, /*->40275*/ // 2 children in Scope
/*40252*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40254*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40257*/         OPC_EmitInteger, MVT::i32, 14, 
/*40260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40275*/       /*Scope*/ 23, /*->40299*/
/*40276*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40278*/         OPC_EmitInteger, MVT::i32, 14, 
/*40281*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40287*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40299*/       0, /*End of Scope*/
/*40300*/     0, /*End of Scope*/
/*40301*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 3|128,1/*131*/,  TARGET_VAL(ISD::ROTR),// ->40437
/*40306*/   OPC_Scope, 30, /*->40338*/ // 2 children in Scope
/*40308*/     OPC_RecordNode, // #0 = $src
/*40309*/     OPC_CheckType, MVT::i32,
/*40311*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*40313*/     OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectShiftShifterOperandReg:$src #1 #2 #3
/*40316*/     OPC_EmitInteger, MVT::i32, 14, 
/*40319*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40322*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40325*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVs), 0,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
              // Src: shift_so_reg:i32:$src - Complexity = 12
              // Dst: (MOVs:i32 shift_so_reg:i32:$src)
/*40338*/   /*Scope*/ 97, /*->40436*/
/*40339*/     OPC_RecordChild0, // #0 = $Rm
/*40340*/     OPC_RecordChild1, // #1 = $imm
/*40341*/     OPC_Scope, 37, /*->40380*/ // 2 children in Scope
/*40343*/       OPC_MoveChild, 1,
/*40345*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40348*/       OPC_CheckPredicate, 22, // Predicate_imm1_31
/*40350*/       OPC_CheckType, MVT::i32,
/*40352*/       OPC_MoveParent,
/*40353*/       OPC_CheckType, MVT::i32,
/*40355*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40357*/       OPC_EmitConvertToTarget, 1,
/*40359*/       OPC_EmitInteger, MVT::i32, 14, 
/*40362*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm1_31>>:$imm) - Complexity = 7
                // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*40380*/     /*Scope*/ 54, /*->40435*/
/*40381*/       OPC_CheckChild1Type, MVT::i32,
/*40383*/       OPC_CheckType, MVT::i32,
/*40385*/       OPC_Scope, 23, /*->40410*/ // 2 children in Scope
/*40387*/         OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40389*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40392*/         OPC_EmitInteger, MVT::i32, 14, 
/*40395*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40398*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40410*/       /*Scope*/ 23, /*->40434*/
/*40411*/         OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40413*/         OPC_EmitInteger, MVT::i32, 14, 
/*40416*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40419*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40422*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*40434*/       0, /*End of Scope*/
/*40435*/     0, /*End of Scope*/
/*40436*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76|128,83/*10700*/,  TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->51141
/*40441*/   OPC_MoveChild, 0,
/*40443*/   OPC_Scope, 65, /*->40510*/ // 76 children in Scope
/*40445*/     OPC_CheckInteger, 108, 
/*40447*/     OPC_MoveParent,
/*40448*/     OPC_RecordChild1, // #0 = $a
/*40449*/     OPC_RecordChild2, // #1 = $pos
/*40450*/     OPC_MoveChild, 2,
/*40452*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40455*/     OPC_MoveParent,
/*40456*/     OPC_Scope, 25, /*->40483*/ // 2 children in Scope
/*40458*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40460*/       OPC_EmitConvertToTarget, 1,
/*40462*/       OPC_EmitInteger, MVT::i32, 0, 
/*40465*/       OPC_EmitInteger, MVT::i32, 14, 
/*40468*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40471*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40483*/     /*Scope*/ 25, /*->40509*/
/*40484*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40486*/       OPC_EmitConvertToTarget, 1,
/*40488*/       OPC_EmitInteger, MVT::i32, 0, 
/*40491*/       OPC_EmitInteger, MVT::i32, 14, 
/*40494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40497*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 108:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40509*/     0, /*End of Scope*/
/*40510*/   /*Scope*/ 65, /*->40576*/
/*40511*/     OPC_CheckInteger, 110, 
/*40513*/     OPC_MoveParent,
/*40514*/     OPC_RecordChild1, // #0 = $a
/*40515*/     OPC_RecordChild2, // #1 = $pos
/*40516*/     OPC_MoveChild, 2,
/*40518*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40521*/     OPC_MoveParent,
/*40522*/     OPC_Scope, 25, /*->40549*/ // 2 children in Scope
/*40524*/       OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*40526*/       OPC_EmitConvertToTarget, 1,
/*40528*/       OPC_EmitInteger, MVT::i32, 0, 
/*40531*/       OPC_EmitInteger, MVT::i32, 14, 
/*40534*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40537*/       OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40549*/     /*Scope*/ 25, /*->40575*/
/*40550*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*40552*/       OPC_EmitConvertToTarget, 1,
/*40554*/       OPC_EmitInteger, MVT::i32, 0, 
/*40557*/       OPC_EmitInteger, MVT::i32, 14, 
/*40560*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40563*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (intrinsic_wo_chain:i32 110:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*40575*/     0, /*End of Scope*/
/*40576*/   /*Scope*/ 55|128,5/*695*/, /*->41273*/
/*40578*/     OPC_CheckInteger, 52, 
/*40580*/     OPC_MoveParent,
/*40581*/     OPC_Scope, 55|128,1/*183*/, /*->40767*/ // 5 children in Scope
/*40584*/       OPC_RecordChild1, // #0 = $Vn
/*40585*/       OPC_Scope, 44, /*->40631*/ // 4 children in Scope
/*40587*/         OPC_CheckChild1Type, MVT::v4i16,
/*40589*/         OPC_MoveChild, 2,
/*40591*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40594*/         OPC_RecordChild0, // #1 = $Vm
/*40595*/         OPC_CheckChild0Type, MVT::v4i16,
/*40597*/         OPC_RecordChild1, // #2 = $lane
/*40598*/         OPC_MoveChild, 1,
/*40600*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40603*/         OPC_MoveParent,
/*40604*/         OPC_CheckType, MVT::v4i16,
/*40606*/         OPC_MoveParent,
/*40607*/         OPC_CheckType, MVT::v4i16,
/*40609*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40611*/         OPC_EmitConvertToTarget, 2,
/*40613*/         OPC_EmitInteger, MVT::i32, 14, 
/*40616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40619*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40631*/       /*Scope*/ 44, /*->40676*/
/*40632*/         OPC_CheckChild1Type, MVT::v2i32,
/*40634*/         OPC_MoveChild, 2,
/*40636*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40639*/         OPC_RecordChild0, // #1 = $Vm
/*40640*/         OPC_CheckChild0Type, MVT::v2i32,
/*40642*/         OPC_RecordChild1, // #2 = $lane
/*40643*/         OPC_MoveChild, 1,
/*40645*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40648*/         OPC_MoveParent,
/*40649*/         OPC_CheckType, MVT::v2i32,
/*40651*/         OPC_MoveParent,
/*40652*/         OPC_CheckType, MVT::v2i32,
/*40654*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40656*/         OPC_EmitConvertToTarget, 2,
/*40658*/         OPC_EmitInteger, MVT::i32, 14, 
/*40661*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40664*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40676*/       /*Scope*/ 44, /*->40721*/
/*40677*/         OPC_CheckChild1Type, MVT::v8i16,
/*40679*/         OPC_MoveChild, 2,
/*40681*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40684*/         OPC_RecordChild0, // #1 = $Vm
/*40685*/         OPC_CheckChild0Type, MVT::v4i16,
/*40687*/         OPC_RecordChild1, // #2 = $lane
/*40688*/         OPC_MoveChild, 1,
/*40690*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40693*/         OPC_MoveParent,
/*40694*/         OPC_CheckType, MVT::v8i16,
/*40696*/         OPC_MoveParent,
/*40697*/         OPC_CheckType, MVT::v8i16,
/*40699*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40701*/         OPC_EmitConvertToTarget, 2,
/*40703*/         OPC_EmitInteger, MVT::i32, 14, 
/*40706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40721*/       /*Scope*/ 44, /*->40766*/
/*40722*/         OPC_CheckChild1Type, MVT::v4i32,
/*40724*/         OPC_MoveChild, 2,
/*40726*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40729*/         OPC_RecordChild0, // #1 = $Vm
/*40730*/         OPC_CheckChild0Type, MVT::v2i32,
/*40732*/         OPC_RecordChild1, // #2 = $lane
/*40733*/         OPC_MoveChild, 1,
/*40735*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40738*/         OPC_MoveParent,
/*40739*/         OPC_CheckType, MVT::v4i32,
/*40741*/         OPC_MoveParent,
/*40742*/         OPC_CheckType, MVT::v4i32,
/*40744*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40746*/         OPC_EmitConvertToTarget, 2,
/*40748*/         OPC_EmitInteger, MVT::i32, 14, 
/*40751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40766*/       0, /*End of Scope*/
/*40767*/     /*Scope*/ 24|128,1/*152*/, /*->40921*/
/*40769*/       OPC_MoveChild, 1,
/*40771*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40774*/       OPC_RecordChild0, // #0 = $Vm
/*40775*/       OPC_Scope, 71, /*->40848*/ // 2 children in Scope
/*40777*/         OPC_CheckChild0Type, MVT::v4i16,
/*40779*/         OPC_RecordChild1, // #1 = $lane
/*40780*/         OPC_MoveChild, 1,
/*40782*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40785*/         OPC_MoveParent,
/*40786*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->40817
/*40789*/           OPC_MoveParent,
/*40790*/           OPC_RecordChild2, // #2 = $Vn
/*40791*/           OPC_CheckChild2Type, MVT::v4i16,
/*40793*/           OPC_CheckType, MVT::v4i16,
/*40795*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40797*/           OPC_EmitConvertToTarget, 1,
/*40799*/           OPC_EmitInteger, MVT::i32, 14, 
/*40802*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40805*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 52:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->40847
/*40819*/           OPC_MoveParent,
/*40820*/           OPC_RecordChild2, // #2 = $Vn
/*40821*/           OPC_CheckChild2Type, MVT::v8i16,
/*40823*/           OPC_CheckType, MVT::v8i16,
/*40825*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40827*/           OPC_EmitConvertToTarget, 1,
/*40829*/           OPC_EmitInteger, MVT::i32, 14, 
/*40832*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40835*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40848*/       /*Scope*/ 71, /*->40920*/
/*40849*/         OPC_CheckChild0Type, MVT::v2i32,
/*40851*/         OPC_RecordChild1, // #1 = $lane
/*40852*/         OPC_MoveChild, 1,
/*40854*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40857*/         OPC_MoveParent,
/*40858*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->40889
/*40861*/           OPC_MoveParent,
/*40862*/           OPC_RecordChild2, // #2 = $Vn
/*40863*/           OPC_CheckChild2Type, MVT::v2i32,
/*40865*/           OPC_CheckType, MVT::v2i32,
/*40867*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40869*/           OPC_EmitConvertToTarget, 1,
/*40871*/           OPC_EmitInteger, MVT::i32, 14, 
/*40874*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40877*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 52:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->40919
/*40891*/           OPC_MoveParent,
/*40892*/           OPC_RecordChild2, // #2 = $Vn
/*40893*/           OPC_CheckChild2Type, MVT::v4i32,
/*40895*/           OPC_CheckType, MVT::v4i32,
/*40897*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*40899*/           OPC_EmitConvertToTarget, 1,
/*40901*/           OPC_EmitInteger, MVT::i32, 14, 
/*40904*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40907*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*40920*/       0, /*End of Scope*/
/*40921*/     /*Scope*/ 123, /*->41045*/
/*40922*/       OPC_RecordChild1, // #0 = $src1
/*40923*/       OPC_Scope, 59, /*->40984*/ // 2 children in Scope
/*40925*/         OPC_CheckChild1Type, MVT::v8i16,
/*40927*/         OPC_MoveChild, 2,
/*40929*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40932*/         OPC_RecordChild0, // #1 = $src2
/*40933*/         OPC_CheckChild0Type, MVT::v8i16,
/*40935*/         OPC_RecordChild1, // #2 = $lane
/*40936*/         OPC_MoveChild, 1,
/*40938*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40941*/         OPC_MoveParent,
/*40942*/         OPC_CheckType, MVT::v8i16,
/*40944*/         OPC_MoveParent,
/*40945*/         OPC_CheckType, MVT::v8i16,
/*40947*/         OPC_EmitConvertToTarget, 2,
/*40949*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*40952*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*40961*/         OPC_EmitConvertToTarget, 2,
/*40963*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*40966*/         OPC_EmitInteger, MVT::i32, 14, 
/*40969*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40972*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40984*/       /*Scope*/ 59, /*->41044*/
/*40985*/         OPC_CheckChild1Type, MVT::v4i32,
/*40987*/         OPC_MoveChild, 2,
/*40989*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40992*/         OPC_RecordChild0, // #1 = $src2
/*40993*/         OPC_CheckChild0Type, MVT::v4i32,
/*40995*/         OPC_RecordChild1, // #2 = $lane
/*40996*/         OPC_MoveChild, 1,
/*40998*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41001*/         OPC_MoveParent,
/*41002*/         OPC_CheckType, MVT::v4i32,
/*41004*/         OPC_MoveParent,
/*41005*/         OPC_CheckType, MVT::v4i32,
/*41007*/         OPC_EmitConvertToTarget, 2,
/*41009*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41012*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41021*/         OPC_EmitConvertToTarget, 2,
/*41023*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41026*/         OPC_EmitInteger, MVT::i32, 14, 
/*41029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41044*/       0, /*End of Scope*/
/*41045*/     /*Scope*/ 118, /*->41164*/
/*41046*/       OPC_MoveChild, 1,
/*41048*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41051*/       OPC_RecordChild0, // #0 = $src2
/*41052*/       OPC_Scope, 54, /*->41108*/ // 2 children in Scope
/*41054*/         OPC_CheckChild0Type, MVT::v8i16,
/*41056*/         OPC_RecordChild1, // #1 = $lane
/*41057*/         OPC_MoveChild, 1,
/*41059*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41062*/         OPC_MoveParent,
/*41063*/         OPC_CheckType, MVT::v8i16,
/*41065*/         OPC_MoveParent,
/*41066*/         OPC_RecordChild2, // #2 = $src1
/*41067*/         OPC_CheckChild2Type, MVT::v8i16,
/*41069*/         OPC_CheckType, MVT::v8i16,
/*41071*/         OPC_EmitConvertToTarget, 1,
/*41073*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41076*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41085*/         OPC_EmitConvertToTarget, 1,
/*41087*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41090*/         OPC_EmitInteger, MVT::i32, 14, 
/*41093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41096*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41108*/       /*Scope*/ 54, /*->41163*/
/*41109*/         OPC_CheckChild0Type, MVT::v4i32,
/*41111*/         OPC_RecordChild1, // #1 = $lane
/*41112*/         OPC_MoveChild, 1,
/*41114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41117*/         OPC_MoveParent,
/*41118*/         OPC_CheckType, MVT::v4i32,
/*41120*/         OPC_MoveParent,
/*41121*/         OPC_RecordChild2, // #2 = $src1
/*41122*/         OPC_CheckChild2Type, MVT::v4i32,
/*41124*/         OPC_CheckType, MVT::v4i32,
/*41126*/         OPC_EmitConvertToTarget, 1,
/*41128*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41131*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41140*/         OPC_EmitConvertToTarget, 1,
/*41142*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41145*/         OPC_EmitInteger, MVT::i32, 14, 
/*41148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41163*/       0, /*End of Scope*/
/*41164*/     /*Scope*/ 107, /*->41272*/
/*41165*/       OPC_RecordChild1, // #0 = $Vn
/*41166*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41193
/*41169*/         OPC_CheckChild1Type, MVT::v4i16,
/*41171*/         OPC_RecordChild2, // #1 = $Vm
/*41172*/         OPC_CheckChild2Type, MVT::v4i16,
/*41174*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41176*/         OPC_EmitInteger, MVT::i32, 14, 
/*41179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 52:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41219
/*41195*/         OPC_CheckChild1Type, MVT::v2i32,
/*41197*/         OPC_RecordChild2, // #1 = $Vm
/*41198*/         OPC_CheckChild2Type, MVT::v2i32,
/*41200*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41202*/         OPC_EmitInteger, MVT::i32, 14, 
/*41205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 52:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41245
/*41221*/         OPC_CheckChild1Type, MVT::v8i16,
/*41223*/         OPC_RecordChild2, // #1 = $Vm
/*41224*/         OPC_CheckChild2Type, MVT::v8i16,
/*41226*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41228*/         OPC_EmitInteger, MVT::i32, 14, 
/*41231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 52:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41271
/*41247*/         OPC_CheckChild1Type, MVT::v4i32,
/*41249*/         OPC_RecordChild2, // #1 = $Vm
/*41250*/         OPC_CheckChild2Type, MVT::v4i32,
/*41252*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41254*/         OPC_EmitInteger, MVT::i32, 14, 
/*41257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 52:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41272*/     0, /*End of Scope*/
/*41273*/   /*Scope*/ 55|128,5/*695*/, /*->41970*/
/*41275*/     OPC_CheckInteger, 58, 
/*41277*/     OPC_MoveParent,
/*41278*/     OPC_Scope, 55|128,1/*183*/, /*->41464*/ // 5 children in Scope
/*41281*/       OPC_RecordChild1, // #0 = $Vn
/*41282*/       OPC_Scope, 44, /*->41328*/ // 4 children in Scope
/*41284*/         OPC_CheckChild1Type, MVT::v4i16,
/*41286*/         OPC_MoveChild, 2,
/*41288*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41291*/         OPC_RecordChild0, // #1 = $Vm
/*41292*/         OPC_CheckChild0Type, MVT::v4i16,
/*41294*/         OPC_RecordChild1, // #2 = $lane
/*41295*/         OPC_MoveChild, 1,
/*41297*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41300*/         OPC_MoveParent,
/*41301*/         OPC_CheckType, MVT::v4i16,
/*41303*/         OPC_MoveParent,
/*41304*/         OPC_CheckType, MVT::v4i16,
/*41306*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41308*/         OPC_EmitConvertToTarget, 2,
/*41310*/         OPC_EmitInteger, MVT::i32, 14, 
/*41313*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41316*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41328*/       /*Scope*/ 44, /*->41373*/
/*41329*/         OPC_CheckChild1Type, MVT::v2i32,
/*41331*/         OPC_MoveChild, 2,
/*41333*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41336*/         OPC_RecordChild0, // #1 = $Vm
/*41337*/         OPC_CheckChild0Type, MVT::v2i32,
/*41339*/         OPC_RecordChild1, // #2 = $lane
/*41340*/         OPC_MoveChild, 1,
/*41342*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41345*/         OPC_MoveParent,
/*41346*/         OPC_CheckType, MVT::v2i32,
/*41348*/         OPC_MoveParent,
/*41349*/         OPC_CheckType, MVT::v2i32,
/*41351*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41353*/         OPC_EmitConvertToTarget, 2,
/*41355*/         OPC_EmitInteger, MVT::i32, 14, 
/*41358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41373*/       /*Scope*/ 44, /*->41418*/
/*41374*/         OPC_CheckChild1Type, MVT::v8i16,
/*41376*/         OPC_MoveChild, 2,
/*41378*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41381*/         OPC_RecordChild0, // #1 = $Vm
/*41382*/         OPC_CheckChild0Type, MVT::v4i16,
/*41384*/         OPC_RecordChild1, // #2 = $lane
/*41385*/         OPC_MoveChild, 1,
/*41387*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41390*/         OPC_MoveParent,
/*41391*/         OPC_CheckType, MVT::v8i16,
/*41393*/         OPC_MoveParent,
/*41394*/         OPC_CheckType, MVT::v8i16,
/*41396*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41398*/         OPC_EmitConvertToTarget, 2,
/*41400*/         OPC_EmitInteger, MVT::i32, 14, 
/*41403*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41406*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41418*/       /*Scope*/ 44, /*->41463*/
/*41419*/         OPC_CheckChild1Type, MVT::v4i32,
/*41421*/         OPC_MoveChild, 2,
/*41423*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41426*/         OPC_RecordChild0, // #1 = $Vm
/*41427*/         OPC_CheckChild0Type, MVT::v2i32,
/*41429*/         OPC_RecordChild1, // #2 = $lane
/*41430*/         OPC_MoveChild, 1,
/*41432*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41435*/         OPC_MoveParent,
/*41436*/         OPC_CheckType, MVT::v4i32,
/*41438*/         OPC_MoveParent,
/*41439*/         OPC_CheckType, MVT::v4i32,
/*41441*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41443*/         OPC_EmitConvertToTarget, 2,
/*41445*/         OPC_EmitInteger, MVT::i32, 14, 
/*41448*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41463*/       0, /*End of Scope*/
/*41464*/     /*Scope*/ 24|128,1/*152*/, /*->41618*/
/*41466*/       OPC_MoveChild, 1,
/*41468*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41471*/       OPC_RecordChild0, // #0 = $Vm
/*41472*/       OPC_Scope, 71, /*->41545*/ // 2 children in Scope
/*41474*/         OPC_CheckChild0Type, MVT::v4i16,
/*41476*/         OPC_RecordChild1, // #1 = $lane
/*41477*/         OPC_MoveChild, 1,
/*41479*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41482*/         OPC_MoveParent,
/*41483*/         OPC_SwitchType /*2 cases */, 28,  MVT::v4i16,// ->41514
/*41486*/           OPC_MoveParent,
/*41487*/           OPC_RecordChild2, // #2 = $Vn
/*41488*/           OPC_CheckChild2Type, MVT::v4i16,
/*41490*/           OPC_CheckType, MVT::v4i16,
/*41492*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41494*/           OPC_EmitConvertToTarget, 1,
/*41496*/           OPC_EmitInteger, MVT::i32, 14, 
/*41499*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41502*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 58:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v8i16,// ->41544
/*41516*/           OPC_MoveParent,
/*41517*/           OPC_RecordChild2, // #2 = $Vn
/*41518*/           OPC_CheckChild2Type, MVT::v8i16,
/*41520*/           OPC_CheckType, MVT::v8i16,
/*41522*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41524*/           OPC_EmitConvertToTarget, 1,
/*41526*/           OPC_EmitInteger, MVT::i32, 14, 
/*41529*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41532*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41545*/       /*Scope*/ 71, /*->41617*/
/*41546*/         OPC_CheckChild0Type, MVT::v2i32,
/*41548*/         OPC_RecordChild1, // #1 = $lane
/*41549*/         OPC_MoveChild, 1,
/*41551*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41554*/         OPC_MoveParent,
/*41555*/         OPC_SwitchType /*2 cases */, 28,  MVT::v2i32,// ->41586
/*41558*/           OPC_MoveParent,
/*41559*/           OPC_RecordChild2, // #2 = $Vn
/*41560*/           OPC_CheckChild2Type, MVT::v2i32,
/*41562*/           OPC_CheckType, MVT::v2i32,
/*41564*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41566*/           OPC_EmitConvertToTarget, 1,
/*41568*/           OPC_EmitInteger, MVT::i32, 14, 
/*41571*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41574*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 58:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 28,  MVT::v4i32,// ->41616
/*41588*/           OPC_MoveParent,
/*41589*/           OPC_RecordChild2, // #2 = $Vn
/*41590*/           OPC_CheckChild2Type, MVT::v4i32,
/*41592*/           OPC_CheckType, MVT::v4i32,
/*41594*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41596*/           OPC_EmitConvertToTarget, 1,
/*41598*/           OPC_EmitInteger, MVT::i32, 14, 
/*41601*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41604*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*41617*/       0, /*End of Scope*/
/*41618*/     /*Scope*/ 123, /*->41742*/
/*41619*/       OPC_RecordChild1, // #0 = $src1
/*41620*/       OPC_Scope, 59, /*->41681*/ // 2 children in Scope
/*41622*/         OPC_CheckChild1Type, MVT::v8i16,
/*41624*/         OPC_MoveChild, 2,
/*41626*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41629*/         OPC_RecordChild0, // #1 = $src2
/*41630*/         OPC_CheckChild0Type, MVT::v8i16,
/*41632*/         OPC_RecordChild1, // #2 = $lane
/*41633*/         OPC_MoveChild, 1,
/*41635*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41638*/         OPC_MoveParent,
/*41639*/         OPC_CheckType, MVT::v8i16,
/*41641*/         OPC_MoveParent,
/*41642*/         OPC_CheckType, MVT::v8i16,
/*41644*/         OPC_EmitConvertToTarget, 2,
/*41646*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41649*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41658*/         OPC_EmitConvertToTarget, 2,
/*41660*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41663*/         OPC_EmitInteger, MVT::i32, 14, 
/*41666*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41681*/       /*Scope*/ 59, /*->41741*/
/*41682*/         OPC_CheckChild1Type, MVT::v4i32,
/*41684*/         OPC_MoveChild, 2,
/*41686*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41689*/         OPC_RecordChild0, // #1 = $src2
/*41690*/         OPC_CheckChild0Type, MVT::v4i32,
/*41692*/         OPC_RecordChild1, // #2 = $lane
/*41693*/         OPC_MoveChild, 1,
/*41695*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41698*/         OPC_MoveParent,
/*41699*/         OPC_CheckType, MVT::v4i32,
/*41701*/         OPC_MoveParent,
/*41702*/         OPC_CheckType, MVT::v4i32,
/*41704*/         OPC_EmitConvertToTarget, 2,
/*41706*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41709*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*41718*/         OPC_EmitConvertToTarget, 2,
/*41720*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41723*/         OPC_EmitInteger, MVT::i32, 14, 
/*41726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41741*/       0, /*End of Scope*/
/*41742*/     /*Scope*/ 118, /*->41861*/
/*41743*/       OPC_MoveChild, 1,
/*41745*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41748*/       OPC_RecordChild0, // #0 = $src2
/*41749*/       OPC_Scope, 54, /*->41805*/ // 2 children in Scope
/*41751*/         OPC_CheckChild0Type, MVT::v8i16,
/*41753*/         OPC_RecordChild1, // #1 = $lane
/*41754*/         OPC_MoveChild, 1,
/*41756*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41759*/         OPC_MoveParent,
/*41760*/         OPC_CheckType, MVT::v8i16,
/*41762*/         OPC_MoveParent,
/*41763*/         OPC_RecordChild2, // #2 = $src1
/*41764*/         OPC_CheckChild2Type, MVT::v8i16,
/*41766*/         OPC_CheckType, MVT::v8i16,
/*41768*/         OPC_EmitConvertToTarget, 1,
/*41770*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*41773*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41782*/         OPC_EmitConvertToTarget, 1,
/*41784*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*41787*/         OPC_EmitInteger, MVT::i32, 14, 
/*41790*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41793*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41805*/       /*Scope*/ 54, /*->41860*/
/*41806*/         OPC_CheckChild0Type, MVT::v4i32,
/*41808*/         OPC_RecordChild1, // #1 = $lane
/*41809*/         OPC_MoveChild, 1,
/*41811*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41814*/         OPC_MoveParent,
/*41815*/         OPC_CheckType, MVT::v4i32,
/*41817*/         OPC_MoveParent,
/*41818*/         OPC_RecordChild2, // #2 = $src1
/*41819*/         OPC_CheckChild2Type, MVT::v4i32,
/*41821*/         OPC_CheckType, MVT::v4i32,
/*41823*/         OPC_EmitConvertToTarget, 1,
/*41825*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*41828*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*41837*/         OPC_EmitConvertToTarget, 1,
/*41839*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*41842*/         OPC_EmitInteger, MVT::i32, 14, 
/*41845*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41848*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                  // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41860*/       0, /*End of Scope*/
/*41861*/     /*Scope*/ 107, /*->41969*/
/*41862*/       OPC_RecordChild1, // #0 = $Vn
/*41863*/       OPC_SwitchType /*4 cases */, 24,  MVT::v4i16,// ->41890
/*41866*/         OPC_CheckChild1Type, MVT::v4i16,
/*41868*/         OPC_RecordChild2, // #1 = $Vm
/*41869*/         OPC_CheckChild2Type, MVT::v4i16,
/*41871*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41873*/         OPC_EmitInteger, MVT::i32, 14, 
/*41876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 58:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i32,// ->41916
/*41892*/         OPC_CheckChild1Type, MVT::v2i32,
/*41894*/         OPC_RecordChild2, // #1 = $Vm
/*41895*/         OPC_CheckChild2Type, MVT::v2i32,
/*41897*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41899*/         OPC_EmitInteger, MVT::i32, 14, 
/*41902*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41905*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 58:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                /*SwitchType*/ 24,  MVT::v8i16,// ->41942
/*41918*/         OPC_CheckChild1Type, MVT::v8i16,
/*41920*/         OPC_RecordChild2, // #1 = $Vm
/*41921*/         OPC_CheckChild2Type, MVT::v8i16,
/*41923*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41925*/         OPC_EmitInteger, MVT::i32, 14, 
/*41928*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 58:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
                /*SwitchType*/ 24,  MVT::v4i32,// ->41968
/*41944*/         OPC_CheckChild1Type, MVT::v4i32,
/*41946*/         OPC_RecordChild2, // #1 = $Vm
/*41947*/         OPC_CheckChild2Type, MVT::v4i32,
/*41949*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*41951*/         OPC_EmitInteger, MVT::i32, 14, 
/*41954*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41957*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 58:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
                0, // EndSwitchType
/*41969*/     0, /*End of Scope*/
/*41970*/   /*Scope*/ 116|128,1/*244*/, /*->42216*/
/*41972*/     OPC_CheckInteger, 53, 
/*41974*/     OPC_MoveParent,
/*41975*/     OPC_Scope, 93, /*->42070*/ // 3 children in Scope
/*41977*/       OPC_RecordChild1, // #0 = $Vn
/*41978*/       OPC_Scope, 44, /*->42024*/ // 2 children in Scope
/*41980*/         OPC_CheckChild1Type, MVT::v4i16,
/*41982*/         OPC_MoveChild, 2,
/*41984*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41987*/         OPC_RecordChild0, // #1 = $Vm
/*41988*/         OPC_CheckChild0Type, MVT::v4i16,
/*41990*/         OPC_RecordChild1, // #2 = $lane
/*41991*/         OPC_MoveChild, 1,
/*41993*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41996*/         OPC_MoveParent,
/*41997*/         OPC_CheckType, MVT::v4i16,
/*41999*/         OPC_MoveParent,
/*42000*/         OPC_CheckType, MVT::v4i32,
/*42002*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42004*/         OPC_EmitConvertToTarget, 2,
/*42006*/         OPC_EmitInteger, MVT::i32, 14, 
/*42009*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42012*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42024*/       /*Scope*/ 44, /*->42069*/
/*42025*/         OPC_CheckChild1Type, MVT::v2i32,
/*42027*/         OPC_MoveChild, 2,
/*42029*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42032*/         OPC_RecordChild0, // #1 = $Vm
/*42033*/         OPC_CheckChild0Type, MVT::v2i32,
/*42035*/         OPC_RecordChild1, // #2 = $lane
/*42036*/         OPC_MoveChild, 1,
/*42038*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42041*/         OPC_MoveParent,
/*42042*/         OPC_CheckType, MVT::v2i32,
/*42044*/         OPC_MoveParent,
/*42045*/         OPC_CheckType, MVT::v2i64,
/*42047*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42049*/         OPC_EmitConvertToTarget, 2,
/*42051*/         OPC_EmitInteger, MVT::i32, 14, 
/*42054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42069*/       0, /*End of Scope*/
/*42070*/     /*Scope*/ 88, /*->42159*/
/*42071*/       OPC_MoveChild, 1,
/*42073*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42076*/       OPC_RecordChild0, // #0 = $Vm
/*42077*/       OPC_Scope, 39, /*->42118*/ // 2 children in Scope
/*42079*/         OPC_CheckChild0Type, MVT::v4i16,
/*42081*/         OPC_RecordChild1, // #1 = $lane
/*42082*/         OPC_MoveChild, 1,
/*42084*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42087*/         OPC_MoveParent,
/*42088*/         OPC_CheckType, MVT::v4i16,
/*42090*/         OPC_MoveParent,
/*42091*/         OPC_RecordChild2, // #2 = $Vn
/*42092*/         OPC_CheckChild2Type, MVT::v4i16,
/*42094*/         OPC_CheckType, MVT::v4i32,
/*42096*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42098*/         OPC_EmitConvertToTarget, 1,
/*42100*/         OPC_EmitInteger, MVT::i32, 14, 
/*42103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42118*/       /*Scope*/ 39, /*->42158*/
/*42119*/         OPC_CheckChild0Type, MVT::v2i32,
/*42121*/         OPC_RecordChild1, // #1 = $lane
/*42122*/         OPC_MoveChild, 1,
/*42124*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42127*/         OPC_MoveParent,
/*42128*/         OPC_CheckType, MVT::v2i32,
/*42130*/         OPC_MoveParent,
/*42131*/         OPC_RecordChild2, // #2 = $Vn
/*42132*/         OPC_CheckChild2Type, MVT::v2i32,
/*42134*/         OPC_CheckType, MVT::v2i64,
/*42136*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42138*/         OPC_EmitConvertToTarget, 1,
/*42140*/         OPC_EmitInteger, MVT::i32, 14, 
/*42143*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42146*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                  // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42158*/       0, /*End of Scope*/
/*42159*/     /*Scope*/ 55, /*->42215*/
/*42160*/       OPC_RecordChild1, // #0 = $Vn
/*42161*/       OPC_SwitchType /*2 cases */, 24,  MVT::v4i32,// ->42188
/*42164*/         OPC_CheckChild1Type, MVT::v4i16,
/*42166*/         OPC_RecordChild2, // #1 = $Vm
/*42167*/         OPC_CheckChild2Type, MVT::v4i16,
/*42169*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42171*/         OPC_EmitInteger, MVT::i32, 14, 
/*42174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 53:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 24,  MVT::v2i64,// ->42214
/*42190*/         OPC_CheckChild1Type, MVT::v2i32,
/*42192*/         OPC_RecordChild2, // #1 = $Vm
/*42193*/         OPC_CheckChild2Type, MVT::v2i32,
/*42195*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42197*/         OPC_EmitInteger, MVT::i32, 14, 
/*42200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 53:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*42215*/     0, /*End of Scope*/
/*42216*/   /*Scope*/ 62|128,2/*318*/, /*->42536*/
/*42218*/     OPC_CheckInteger, 50, 
/*42220*/     OPC_MoveParent,
/*42221*/     OPC_RecordChild1, // #0 = $src1
/*42222*/     OPC_Scope, 77, /*->42301*/ // 4 children in Scope
/*42224*/       OPC_CheckChild1Type, MVT::v4i32,
/*42226*/       OPC_RecordChild2, // #1 = $Vn
/*42227*/       OPC_CheckChild2Type, MVT::v4i16,
/*42229*/       OPC_Scope, 43, /*->42274*/ // 2 children in Scope
/*42231*/         OPC_MoveChild, 3,
/*42233*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42236*/         OPC_RecordChild0, // #2 = $Vm
/*42237*/         OPC_CheckChild0Type, MVT::v4i16,
/*42239*/         OPC_RecordChild1, // #3 = $lane
/*42240*/         OPC_MoveChild, 1,
/*42242*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42245*/         OPC_MoveParent,
/*42246*/         OPC_CheckType, MVT::v4i16,
/*42248*/         OPC_MoveParent,
/*42249*/         OPC_CheckType, MVT::v4i32,
/*42251*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42253*/         OPC_EmitConvertToTarget, 3,
/*42255*/         OPC_EmitInteger, MVT::i32, 14, 
/*42258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42274*/       /*Scope*/ 25, /*->42300*/
/*42275*/         OPC_RecordChild3, // #2 = $Vm
/*42276*/         OPC_CheckChild3Type, MVT::v4i16,
/*42278*/         OPC_CheckType, MVT::v4i32,
/*42280*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42282*/         OPC_EmitInteger, MVT::i32, 14, 
/*42285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42300*/       0, /*End of Scope*/
/*42301*/     /*Scope*/ 77, /*->42379*/
/*42302*/       OPC_CheckChild1Type, MVT::v2i64,
/*42304*/       OPC_RecordChild2, // #1 = $Vn
/*42305*/       OPC_CheckChild2Type, MVT::v2i32,
/*42307*/       OPC_Scope, 43, /*->42352*/ // 2 children in Scope
/*42309*/         OPC_MoveChild, 3,
/*42311*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42314*/         OPC_RecordChild0, // #2 = $Vm
/*42315*/         OPC_CheckChild0Type, MVT::v2i32,
/*42317*/         OPC_RecordChild1, // #3 = $lane
/*42318*/         OPC_MoveChild, 1,
/*42320*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42323*/         OPC_MoveParent,
/*42324*/         OPC_CheckType, MVT::v2i32,
/*42326*/         OPC_MoveParent,
/*42327*/         OPC_CheckType, MVT::v2i64,
/*42329*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42331*/         OPC_EmitConvertToTarget, 3,
/*42333*/         OPC_EmitInteger, MVT::i32, 14, 
/*42336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42352*/       /*Scope*/ 25, /*->42378*/
/*42353*/         OPC_RecordChild3, // #2 = $Vm
/*42354*/         OPC_CheckChild3Type, MVT::v2i32,
/*42356*/         OPC_CheckType, MVT::v2i64,
/*42358*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42360*/         OPC_EmitInteger, MVT::i32, 14, 
/*42363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42366*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42378*/       0, /*End of Scope*/
/*42379*/     /*Scope*/ 77, /*->42457*/
/*42380*/       OPC_CheckChild1Type, MVT::v4i16,
/*42382*/       OPC_RecordChild2, // #1 = $src1
/*42383*/       OPC_CheckChild2Type, MVT::v4i32,
/*42385*/       OPC_Scope, 43, /*->42430*/ // 2 children in Scope
/*42387*/         OPC_MoveChild, 3,
/*42389*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42392*/         OPC_RecordChild0, // #2 = $Vm
/*42393*/         OPC_CheckChild0Type, MVT::v4i16,
/*42395*/         OPC_RecordChild1, // #3 = $lane
/*42396*/         OPC_MoveChild, 1,
/*42398*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42401*/         OPC_MoveParent,
/*42402*/         OPC_CheckType, MVT::v4i16,
/*42404*/         OPC_MoveParent,
/*42405*/         OPC_CheckType, MVT::v4i32,
/*42407*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42409*/         OPC_EmitConvertToTarget, 3,
/*42411*/         OPC_EmitInteger, MVT::i32, 14, 
/*42414*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42417*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42430*/       /*Scope*/ 25, /*->42456*/
/*42431*/         OPC_RecordChild3, // #2 = $Vm
/*42432*/         OPC_CheckChild3Type, MVT::v4i16,
/*42434*/         OPC_CheckType, MVT::v4i32,
/*42436*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42438*/         OPC_EmitInteger, MVT::i32, 14, 
/*42441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 50:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42456*/       0, /*End of Scope*/
/*42457*/     /*Scope*/ 77, /*->42535*/
/*42458*/       OPC_CheckChild1Type, MVT::v2i32,
/*42460*/       OPC_RecordChild2, // #1 = $src1
/*42461*/       OPC_CheckChild2Type, MVT::v2i64,
/*42463*/       OPC_Scope, 43, /*->42508*/ // 2 children in Scope
/*42465*/         OPC_MoveChild, 3,
/*42467*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42470*/         OPC_RecordChild0, // #2 = $Vm
/*42471*/         OPC_CheckChild0Type, MVT::v2i32,
/*42473*/         OPC_RecordChild1, // #3 = $lane
/*42474*/         OPC_MoveChild, 1,
/*42476*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42479*/         OPC_MoveParent,
/*42480*/         OPC_CheckType, MVT::v2i32,
/*42482*/         OPC_MoveParent,
/*42483*/         OPC_CheckType, MVT::v2i64,
/*42485*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42487*/         OPC_EmitConvertToTarget, 3,
/*42489*/         OPC_EmitInteger, MVT::i32, 14, 
/*42492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42508*/       /*Scope*/ 25, /*->42534*/
/*42509*/         OPC_RecordChild3, // #2 = $Vm
/*42510*/         OPC_CheckChild3Type, MVT::v2i32,
/*42512*/         OPC_CheckType, MVT::v2i64,
/*42514*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42516*/         OPC_EmitInteger, MVT::i32, 14, 
/*42519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 50:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42534*/       0, /*End of Scope*/
/*42535*/     0, /*End of Scope*/
/*42536*/   /*Scope*/ 62|128,2/*318*/, /*->42856*/
/*42538*/     OPC_CheckInteger, 51, 
/*42540*/     OPC_MoveParent,
/*42541*/     OPC_RecordChild1, // #0 = $src1
/*42542*/     OPC_Scope, 77, /*->42621*/ // 4 children in Scope
/*42544*/       OPC_CheckChild1Type, MVT::v4i32,
/*42546*/       OPC_RecordChild2, // #1 = $Vn
/*42547*/       OPC_CheckChild2Type, MVT::v4i16,
/*42549*/       OPC_Scope, 43, /*->42594*/ // 2 children in Scope
/*42551*/         OPC_MoveChild, 3,
/*42553*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42556*/         OPC_RecordChild0, // #2 = $Vm
/*42557*/         OPC_CheckChild0Type, MVT::v4i16,
/*42559*/         OPC_RecordChild1, // #3 = $lane
/*42560*/         OPC_MoveChild, 1,
/*42562*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42565*/         OPC_MoveParent,
/*42566*/         OPC_CheckType, MVT::v4i16,
/*42568*/         OPC_MoveParent,
/*42569*/         OPC_CheckType, MVT::v4i32,
/*42571*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42573*/         OPC_EmitConvertToTarget, 3,
/*42575*/         OPC_EmitInteger, MVT::i32, 14, 
/*42578*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42581*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42594*/       /*Scope*/ 25, /*->42620*/
/*42595*/         OPC_RecordChild3, // #2 = $Vm
/*42596*/         OPC_CheckChild3Type, MVT::v4i16,
/*42598*/         OPC_CheckType, MVT::v4i32,
/*42600*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42602*/         OPC_EmitInteger, MVT::i32, 14, 
/*42605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42620*/       0, /*End of Scope*/
/*42621*/     /*Scope*/ 77, /*->42699*/
/*42622*/       OPC_CheckChild1Type, MVT::v2i64,
/*42624*/       OPC_RecordChild2, // #1 = $Vn
/*42625*/       OPC_CheckChild2Type, MVT::v2i32,
/*42627*/       OPC_Scope, 43, /*->42672*/ // 2 children in Scope
/*42629*/         OPC_MoveChild, 3,
/*42631*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42634*/         OPC_RecordChild0, // #2 = $Vm
/*42635*/         OPC_CheckChild0Type, MVT::v2i32,
/*42637*/         OPC_RecordChild1, // #3 = $lane
/*42638*/         OPC_MoveChild, 1,
/*42640*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42643*/         OPC_MoveParent,
/*42644*/         OPC_CheckType, MVT::v2i32,
/*42646*/         OPC_MoveParent,
/*42647*/         OPC_CheckType, MVT::v2i64,
/*42649*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42651*/         OPC_EmitConvertToTarget, 3,
/*42653*/         OPC_EmitInteger, MVT::i32, 14, 
/*42656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42672*/       /*Scope*/ 25, /*->42698*/
/*42673*/         OPC_RecordChild3, // #2 = $Vm
/*42674*/         OPC_CheckChild3Type, MVT::v2i32,
/*42676*/         OPC_CheckType, MVT::v2i64,
/*42678*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42680*/         OPC_EmitInteger, MVT::i32, 14, 
/*42683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42698*/       0, /*End of Scope*/
/*42699*/     /*Scope*/ 77, /*->42777*/
/*42700*/       OPC_CheckChild1Type, MVT::v4i16,
/*42702*/       OPC_RecordChild2, // #1 = $src1
/*42703*/       OPC_CheckChild2Type, MVT::v4i32,
/*42705*/       OPC_Scope, 43, /*->42750*/ // 2 children in Scope
/*42707*/         OPC_MoveChild, 3,
/*42709*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42712*/         OPC_RecordChild0, // #2 = $Vm
/*42713*/         OPC_CheckChild0Type, MVT::v4i16,
/*42715*/         OPC_RecordChild1, // #3 = $lane
/*42716*/         OPC_MoveChild, 1,
/*42718*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42721*/         OPC_MoveParent,
/*42722*/         OPC_CheckType, MVT::v4i16,
/*42724*/         OPC_MoveParent,
/*42725*/         OPC_CheckType, MVT::v4i32,
/*42727*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42729*/         OPC_EmitConvertToTarget, 3,
/*42731*/         OPC_EmitInteger, MVT::i32, 14, 
/*42734*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42737*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*42750*/       /*Scope*/ 25, /*->42776*/
/*42751*/         OPC_RecordChild3, // #2 = $Vm
/*42752*/         OPC_CheckChild3Type, MVT::v4i16,
/*42754*/         OPC_CheckType, MVT::v4i32,
/*42756*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42758*/         OPC_EmitInteger, MVT::i32, 14, 
/*42761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 51:iPTR, DPR:v4i16:$Vn, QPR:v4i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42776*/       0, /*End of Scope*/
/*42777*/     /*Scope*/ 77, /*->42855*/
/*42778*/       OPC_CheckChild1Type, MVT::v2i32,
/*42780*/       OPC_RecordChild2, // #1 = $src1
/*42781*/       OPC_CheckChild2Type, MVT::v2i64,
/*42783*/       OPC_Scope, 43, /*->42828*/ // 2 children in Scope
/*42785*/         OPC_MoveChild, 3,
/*42787*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*42790*/         OPC_RecordChild0, // #2 = $Vm
/*42791*/         OPC_CheckChild0Type, MVT::v2i32,
/*42793*/         OPC_RecordChild1, // #3 = $lane
/*42794*/         OPC_MoveChild, 1,
/*42796*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42799*/         OPC_MoveParent,
/*42800*/         OPC_CheckType, MVT::v2i32,
/*42802*/         OPC_MoveParent,
/*42803*/         OPC_CheckType, MVT::v2i64,
/*42805*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42807*/         OPC_EmitConvertToTarget, 3,
/*42809*/         OPC_EmitInteger, MVT::i32, 14, 
/*42812*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42815*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 1, 0, 2, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                  // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*42828*/       /*Scope*/ 25, /*->42854*/
/*42829*/         OPC_RecordChild3, // #2 = $Vm
/*42830*/         OPC_CheckChild3Type, MVT::v2i32,
/*42832*/         OPC_CheckType, MVT::v2i64,
/*42834*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42836*/         OPC_EmitInteger, MVT::i32, 14, 
/*42839*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42842*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 51:iPTR, DPR:v2i32:$Vn, QPR:v2i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42854*/       0, /*End of Scope*/
/*42855*/     0, /*End of Scope*/
/*42856*/   /*Scope*/ 72, /*->42929*/
/*42857*/     OPC_CheckInteger, 15, 
/*42859*/     OPC_MoveParent,
/*42860*/     OPC_RecordChild1, // #0 = $Vm
/*42861*/     OPC_Scope, 32, /*->42895*/ // 2 children in Scope
/*42863*/       OPC_CheckChild1Type, MVT::v2f32,
/*42865*/       OPC_RecordChild2, // #1 = $SIMM
/*42866*/       OPC_MoveChild, 2,
/*42868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42871*/       OPC_MoveParent,
/*42872*/       OPC_CheckType, MVT::v2i32,
/*42874*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42876*/       OPC_EmitConvertToTarget, 1,
/*42878*/       OPC_EmitInteger, MVT::i32, 14, 
/*42881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 15:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*42895*/     /*Scope*/ 32, /*->42928*/
/*42896*/       OPC_CheckChild1Type, MVT::v4f32,
/*42898*/       OPC_RecordChild2, // #1 = $SIMM
/*42899*/       OPC_MoveChild, 2,
/*42901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42904*/       OPC_MoveParent,
/*42905*/       OPC_CheckType, MVT::v4i32,
/*42907*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42909*/       OPC_EmitConvertToTarget, 1,
/*42911*/       OPC_EmitInteger, MVT::i32, 14, 
/*42914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 15:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*42928*/     0, /*End of Scope*/
/*42929*/   /*Scope*/ 72, /*->43002*/
/*42930*/     OPC_CheckInteger, 16, 
/*42932*/     OPC_MoveParent,
/*42933*/     OPC_RecordChild1, // #0 = $Vm
/*42934*/     OPC_Scope, 32, /*->42968*/ // 2 children in Scope
/*42936*/       OPC_CheckChild1Type, MVT::v2f32,
/*42938*/       OPC_RecordChild2, // #1 = $SIMM
/*42939*/       OPC_MoveChild, 2,
/*42941*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42944*/       OPC_MoveParent,
/*42945*/       OPC_CheckType, MVT::v2i32,
/*42947*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42949*/       OPC_EmitConvertToTarget, 1,
/*42951*/       OPC_EmitInteger, MVT::i32, 14, 
/*42954*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42957*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2i32 16:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*42968*/     /*Scope*/ 32, /*->43001*/
/*42969*/       OPC_CheckChild1Type, MVT::v4f32,
/*42971*/       OPC_RecordChild2, // #1 = $SIMM
/*42972*/       OPC_MoveChild, 2,
/*42974*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42977*/       OPC_MoveParent,
/*42978*/       OPC_CheckType, MVT::v4i32,
/*42980*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*42982*/       OPC_EmitConvertToTarget, 1,
/*42984*/       OPC_EmitInteger, MVT::i32, 14, 
/*42987*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42990*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4i32 16:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*43001*/     0, /*End of Scope*/
/*43002*/   /*Scope*/ 72, /*->43075*/
/*43003*/     OPC_CheckInteger, 18, 
/*43005*/     OPC_MoveParent,
/*43006*/     OPC_RecordChild1, // #0 = $Vm
/*43007*/     OPC_Scope, 32, /*->43041*/ // 2 children in Scope
/*43009*/       OPC_CheckChild1Type, MVT::v2i32,
/*43011*/       OPC_RecordChild2, // #1 = $SIMM
/*43012*/       OPC_MoveChild, 2,
/*43014*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43017*/       OPC_MoveParent,
/*43018*/       OPC_CheckType, MVT::v2f32,
/*43020*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43022*/       OPC_EmitConvertToTarget, 1,
/*43024*/       OPC_EmitInteger, MVT::i32, 14, 
/*43027*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43030*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 18:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43041*/     /*Scope*/ 32, /*->43074*/
/*43042*/       OPC_CheckChild1Type, MVT::v4i32,
/*43044*/       OPC_RecordChild2, // #1 = $SIMM
/*43045*/       OPC_MoveChild, 2,
/*43047*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43050*/       OPC_MoveParent,
/*43051*/       OPC_CheckType, MVT::v4f32,
/*43053*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43055*/       OPC_EmitConvertToTarget, 1,
/*43057*/       OPC_EmitInteger, MVT::i32, 14, 
/*43060*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43063*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 18:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43074*/     0, /*End of Scope*/
/*43075*/   /*Scope*/ 72, /*->43148*/
/*43076*/     OPC_CheckInteger, 19, 
/*43078*/     OPC_MoveParent,
/*43079*/     OPC_RecordChild1, // #0 = $Vm
/*43080*/     OPC_Scope, 32, /*->43114*/ // 2 children in Scope
/*43082*/       OPC_CheckChild1Type, MVT::v2i32,
/*43084*/       OPC_RecordChild2, // #1 = $SIMM
/*43085*/       OPC_MoveChild, 2,
/*43087*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43090*/       OPC_MoveParent,
/*43091*/       OPC_CheckType, MVT::v2f32,
/*43093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43095*/       OPC_EmitConvertToTarget, 1,
/*43097*/       OPC_EmitInteger, MVT::i32, 14, 
/*43100*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43103*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v2f32 19:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*43114*/     /*Scope*/ 32, /*->43147*/
/*43115*/       OPC_CheckChild1Type, MVT::v4i32,
/*43117*/       OPC_RecordChild2, // #1 = $SIMM
/*43118*/       OPC_MoveChild, 2,
/*43120*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43123*/       OPC_MoveParent,
/*43124*/       OPC_CheckType, MVT::v4f32,
/*43126*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43128*/       OPC_EmitConvertToTarget, 1,
/*43130*/       OPC_EmitInteger, MVT::i32, 14, 
/*43133*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43136*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v4f32 19:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*43147*/     0, /*End of Scope*/
/*43148*/   /*Scope*/ 47, /*->43196*/
/*43149*/     OPC_CheckInteger, 105, 
/*43151*/     OPC_MoveParent,
/*43152*/     OPC_RecordChild1, // #0 = $Rm
/*43153*/     OPC_RecordChild2, // #1 = $Rn
/*43154*/     OPC_Scope, 19, /*->43175*/ // 2 children in Scope
/*43156*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*43158*/       OPC_EmitInteger, MVT::i32, 14, 
/*43161*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43164*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QADD:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*43175*/     /*Scope*/ 19, /*->43195*/
/*43176*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*43178*/       OPC_EmitInteger, MVT::i32, 14, 
/*43181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 105:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43195*/     0, /*End of Scope*/
/*43196*/   /*Scope*/ 47, /*->43244*/
/*43197*/     OPC_CheckInteger, 106, 
/*43199*/     OPC_MoveParent,
/*43200*/     OPC_RecordChild1, // #0 = $Rm
/*43201*/     OPC_RecordChild2, // #1 = $Rn
/*43202*/     OPC_Scope, 19, /*->43223*/ // 2 children in Scope
/*43204*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*43206*/       OPC_EmitInteger, MVT::i32, 14, 
/*43209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, GPR:i32:$Rm, GPR:i32:$Rn) - Complexity = 8
                // Dst: (QSUB:i32 GPR:i32:$Rm, GPR:i32:$Rn)
/*43223*/     /*Scope*/ 19, /*->43243*/
/*43224*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*43226*/       OPC_EmitInteger, MVT::i32, 14, 
/*43229*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43232*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (intrinsic_wo_chain:i32 106:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*43243*/     0, /*End of Scope*/
/*43244*/   /*Scope*/ 20, /*->43265*/
/*43245*/     OPC_CheckInteger, 3, 
/*43247*/     OPC_MoveParent,
/*43248*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43250*/     OPC_EmitInteger, MVT::i32, 14, 
/*43253*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43256*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (intrinsic_wo_chain:i32 3:iPTR) - Complexity = 8
              // Dst: (VMRS:i32)
/*43265*/   /*Scope*/ 48, /*->43314*/
/*43266*/     OPC_CheckInteger, 111, 
/*43268*/     OPC_MoveParent,
/*43269*/     OPC_RecordChild1, // #0 = $Dm
/*43270*/     OPC_Scope, 20, /*->43292*/ // 2 children in Scope
/*43272*/       OPC_CheckChild1Type, MVT::f64,
/*43274*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43276*/       OPC_EmitInteger, MVT::i32, 14, 
/*43279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*43292*/     /*Scope*/ 20, /*->43313*/
/*43293*/       OPC_CheckChild1Type, MVT::f32,
/*43295*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43297*/       OPC_EmitInteger, MVT::i32, 14, 
/*43300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 111:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*43313*/     0, /*End of Scope*/
/*43314*/   /*Scope*/ 48, /*->43363*/
/*43315*/     OPC_CheckInteger, 112, 
/*43317*/     OPC_MoveParent,
/*43318*/     OPC_RecordChild1, // #0 = $Dm
/*43319*/     OPC_Scope, 20, /*->43341*/ // 2 children in Scope
/*43321*/       OPC_CheckChild1Type, MVT::f64,
/*43323*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*43325*/       OPC_EmitInteger, MVT::i32, 14, 
/*43328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, DPR:f64:$Dm) - Complexity = 8
                // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*43341*/     /*Scope*/ 20, /*->43362*/
/*43342*/       OPC_CheckChild1Type, MVT::f32,
/*43344*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*43346*/       OPC_EmitInteger, MVT::i32, 14, 
/*43349*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43352*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:f32 112:iPTR, SPR:f32:$Sm) - Complexity = 8
                // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*43362*/     0, /*End of Scope*/
/*43363*/   /*Scope*/ 34|128,1/*162*/, /*->43527*/
/*43365*/     OPC_CheckInteger, 21, 
/*43367*/     OPC_MoveParent,
/*43368*/     OPC_RecordChild1, // #0 = $Vn
/*43369*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43396
/*43372*/       OPC_CheckChild1Type, MVT::v4i16,
/*43374*/       OPC_RecordChild2, // #1 = $Vm
/*43375*/       OPC_CheckChild2Type, MVT::v4i16,
/*43377*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43379*/       OPC_EmitInteger, MVT::i32, 14, 
/*43382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 21:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43422
/*43398*/       OPC_CheckChild1Type, MVT::v2i32,
/*43400*/       OPC_RecordChild2, // #1 = $Vm
/*43401*/       OPC_CheckChild2Type, MVT::v2i32,
/*43403*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43405*/       OPC_EmitInteger, MVT::i32, 14, 
/*43408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 21:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43448
/*43424*/       OPC_CheckChild1Type, MVT::v8i16,
/*43426*/       OPC_RecordChild2, // #1 = $Vm
/*43427*/       OPC_CheckChild2Type, MVT::v8i16,
/*43429*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43431*/       OPC_EmitInteger, MVT::i32, 14, 
/*43434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 21:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43474
/*43450*/       OPC_CheckChild1Type, MVT::v4i32,
/*43452*/       OPC_RecordChild2, // #1 = $Vm
/*43453*/       OPC_CheckChild2Type, MVT::v4i32,
/*43455*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43457*/       OPC_EmitInteger, MVT::i32, 14, 
/*43460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 21:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43500
/*43476*/       OPC_CheckChild1Type, MVT::v8i8,
/*43478*/       OPC_RecordChild2, // #1 = $Vm
/*43479*/       OPC_CheckChild2Type, MVT::v8i8,
/*43481*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43483*/       OPC_EmitInteger, MVT::i32, 14, 
/*43486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 21:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43526
/*43502*/       OPC_CheckChild1Type, MVT::v16i8,
/*43504*/       OPC_RecordChild2, // #1 = $Vm
/*43505*/       OPC_CheckChild2Type, MVT::v16i8,
/*43507*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43509*/       OPC_EmitInteger, MVT::i32, 14, 
/*43512*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43515*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 21:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43527*/   /*Scope*/ 34|128,1/*162*/, /*->43691*/
/*43529*/     OPC_CheckInteger, 22, 
/*43531*/     OPC_MoveParent,
/*43532*/     OPC_RecordChild1, // #0 = $Vn
/*43533*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43560
/*43536*/       OPC_CheckChild1Type, MVT::v4i16,
/*43538*/       OPC_RecordChild2, // #1 = $Vm
/*43539*/       OPC_CheckChild2Type, MVT::v4i16,
/*43541*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43543*/       OPC_EmitInteger, MVT::i32, 14, 
/*43546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 22:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43586
/*43562*/       OPC_CheckChild1Type, MVT::v2i32,
/*43564*/       OPC_RecordChild2, // #1 = $Vm
/*43565*/       OPC_CheckChild2Type, MVT::v2i32,
/*43567*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43569*/       OPC_EmitInteger, MVT::i32, 14, 
/*43572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 22:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43612
/*43588*/       OPC_CheckChild1Type, MVT::v8i16,
/*43590*/       OPC_RecordChild2, // #1 = $Vm
/*43591*/       OPC_CheckChild2Type, MVT::v8i16,
/*43593*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43595*/       OPC_EmitInteger, MVT::i32, 14, 
/*43598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 22:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43638
/*43614*/       OPC_CheckChild1Type, MVT::v4i32,
/*43616*/       OPC_RecordChild2, // #1 = $Vm
/*43617*/       OPC_CheckChild2Type, MVT::v4i32,
/*43619*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43621*/       OPC_EmitInteger, MVT::i32, 14, 
/*43624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 22:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43664
/*43640*/       OPC_CheckChild1Type, MVT::v8i8,
/*43642*/       OPC_RecordChild2, // #1 = $Vm
/*43643*/       OPC_CheckChild2Type, MVT::v8i8,
/*43645*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43647*/       OPC_EmitInteger, MVT::i32, 14, 
/*43650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 22:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43690
/*43666*/       OPC_CheckChild1Type, MVT::v16i8,
/*43668*/       OPC_RecordChild2, // #1 = $Vm
/*43669*/       OPC_CheckChild2Type, MVT::v16i8,
/*43671*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43673*/       OPC_EmitInteger, MVT::i32, 14, 
/*43676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 22:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43691*/   /*Scope*/ 34|128,1/*162*/, /*->43855*/
/*43693*/     OPC_CheckInteger, 75, 
/*43695*/     OPC_MoveParent,
/*43696*/     OPC_RecordChild1, // #0 = $Vn
/*43697*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43724
/*43700*/       OPC_CheckChild1Type, MVT::v4i16,
/*43702*/       OPC_RecordChild2, // #1 = $Vm
/*43703*/       OPC_CheckChild2Type, MVT::v4i16,
/*43705*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43707*/       OPC_EmitInteger, MVT::i32, 14, 
/*43710*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43713*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 75:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43750
/*43726*/       OPC_CheckChild1Type, MVT::v2i32,
/*43728*/       OPC_RecordChild2, // #1 = $Vm
/*43729*/       OPC_CheckChild2Type, MVT::v2i32,
/*43731*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43733*/       OPC_EmitInteger, MVT::i32, 14, 
/*43736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 75:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43776
/*43752*/       OPC_CheckChild1Type, MVT::v8i16,
/*43754*/       OPC_RecordChild2, // #1 = $Vm
/*43755*/       OPC_CheckChild2Type, MVT::v8i16,
/*43757*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43759*/       OPC_EmitInteger, MVT::i32, 14, 
/*43762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 75:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43802
/*43778*/       OPC_CheckChild1Type, MVT::v4i32,
/*43780*/       OPC_RecordChild2, // #1 = $Vm
/*43781*/       OPC_CheckChild2Type, MVT::v4i32,
/*43783*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43785*/       OPC_EmitInteger, MVT::i32, 14, 
/*43788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 75:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43828
/*43804*/       OPC_CheckChild1Type, MVT::v8i8,
/*43806*/       OPC_RecordChild2, // #1 = $Vm
/*43807*/       OPC_CheckChild2Type, MVT::v8i8,
/*43809*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43811*/       OPC_EmitInteger, MVT::i32, 14, 
/*43814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 75:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->43854
/*43830*/       OPC_CheckChild1Type, MVT::v16i8,
/*43832*/       OPC_RecordChild2, // #1 = $Vm
/*43833*/       OPC_CheckChild2Type, MVT::v16i8,
/*43835*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43837*/       OPC_EmitInteger, MVT::i32, 14, 
/*43840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 75:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*43855*/   /*Scope*/ 34|128,1/*162*/, /*->44019*/
/*43857*/     OPC_CheckInteger, 76, 
/*43859*/     OPC_MoveParent,
/*43860*/     OPC_RecordChild1, // #0 = $Vn
/*43861*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->43888
/*43864*/       OPC_CheckChild1Type, MVT::v4i16,
/*43866*/       OPC_RecordChild2, // #1 = $Vm
/*43867*/       OPC_CheckChild2Type, MVT::v4i16,
/*43869*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43871*/       OPC_EmitInteger, MVT::i32, 14, 
/*43874*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43877*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 76:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->43914
/*43890*/       OPC_CheckChild1Type, MVT::v2i32,
/*43892*/       OPC_RecordChild2, // #1 = $Vm
/*43893*/       OPC_CheckChild2Type, MVT::v2i32,
/*43895*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43897*/       OPC_EmitInteger, MVT::i32, 14, 
/*43900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 76:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->43940
/*43916*/       OPC_CheckChild1Type, MVT::v8i16,
/*43918*/       OPC_RecordChild2, // #1 = $Vm
/*43919*/       OPC_CheckChild2Type, MVT::v8i16,
/*43921*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43923*/       OPC_EmitInteger, MVT::i32, 14, 
/*43926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 76:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->43966
/*43942*/       OPC_CheckChild1Type, MVT::v4i32,
/*43944*/       OPC_RecordChild2, // #1 = $Vm
/*43945*/       OPC_CheckChild2Type, MVT::v4i32,
/*43947*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43949*/       OPC_EmitInteger, MVT::i32, 14, 
/*43952*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43955*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 76:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->43992
/*43968*/       OPC_CheckChild1Type, MVT::v8i8,
/*43970*/       OPC_RecordChild2, // #1 = $Vm
/*43971*/       OPC_CheckChild2Type, MVT::v8i8,
/*43973*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*43975*/       OPC_EmitInteger, MVT::i32, 14, 
/*43978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 76:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44018
/*43994*/       OPC_CheckChild1Type, MVT::v16i8,
/*43996*/       OPC_RecordChild2, // #1 = $Vm
/*43997*/       OPC_CheckChild2Type, MVT::v16i8,
/*43999*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44001*/       OPC_EmitInteger, MVT::i32, 14, 
/*44004*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44007*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 76:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44019*/   /*Scope*/ 86|128,1/*214*/, /*->44235*/
/*44021*/     OPC_CheckInteger, 48, 
/*44023*/     OPC_MoveParent,
/*44024*/     OPC_RecordChild1, // #0 = $Vn
/*44025*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44052
/*44028*/       OPC_CheckChild1Type, MVT::v4i16,
/*44030*/       OPC_RecordChild2, // #1 = $Vm
/*44031*/       OPC_CheckChild2Type, MVT::v4i16,
/*44033*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44035*/       OPC_EmitInteger, MVT::i32, 14, 
/*44038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 48:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44078
/*44054*/       OPC_CheckChild1Type, MVT::v2i32,
/*44056*/       OPC_RecordChild2, // #1 = $Vm
/*44057*/       OPC_CheckChild2Type, MVT::v2i32,
/*44059*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44061*/       OPC_EmitInteger, MVT::i32, 14, 
/*44064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 48:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44104
/*44080*/       OPC_CheckChild1Type, MVT::v8i16,
/*44082*/       OPC_RecordChild2, // #1 = $Vm
/*44083*/       OPC_CheckChild2Type, MVT::v8i16,
/*44085*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44087*/       OPC_EmitInteger, MVT::i32, 14, 
/*44090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 48:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44130
/*44106*/       OPC_CheckChild1Type, MVT::v4i32,
/*44108*/       OPC_RecordChild2, // #1 = $Vm
/*44109*/       OPC_CheckChild2Type, MVT::v4i32,
/*44111*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44113*/       OPC_EmitInteger, MVT::i32, 14, 
/*44116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 48:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44156
/*44132*/       OPC_CheckChild1Type, MVT::v8i8,
/*44134*/       OPC_RecordChild2, // #1 = $Vm
/*44135*/       OPC_CheckChild2Type, MVT::v8i8,
/*44137*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44139*/       OPC_EmitInteger, MVT::i32, 14, 
/*44142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 48:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44182
/*44158*/       OPC_CheckChild1Type, MVT::v16i8,
/*44160*/       OPC_RecordChild2, // #1 = $Vm
/*44161*/       OPC_CheckChild2Type, MVT::v16i8,
/*44163*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44165*/       OPC_EmitInteger, MVT::i32, 14, 
/*44168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 48:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44208
/*44184*/       OPC_CheckChild1Type, MVT::v1i64,
/*44186*/       OPC_RecordChild2, // #1 = $Vm
/*44187*/       OPC_CheckChild2Type, MVT::v1i64,
/*44189*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44191*/       OPC_EmitInteger, MVT::i32, 14, 
/*44194*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44197*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 48:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44234
/*44210*/       OPC_CheckChild1Type, MVT::v2i64,
/*44212*/       OPC_RecordChild2, // #1 = $Vm
/*44213*/       OPC_CheckChild2Type, MVT::v2i64,
/*44215*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44217*/       OPC_EmitInteger, MVT::i32, 14, 
/*44220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 48:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44235*/   /*Scope*/ 86|128,1/*214*/, /*->44451*/
/*44237*/     OPC_CheckInteger, 49, 
/*44239*/     OPC_MoveParent,
/*44240*/     OPC_RecordChild1, // #0 = $Vn
/*44241*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->44268
/*44244*/       OPC_CheckChild1Type, MVT::v4i16,
/*44246*/       OPC_RecordChild2, // #1 = $Vm
/*44247*/       OPC_CheckChild2Type, MVT::v4i16,
/*44249*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44251*/       OPC_EmitInteger, MVT::i32, 14, 
/*44254*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44257*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 49:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44294
/*44270*/       OPC_CheckChild1Type, MVT::v2i32,
/*44272*/       OPC_RecordChild2, // #1 = $Vm
/*44273*/       OPC_CheckChild2Type, MVT::v2i32,
/*44275*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44277*/       OPC_EmitInteger, MVT::i32, 14, 
/*44280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 49:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44320
/*44296*/       OPC_CheckChild1Type, MVT::v8i16,
/*44298*/       OPC_RecordChild2, // #1 = $Vm
/*44299*/       OPC_CheckChild2Type, MVT::v8i16,
/*44301*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44303*/       OPC_EmitInteger, MVT::i32, 14, 
/*44306*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44309*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 49:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44346
/*44322*/       OPC_CheckChild1Type, MVT::v4i32,
/*44324*/       OPC_RecordChild2, // #1 = $Vm
/*44325*/       OPC_CheckChild2Type, MVT::v4i32,
/*44327*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44329*/       OPC_EmitInteger, MVT::i32, 14, 
/*44332*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44335*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 49:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44372
/*44348*/       OPC_CheckChild1Type, MVT::v8i8,
/*44350*/       OPC_RecordChild2, // #1 = $Vm
/*44351*/       OPC_CheckChild2Type, MVT::v8i8,
/*44353*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44355*/       OPC_EmitInteger, MVT::i32, 14, 
/*44358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 49:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44398
/*44374*/       OPC_CheckChild1Type, MVT::v16i8,
/*44376*/       OPC_RecordChild2, // #1 = $Vm
/*44377*/       OPC_CheckChild2Type, MVT::v16i8,
/*44379*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44381*/       OPC_EmitInteger, MVT::i32, 14, 
/*44384*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44387*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 49:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->44424
/*44400*/       OPC_CheckChild1Type, MVT::v1i64,
/*44402*/       OPC_RecordChild2, // #1 = $Vm
/*44403*/       OPC_CheckChild2Type, MVT::v1i64,
/*44405*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44407*/       OPC_EmitInteger, MVT::i32, 14, 
/*44410*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44413*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 49:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->44450
/*44426*/       OPC_CheckChild1Type, MVT::v2i64,
/*44428*/       OPC_RecordChild2, // #1 = $Vm
/*44429*/       OPC_CheckChild2Type, MVT::v2i64,
/*44431*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44433*/       OPC_EmitInteger, MVT::i32, 14, 
/*44436*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44439*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 49:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44451*/   /*Scope*/ 84, /*->44536*/
/*44452*/     OPC_CheckInteger, 11, 
/*44454*/     OPC_MoveParent,
/*44455*/     OPC_RecordChild1, // #0 = $Vn
/*44456*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44483
/*44459*/       OPC_CheckChild1Type, MVT::v8i16,
/*44461*/       OPC_RecordChild2, // #1 = $Vm
/*44462*/       OPC_CheckChild2Type, MVT::v8i16,
/*44464*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44466*/       OPC_EmitInteger, MVT::i32, 14, 
/*44469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 11:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44509
/*44485*/       OPC_CheckChild1Type, MVT::v4i32,
/*44487*/       OPC_RecordChild2, // #1 = $Vm
/*44488*/       OPC_CheckChild2Type, MVT::v4i32,
/*44490*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44492*/       OPC_EmitInteger, MVT::i32, 14, 
/*44495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 11:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44535
/*44511*/       OPC_CheckChild1Type, MVT::v2i64,
/*44513*/       OPC_RecordChild2, // #1 = $Vm
/*44514*/       OPC_CheckChild2Type, MVT::v2i64,
/*44516*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44518*/       OPC_EmitInteger, MVT::i32, 14, 
/*44521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 11:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44536*/   /*Scope*/ 84, /*->44621*/
/*44537*/     OPC_CheckInteger, 72, 
/*44539*/     OPC_MoveParent,
/*44540*/     OPC_RecordChild1, // #0 = $Vn
/*44541*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->44568
/*44544*/       OPC_CheckChild1Type, MVT::v8i16,
/*44546*/       OPC_RecordChild2, // #1 = $Vm
/*44547*/       OPC_CheckChild2Type, MVT::v8i16,
/*44549*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44551*/       OPC_EmitInteger, MVT::i32, 14, 
/*44554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 72:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->44594
/*44570*/       OPC_CheckChild1Type, MVT::v4i32,
/*44572*/       OPC_RecordChild2, // #1 = $Vm
/*44573*/       OPC_CheckChild2Type, MVT::v4i32,
/*44575*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44577*/       OPC_EmitInteger, MVT::i32, 14, 
/*44580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 72:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44620
/*44596*/       OPC_CheckChild1Type, MVT::v2i64,
/*44598*/       OPC_RecordChild2, // #1 = $Vm
/*44599*/       OPC_CheckChild2Type, MVT::v2i64,
/*44601*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44603*/       OPC_EmitInteger, MVT::i32, 14, 
/*44606*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44609*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 72:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*44621*/   /*Scope*/ 58, /*->44680*/
/*44622*/     OPC_CheckInteger, 37, 
/*44624*/     OPC_MoveParent,
/*44625*/     OPC_RecordChild1, // #0 = $Vn
/*44626*/     OPC_SwitchType /*2 cases */, 24,  MVT::v8i8,// ->44653
/*44629*/       OPC_CheckChild1Type, MVT::v8i8,
/*44631*/       OPC_RecordChild2, // #1 = $Vm
/*44632*/       OPC_CheckChild2Type, MVT::v8i8,
/*44634*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44636*/       OPC_EmitInteger, MVT::i32, 14, 
/*44639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 37:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44679
/*44655*/       OPC_CheckChild1Type, MVT::v16i8,
/*44657*/       OPC_RecordChild2, // #1 = $Vm
/*44658*/       OPC_CheckChild2Type, MVT::v16i8,
/*44660*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44662*/       OPC_EmitInteger, MVT::i32, 14, 
/*44665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 37:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44680*/   /*Scope*/ 30, /*->44711*/
/*44681*/     OPC_CheckInteger, 36, 
/*44683*/     OPC_MoveParent,
/*44684*/     OPC_RecordChild1, // #0 = $Vn
/*44685*/     OPC_CheckChild1Type, MVT::v8i8,
/*44687*/     OPC_RecordChild2, // #1 = $Vm
/*44688*/     OPC_CheckChild2Type, MVT::v8i8,
/*44690*/     OPC_CheckType, MVT::v8i16,
/*44692*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44694*/     OPC_EmitInteger, MVT::i32, 14, 
/*44697*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44700*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i16 36:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VMULLp:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*44711*/   /*Scope*/ 34|128,1/*162*/, /*->44875*/
/*44713*/     OPC_CheckInteger, 23, 
/*44715*/     OPC_MoveParent,
/*44716*/     OPC_RecordChild1, // #0 = $Vn
/*44717*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44744
/*44720*/       OPC_CheckChild1Type, MVT::v4i16,
/*44722*/       OPC_RecordChild2, // #1 = $Vm
/*44723*/       OPC_CheckChild2Type, MVT::v4i16,
/*44725*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44727*/       OPC_EmitInteger, MVT::i32, 14, 
/*44730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 23:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44770
/*44746*/       OPC_CheckChild1Type, MVT::v2i32,
/*44748*/       OPC_RecordChild2, // #1 = $Vm
/*44749*/       OPC_CheckChild2Type, MVT::v2i32,
/*44751*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44753*/       OPC_EmitInteger, MVT::i32, 14, 
/*44756*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44759*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 23:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44796
/*44772*/       OPC_CheckChild1Type, MVT::v8i16,
/*44774*/       OPC_RecordChild2, // #1 = $Vm
/*44775*/       OPC_CheckChild2Type, MVT::v8i16,
/*44777*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44779*/       OPC_EmitInteger, MVT::i32, 14, 
/*44782*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44785*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 23:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44822
/*44798*/       OPC_CheckChild1Type, MVT::v4i32,
/*44800*/       OPC_RecordChild2, // #1 = $Vm
/*44801*/       OPC_CheckChild2Type, MVT::v4i32,
/*44803*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44805*/       OPC_EmitInteger, MVT::i32, 14, 
/*44808*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44811*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 23:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->44848
/*44824*/       OPC_CheckChild1Type, MVT::v8i8,
/*44826*/       OPC_RecordChild2, // #1 = $Vm
/*44827*/       OPC_CheckChild2Type, MVT::v8i8,
/*44829*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44831*/       OPC_EmitInteger, MVT::i32, 14, 
/*44834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 23:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->44874
/*44850*/       OPC_CheckChild1Type, MVT::v16i8,
/*44852*/       OPC_RecordChild2, // #1 = $Vm
/*44853*/       OPC_CheckChild2Type, MVT::v16i8,
/*44855*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44857*/       OPC_EmitInteger, MVT::i32, 14, 
/*44860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 23:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*44875*/   /*Scope*/ 34|128,1/*162*/, /*->45039*/
/*44877*/     OPC_CheckInteger, 24, 
/*44879*/     OPC_MoveParent,
/*44880*/     OPC_RecordChild1, // #0 = $Vn
/*44881*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->44908
/*44884*/       OPC_CheckChild1Type, MVT::v4i16,
/*44886*/       OPC_RecordChild2, // #1 = $Vm
/*44887*/       OPC_CheckChild2Type, MVT::v4i16,
/*44889*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44891*/       OPC_EmitInteger, MVT::i32, 14, 
/*44894*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44897*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 24:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->44934
/*44910*/       OPC_CheckChild1Type, MVT::v2i32,
/*44912*/       OPC_RecordChild2, // #1 = $Vm
/*44913*/       OPC_CheckChild2Type, MVT::v2i32,
/*44915*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44917*/       OPC_EmitInteger, MVT::i32, 14, 
/*44920*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44923*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 24:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->44960
/*44936*/       OPC_CheckChild1Type, MVT::v8i16,
/*44938*/       OPC_RecordChild2, // #1 = $Vm
/*44939*/       OPC_CheckChild2Type, MVT::v8i16,
/*44941*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44943*/       OPC_EmitInteger, MVT::i32, 14, 
/*44946*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44949*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 24:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->44986
/*44962*/       OPC_CheckChild1Type, MVT::v4i32,
/*44964*/       OPC_RecordChild2, // #1 = $Vm
/*44965*/       OPC_CheckChild2Type, MVT::v4i32,
/*44967*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44969*/       OPC_EmitInteger, MVT::i32, 14, 
/*44972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 24:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45012
/*44988*/       OPC_CheckChild1Type, MVT::v8i8,
/*44990*/       OPC_RecordChild2, // #1 = $Vm
/*44991*/       OPC_CheckChild2Type, MVT::v8i8,
/*44993*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*44995*/       OPC_EmitInteger, MVT::i32, 14, 
/*44998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 24:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45038
/*45014*/       OPC_CheckChild1Type, MVT::v16i8,
/*45016*/       OPC_RecordChild2, // #1 = $Vm
/*45017*/       OPC_CheckChild2Type, MVT::v16i8,
/*45019*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45021*/       OPC_EmitInteger, MVT::i32, 14, 
/*45024*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45027*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 24:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*45039*/   /*Scope*/ 86|128,1/*214*/, /*->45255*/
/*45041*/     OPC_CheckInteger, 70, 
/*45043*/     OPC_MoveParent,
/*45044*/     OPC_RecordChild1, // #0 = $Vn
/*45045*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45072
/*45048*/       OPC_CheckChild1Type, MVT::v4i16,
/*45050*/       OPC_RecordChild2, // #1 = $Vm
/*45051*/       OPC_CheckChild2Type, MVT::v4i16,
/*45053*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45055*/       OPC_EmitInteger, MVT::i32, 14, 
/*45058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 70:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45098
/*45074*/       OPC_CheckChild1Type, MVT::v2i32,
/*45076*/       OPC_RecordChild2, // #1 = $Vm
/*45077*/       OPC_CheckChild2Type, MVT::v2i32,
/*45079*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45081*/       OPC_EmitInteger, MVT::i32, 14, 
/*45084*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45087*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 70:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45124
/*45100*/       OPC_CheckChild1Type, MVT::v8i16,
/*45102*/       OPC_RecordChild2, // #1 = $Vm
/*45103*/       OPC_CheckChild2Type, MVT::v8i16,
/*45105*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45107*/       OPC_EmitInteger, MVT::i32, 14, 
/*45110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 70:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45150
/*45126*/       OPC_CheckChild1Type, MVT::v4i32,
/*45128*/       OPC_RecordChild2, // #1 = $Vm
/*45129*/       OPC_CheckChild2Type, MVT::v4i32,
/*45131*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45133*/       OPC_EmitInteger, MVT::i32, 14, 
/*45136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 70:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45176
/*45152*/       OPC_CheckChild1Type, MVT::v8i8,
/*45154*/       OPC_RecordChild2, // #1 = $Vm
/*45155*/       OPC_CheckChild2Type, MVT::v8i8,
/*45157*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45159*/       OPC_EmitInteger, MVT::i32, 14, 
/*45162*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45165*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 70:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45202
/*45178*/       OPC_CheckChild1Type, MVT::v16i8,
/*45180*/       OPC_RecordChild2, // #1 = $Vm
/*45181*/       OPC_CheckChild2Type, MVT::v16i8,
/*45183*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45185*/       OPC_EmitInteger, MVT::i32, 14, 
/*45188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 70:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45228
/*45204*/       OPC_CheckChild1Type, MVT::v1i64,
/*45206*/       OPC_RecordChild2, // #1 = $Vm
/*45207*/       OPC_CheckChild2Type, MVT::v1i64,
/*45209*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45211*/       OPC_EmitInteger, MVT::i32, 14, 
/*45214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 70:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45254
/*45230*/       OPC_CheckChild1Type, MVT::v2i64,
/*45232*/       OPC_RecordChild2, // #1 = $Vm
/*45233*/       OPC_CheckChild2Type, MVT::v2i64,
/*45235*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45237*/       OPC_EmitInteger, MVT::i32, 14, 
/*45240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 70:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45255*/   /*Scope*/ 86|128,1/*214*/, /*->45471*/
/*45257*/     OPC_CheckInteger, 71, 
/*45259*/     OPC_MoveParent,
/*45260*/     OPC_RecordChild1, // #0 = $Vn
/*45261*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45288
/*45264*/       OPC_CheckChild1Type, MVT::v4i16,
/*45266*/       OPC_RecordChild2, // #1 = $Vm
/*45267*/       OPC_CheckChild2Type, MVT::v4i16,
/*45269*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45271*/       OPC_EmitInteger, MVT::i32, 14, 
/*45274*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45277*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 71:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45314
/*45290*/       OPC_CheckChild1Type, MVT::v2i32,
/*45292*/       OPC_RecordChild2, // #1 = $Vm
/*45293*/       OPC_CheckChild2Type, MVT::v2i32,
/*45295*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45297*/       OPC_EmitInteger, MVT::i32, 14, 
/*45300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 71:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45340
/*45316*/       OPC_CheckChild1Type, MVT::v8i16,
/*45318*/       OPC_RecordChild2, // #1 = $Vm
/*45319*/       OPC_CheckChild2Type, MVT::v8i16,
/*45321*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45323*/       OPC_EmitInteger, MVT::i32, 14, 
/*45326*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45329*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 71:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45366
/*45342*/       OPC_CheckChild1Type, MVT::v4i32,
/*45344*/       OPC_RecordChild2, // #1 = $Vm
/*45345*/       OPC_CheckChild2Type, MVT::v4i32,
/*45347*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45349*/       OPC_EmitInteger, MVT::i32, 14, 
/*45352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 71:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45392
/*45368*/       OPC_CheckChild1Type, MVT::v8i8,
/*45370*/       OPC_RecordChild2, // #1 = $Vm
/*45371*/       OPC_CheckChild2Type, MVT::v8i8,
/*45373*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45375*/       OPC_EmitInteger, MVT::i32, 14, 
/*45378*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45381*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 71:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45418
/*45394*/       OPC_CheckChild1Type, MVT::v16i8,
/*45396*/       OPC_RecordChild2, // #1 = $Vm
/*45397*/       OPC_CheckChild2Type, MVT::v16i8,
/*45399*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45401*/       OPC_EmitInteger, MVT::i32, 14, 
/*45404*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45407*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 71:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->45444
/*45420*/       OPC_CheckChild1Type, MVT::v1i64,
/*45422*/       OPC_RecordChild2, // #1 = $Vm
/*45423*/       OPC_CheckChild2Type, MVT::v1i64,
/*45425*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45427*/       OPC_EmitInteger, MVT::i32, 14, 
/*45430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 71:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->45470
/*45446*/       OPC_CheckChild1Type, MVT::v2i64,
/*45448*/       OPC_RecordChild2, // #1 = $Vm
/*45449*/       OPC_CheckChild2Type, MVT::v2i64,
/*45451*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45453*/       OPC_EmitInteger, MVT::i32, 14, 
/*45456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 71:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45471*/   /*Scope*/ 84, /*->45556*/
/*45472*/     OPC_CheckInteger, 96, 
/*45474*/     OPC_MoveParent,
/*45475*/     OPC_RecordChild1, // #0 = $Vn
/*45476*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45503
/*45479*/       OPC_CheckChild1Type, MVT::v8i16,
/*45481*/       OPC_RecordChild2, // #1 = $Vm
/*45482*/       OPC_CheckChild2Type, MVT::v8i16,
/*45484*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45486*/       OPC_EmitInteger, MVT::i32, 14, 
/*45489*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45492*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 96:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45529
/*45505*/       OPC_CheckChild1Type, MVT::v4i32,
/*45507*/       OPC_RecordChild2, // #1 = $Vm
/*45508*/       OPC_CheckChild2Type, MVT::v4i32,
/*45510*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45512*/       OPC_EmitInteger, MVT::i32, 14, 
/*45515*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45518*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 96:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45555
/*45531*/       OPC_CheckChild1Type, MVT::v2i64,
/*45533*/       OPC_RecordChild2, // #1 = $Vm
/*45534*/       OPC_CheckChild2Type, MVT::v2i64,
/*45536*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45538*/       OPC_EmitInteger, MVT::i32, 14, 
/*45541*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45544*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 96:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45556*/   /*Scope*/ 84, /*->45641*/
/*45557*/     OPC_CheckInteger, 82, 
/*45559*/     OPC_MoveParent,
/*45560*/     OPC_RecordChild1, // #0 = $Vn
/*45561*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->45588
/*45564*/       OPC_CheckChild1Type, MVT::v8i16,
/*45566*/       OPC_RecordChild2, // #1 = $Vm
/*45567*/       OPC_CheckChild2Type, MVT::v8i16,
/*45569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45571*/       OPC_EmitInteger, MVT::i32, 14, 
/*45574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 82:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->45614
/*45590*/       OPC_CheckChild1Type, MVT::v4i32,
/*45592*/       OPC_RecordChild2, // #1 = $Vm
/*45593*/       OPC_CheckChild2Type, MVT::v4i32,
/*45595*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45597*/       OPC_EmitInteger, MVT::i32, 14, 
/*45600*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45603*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 82:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45640
/*45616*/       OPC_CheckChild1Type, MVT::v2i64,
/*45618*/       OPC_RecordChild2, // #1 = $Vm
/*45619*/       OPC_CheckChild2Type, MVT::v2i64,
/*45621*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45623*/       OPC_EmitInteger, MVT::i32, 14, 
/*45626*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45629*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 82:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
              0, // EndSwitchType
/*45641*/   /*Scope*/ 24, /*->45666*/
/*45642*/     OPC_CheckInteger, 7, 
/*45644*/     OPC_MoveParent,
/*45645*/     OPC_RecordChild1, // #0 = $Vn
/*45646*/     OPC_RecordChild2, // #1 = $Vm
/*45647*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45649*/     OPC_EmitInteger, MVT::i32, 14, 
/*45652*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45655*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 7:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45666*/   /*Scope*/ 24, /*->45691*/
/*45667*/     OPC_CheckInteger, 8, 
/*45669*/     OPC_MoveParent,
/*45670*/     OPC_RecordChild1, // #0 = $Vn
/*45671*/     OPC_RecordChild2, // #1 = $Vm
/*45672*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45674*/     OPC_EmitInteger, MVT::i32, 14, 
/*45677*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45680*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 8:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45691*/   /*Scope*/ 24, /*->45716*/
/*45692*/     OPC_CheckInteger, 9, 
/*45694*/     OPC_MoveParent,
/*45695*/     OPC_RecordChild1, // #0 = $Vn
/*45696*/     OPC_RecordChild2, // #1 = $Vm
/*45697*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45699*/     OPC_EmitInteger, MVT::i32, 14, 
/*45702*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45705*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v2i32 9:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
              // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*45716*/   /*Scope*/ 24, /*->45741*/
/*45717*/     OPC_CheckInteger, 10, 
/*45719*/     OPC_MoveParent,
/*45720*/     OPC_RecordChild1, // #0 = $Vn
/*45721*/     OPC_RecordChild2, // #1 = $Vm
/*45722*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45724*/     OPC_EmitInteger, MVT::i32, 14, 
/*45727*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45730*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v4i32 10:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*45741*/   /*Scope*/ 86|128,1/*214*/, /*->45957*/
/*45743*/     OPC_CheckInteger, 4, 
/*45745*/     OPC_MoveParent,
/*45746*/     OPC_RecordChild1, // #0 = $Vn
/*45747*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->45774
/*45750*/       OPC_CheckChild1Type, MVT::v4i16,
/*45752*/       OPC_RecordChild2, // #1 = $Vm
/*45753*/       OPC_CheckChild2Type, MVT::v4i16,
/*45755*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45757*/       OPC_EmitInteger, MVT::i32, 14, 
/*45760*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45763*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->45800
/*45776*/       OPC_CheckChild1Type, MVT::v2i32,
/*45778*/       OPC_RecordChild2, // #1 = $Vm
/*45779*/       OPC_CheckChild2Type, MVT::v2i32,
/*45781*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45783*/       OPC_EmitInteger, MVT::i32, 14, 
/*45786*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45789*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->45826
/*45802*/       OPC_CheckChild1Type, MVT::v8i16,
/*45804*/       OPC_RecordChild2, // #1 = $Vm
/*45805*/       OPC_CheckChild2Type, MVT::v8i16,
/*45807*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45809*/       OPC_EmitInteger, MVT::i32, 14, 
/*45812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 4:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->45852
/*45828*/       OPC_CheckChild1Type, MVT::v4i32,
/*45830*/       OPC_RecordChild2, // #1 = $Vm
/*45831*/       OPC_CheckChild2Type, MVT::v4i32,
/*45833*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45835*/       OPC_EmitInteger, MVT::i32, 14, 
/*45838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 4:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->45878
/*45854*/       OPC_CheckChild1Type, MVT::v8i8,
/*45856*/       OPC_RecordChild2, // #1 = $Vm
/*45857*/       OPC_CheckChild2Type, MVT::v8i8,
/*45859*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45861*/       OPC_EmitInteger, MVT::i32, 14, 
/*45864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->45904
/*45880*/       OPC_CheckChild1Type, MVT::v16i8,
/*45882*/       OPC_RecordChild2, // #1 = $Vm
/*45883*/       OPC_CheckChild2Type, MVT::v16i8,
/*45885*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45887*/       OPC_EmitInteger, MVT::i32, 14, 
/*45890*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45893*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 4:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->45930
/*45906*/       OPC_CheckChild1Type, MVT::v2f32,
/*45908*/       OPC_RecordChild2, // #1 = $Vm
/*45909*/       OPC_CheckChild2Type, MVT::v2f32,
/*45911*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45913*/       OPC_EmitInteger, MVT::i32, 14, 
/*45916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 4:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->45956
/*45932*/       OPC_CheckChild1Type, MVT::v4f32,
/*45934*/       OPC_RecordChild2, // #1 = $Vm
/*45935*/       OPC_CheckChild2Type, MVT::v4f32,
/*45937*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45939*/       OPC_EmitInteger, MVT::i32, 14, 
/*45942*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45945*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 4:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*45957*/   /*Scope*/ 34|128,1/*162*/, /*->46121*/
/*45959*/     OPC_CheckInteger, 5, 
/*45961*/     OPC_MoveParent,
/*45962*/     OPC_RecordChild1, // #0 = $Vn
/*45963*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->45990
/*45966*/       OPC_CheckChild1Type, MVT::v4i16,
/*45968*/       OPC_RecordChild2, // #1 = $Vm
/*45969*/       OPC_CheckChild2Type, MVT::v4i16,
/*45971*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45973*/       OPC_EmitInteger, MVT::i32, 14, 
/*45976*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45979*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46016
/*45992*/       OPC_CheckChild1Type, MVT::v2i32,
/*45994*/       OPC_RecordChild2, // #1 = $Vm
/*45995*/       OPC_CheckChild2Type, MVT::v2i32,
/*45997*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*45999*/       OPC_EmitInteger, MVT::i32, 14, 
/*46002*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46005*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46042
/*46018*/       OPC_CheckChild1Type, MVT::v8i16,
/*46020*/       OPC_RecordChild2, // #1 = $Vm
/*46021*/       OPC_CheckChild2Type, MVT::v8i16,
/*46023*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46025*/       OPC_EmitInteger, MVT::i32, 14, 
/*46028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 5:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46068
/*46044*/       OPC_CheckChild1Type, MVT::v4i32,
/*46046*/       OPC_RecordChild2, // #1 = $Vm
/*46047*/       OPC_CheckChild2Type, MVT::v4i32,
/*46049*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46051*/       OPC_EmitInteger, MVT::i32, 14, 
/*46054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 5:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46094
/*46070*/       OPC_CheckChild1Type, MVT::v8i8,
/*46072*/       OPC_RecordChild2, // #1 = $Vm
/*46073*/       OPC_CheckChild2Type, MVT::v8i8,
/*46075*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46077*/       OPC_EmitInteger, MVT::i32, 14, 
/*46080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46120
/*46096*/       OPC_CheckChild1Type, MVT::v16i8,
/*46098*/       OPC_RecordChild2, // #1 = $Vm
/*46099*/       OPC_CheckChild2Type, MVT::v16i8,
/*46101*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46103*/       OPC_EmitInteger, MVT::i32, 14, 
/*46106*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46109*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 5:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46121*/   /*Scope*/ 86|128,1/*214*/, /*->46337*/
/*46123*/     OPC_CheckInteger, 32, 
/*46125*/     OPC_MoveParent,
/*46126*/     OPC_RecordChild1, // #0 = $Vn
/*46127*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46154
/*46130*/       OPC_CheckChild1Type, MVT::v4i16,
/*46132*/       OPC_RecordChild2, // #1 = $Vm
/*46133*/       OPC_CheckChild2Type, MVT::v4i16,
/*46135*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46137*/       OPC_EmitInteger, MVT::i32, 14, 
/*46140*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46143*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 32:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46180
/*46156*/       OPC_CheckChild1Type, MVT::v2i32,
/*46158*/       OPC_RecordChild2, // #1 = $Vm
/*46159*/       OPC_CheckChild2Type, MVT::v2i32,
/*46161*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46163*/       OPC_EmitInteger, MVT::i32, 14, 
/*46166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 32:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46206
/*46182*/       OPC_CheckChild1Type, MVT::v8i16,
/*46184*/       OPC_RecordChild2, // #1 = $Vm
/*46185*/       OPC_CheckChild2Type, MVT::v8i16,
/*46187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46189*/       OPC_EmitInteger, MVT::i32, 14, 
/*46192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 32:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46232
/*46208*/       OPC_CheckChild1Type, MVT::v4i32,
/*46210*/       OPC_RecordChild2, // #1 = $Vm
/*46211*/       OPC_CheckChild2Type, MVT::v4i32,
/*46213*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46215*/       OPC_EmitInteger, MVT::i32, 14, 
/*46218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 32:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46258
/*46234*/       OPC_CheckChild1Type, MVT::v8i8,
/*46236*/       OPC_RecordChild2, // #1 = $Vm
/*46237*/       OPC_CheckChild2Type, MVT::v8i8,
/*46239*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46241*/       OPC_EmitInteger, MVT::i32, 14, 
/*46244*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46247*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 32:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46284
/*46260*/       OPC_CheckChild1Type, MVT::v16i8,
/*46262*/       OPC_RecordChild2, // #1 = $Vm
/*46263*/       OPC_CheckChild2Type, MVT::v16i8,
/*46265*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46267*/       OPC_EmitInteger, MVT::i32, 14, 
/*46270*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46273*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 32:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46310
/*46286*/       OPC_CheckChild1Type, MVT::v2f32,
/*46288*/       OPC_RecordChild2, // #1 = $Vm
/*46289*/       OPC_CheckChild2Type, MVT::v2f32,
/*46291*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46293*/       OPC_EmitInteger, MVT::i32, 14, 
/*46296*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46299*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 32:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46336
/*46312*/       OPC_CheckChild1Type, MVT::v4f32,
/*46314*/       OPC_RecordChild2, // #1 = $Vm
/*46315*/       OPC_CheckChild2Type, MVT::v4f32,
/*46317*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46319*/       OPC_EmitInteger, MVT::i32, 14, 
/*46322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 32:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46337*/   /*Scope*/ 34|128,1/*162*/, /*->46501*/
/*46339*/     OPC_CheckInteger, 33, 
/*46341*/     OPC_MoveParent,
/*46342*/     OPC_RecordChild1, // #0 = $Vn
/*46343*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46370
/*46346*/       OPC_CheckChild1Type, MVT::v4i16,
/*46348*/       OPC_RecordChild2, // #1 = $Vm
/*46349*/       OPC_CheckChild2Type, MVT::v4i16,
/*46351*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46353*/       OPC_EmitInteger, MVT::i32, 14, 
/*46356*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46359*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 33:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46396
/*46372*/       OPC_CheckChild1Type, MVT::v2i32,
/*46374*/       OPC_RecordChild2, // #1 = $Vm
/*46375*/       OPC_CheckChild2Type, MVT::v2i32,
/*46377*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46379*/       OPC_EmitInteger, MVT::i32, 14, 
/*46382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 33:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46422
/*46398*/       OPC_CheckChild1Type, MVT::v8i16,
/*46400*/       OPC_RecordChild2, // #1 = $Vm
/*46401*/       OPC_CheckChild2Type, MVT::v8i16,
/*46403*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46405*/       OPC_EmitInteger, MVT::i32, 14, 
/*46408*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46411*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 33:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46448
/*46424*/       OPC_CheckChild1Type, MVT::v4i32,
/*46426*/       OPC_RecordChild2, // #1 = $Vm
/*46427*/       OPC_CheckChild2Type, MVT::v4i32,
/*46429*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46431*/       OPC_EmitInteger, MVT::i32, 14, 
/*46434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 33:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46474
/*46450*/       OPC_CheckChild1Type, MVT::v8i8,
/*46452*/       OPC_RecordChild2, // #1 = $Vm
/*46453*/       OPC_CheckChild2Type, MVT::v8i8,
/*46455*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46457*/       OPC_EmitInteger, MVT::i32, 14, 
/*46460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 33:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46500
/*46476*/       OPC_CheckChild1Type, MVT::v16i8,
/*46478*/       OPC_RecordChild2, // #1 = $Vm
/*46479*/       OPC_CheckChild2Type, MVT::v16i8,
/*46481*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46483*/       OPC_EmitInteger, MVT::i32, 14, 
/*46486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 33:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46501*/   /*Scope*/ 86|128,1/*214*/, /*->46717*/
/*46503*/     OPC_CheckInteger, 34, 
/*46505*/     OPC_MoveParent,
/*46506*/     OPC_RecordChild1, // #0 = $Vn
/*46507*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->46534
/*46510*/       OPC_CheckChild1Type, MVT::v4i16,
/*46512*/       OPC_RecordChild2, // #1 = $Vm
/*46513*/       OPC_CheckChild2Type, MVT::v4i16,
/*46515*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46517*/       OPC_EmitInteger, MVT::i32, 14, 
/*46520*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46523*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 34:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46560
/*46536*/       OPC_CheckChild1Type, MVT::v2i32,
/*46538*/       OPC_RecordChild2, // #1 = $Vm
/*46539*/       OPC_CheckChild2Type, MVT::v2i32,
/*46541*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46543*/       OPC_EmitInteger, MVT::i32, 14, 
/*46546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 34:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46586
/*46562*/       OPC_CheckChild1Type, MVT::v8i16,
/*46564*/       OPC_RecordChild2, // #1 = $Vm
/*46565*/       OPC_CheckChild2Type, MVT::v8i16,
/*46567*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46569*/       OPC_EmitInteger, MVT::i32, 14, 
/*46572*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46575*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 34:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46612
/*46588*/       OPC_CheckChild1Type, MVT::v4i32,
/*46590*/       OPC_RecordChild2, // #1 = $Vm
/*46591*/       OPC_CheckChild2Type, MVT::v4i32,
/*46593*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46595*/       OPC_EmitInteger, MVT::i32, 14, 
/*46598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 34:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46638
/*46614*/       OPC_CheckChild1Type, MVT::v8i8,
/*46616*/       OPC_RecordChild2, // #1 = $Vm
/*46617*/       OPC_CheckChild2Type, MVT::v8i8,
/*46619*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46621*/       OPC_EmitInteger, MVT::i32, 14, 
/*46624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 34:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46664
/*46640*/       OPC_CheckChild1Type, MVT::v16i8,
/*46642*/       OPC_RecordChild2, // #1 = $Vm
/*46643*/       OPC_CheckChild2Type, MVT::v16i8,
/*46645*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46647*/       OPC_EmitInteger, MVT::i32, 14, 
/*46650*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46653*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 34:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46690
/*46666*/       OPC_CheckChild1Type, MVT::v2f32,
/*46668*/       OPC_RecordChild2, // #1 = $Vm
/*46669*/       OPC_CheckChild2Type, MVT::v2f32,
/*46671*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46673*/       OPC_EmitInteger, MVT::i32, 14, 
/*46676*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46679*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 34:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->46716
/*46692*/       OPC_CheckChild1Type, MVT::v4f32,
/*46694*/       OPC_RecordChild2, // #1 = $Vm
/*46695*/       OPC_CheckChild2Type, MVT::v4f32,
/*46697*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46699*/       OPC_EmitInteger, MVT::i32, 14, 
/*46702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 34:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*46717*/   /*Scope*/ 34|128,1/*162*/, /*->46881*/
/*46719*/     OPC_CheckInteger, 35, 
/*46721*/     OPC_MoveParent,
/*46722*/     OPC_RecordChild1, // #0 = $Vn
/*46723*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->46750
/*46726*/       OPC_CheckChild1Type, MVT::v4i16,
/*46728*/       OPC_RecordChild2, // #1 = $Vm
/*46729*/       OPC_CheckChild2Type, MVT::v4i16,
/*46731*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46733*/       OPC_EmitInteger, MVT::i32, 14, 
/*46736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 35:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46776
/*46752*/       OPC_CheckChild1Type, MVT::v2i32,
/*46754*/       OPC_RecordChild2, // #1 = $Vm
/*46755*/       OPC_CheckChild2Type, MVT::v2i32,
/*46757*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46759*/       OPC_EmitInteger, MVT::i32, 14, 
/*46762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 35:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->46802
/*46778*/       OPC_CheckChild1Type, MVT::v8i16,
/*46780*/       OPC_RecordChild2, // #1 = $Vm
/*46781*/       OPC_CheckChild2Type, MVT::v8i16,
/*46783*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46785*/       OPC_EmitInteger, MVT::i32, 14, 
/*46788*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46791*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 35:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->46828
/*46804*/       OPC_CheckChild1Type, MVT::v4i32,
/*46806*/       OPC_RecordChild2, // #1 = $Vm
/*46807*/       OPC_CheckChild2Type, MVT::v4i32,
/*46809*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46811*/       OPC_EmitInteger, MVT::i32, 14, 
/*46814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 35:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i8,// ->46854
/*46830*/       OPC_CheckChild1Type, MVT::v8i8,
/*46832*/       OPC_RecordChild2, // #1 = $Vm
/*46833*/       OPC_CheckChild2Type, MVT::v8i8,
/*46835*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46837*/       OPC_EmitInteger, MVT::i32, 14, 
/*46840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 35:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v16i8,// ->46880
/*46856*/       OPC_CheckChild1Type, MVT::v16i8,
/*46858*/       OPC_RecordChild2, // #1 = $Vm
/*46859*/       OPC_CheckChild2Type, MVT::v16i8,
/*46861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46863*/       OPC_EmitInteger, MVT::i32, 14, 
/*46866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 35:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
              0, // EndSwitchType
/*46881*/   /*Scope*/ 110, /*->46992*/
/*46882*/     OPC_CheckInteger, 40, 
/*46884*/     OPC_MoveParent,
/*46885*/     OPC_RecordChild1, // #0 = $Vn
/*46886*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->46913
/*46889*/       OPC_CheckChild1Type, MVT::v8i8,
/*46891*/       OPC_RecordChild2, // #1 = $Vm
/*46892*/       OPC_CheckChild2Type, MVT::v8i8,
/*46894*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46896*/       OPC_EmitInteger, MVT::i32, 14, 
/*46899*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46902*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 40:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->46939
/*46915*/       OPC_CheckChild1Type, MVT::v4i16,
/*46917*/       OPC_RecordChild2, // #1 = $Vm
/*46918*/       OPC_CheckChild2Type, MVT::v4i16,
/*46920*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46922*/       OPC_EmitInteger, MVT::i32, 14, 
/*46925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 40:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->46965
/*46941*/       OPC_CheckChild1Type, MVT::v2i32,
/*46943*/       OPC_RecordChild2, // #1 = $Vm
/*46944*/       OPC_CheckChild2Type, MVT::v2i32,
/*46946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46948*/       OPC_EmitInteger, MVT::i32, 14, 
/*46951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 40:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->46991
/*46967*/       OPC_CheckChild1Type, MVT::v2f32,
/*46969*/       OPC_RecordChild2, // #1 = $Vm
/*46970*/       OPC_CheckChild2Type, MVT::v2f32,
/*46972*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*46974*/       OPC_EmitInteger, MVT::i32, 14, 
/*46977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 40:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*46992*/   /*Scope*/ 10|128,1/*138*/, /*->47132*/
/*46994*/     OPC_CheckInteger, 41, 
/*46996*/     OPC_MoveParent,
/*46997*/     OPC_RecordChild1, // #0 = $Vm
/*46998*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47021
/*47001*/       OPC_CheckChild1Type, MVT::v8i8,
/*47003*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47005*/       OPC_EmitInteger, MVT::i32, 14, 
/*47008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 41:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47043
/*47023*/       OPC_CheckChild1Type, MVT::v4i16,
/*47025*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47027*/       OPC_EmitInteger, MVT::i32, 14, 
/*47030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 41:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47065
/*47045*/       OPC_CheckChild1Type, MVT::v2i32,
/*47047*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47049*/       OPC_EmitInteger, MVT::i32, 14, 
/*47052*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47055*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 41:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47087
/*47067*/       OPC_CheckChild1Type, MVT::v16i8,
/*47069*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47071*/       OPC_EmitInteger, MVT::i32, 14, 
/*47074*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47077*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 41:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47109
/*47089*/       OPC_CheckChild1Type, MVT::v8i16,
/*47091*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47093*/       OPC_EmitInteger, MVT::i32, 14, 
/*47096*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47099*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 41:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47131
/*47111*/       OPC_CheckChild1Type, MVT::v4i32,
/*47113*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47115*/       OPC_EmitInteger, MVT::i32, 14, 
/*47118*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47121*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 41:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47132*/   /*Scope*/ 10|128,1/*138*/, /*->47272*/
/*47134*/     OPC_CheckInteger, 42, 
/*47136*/     OPC_MoveParent,
/*47137*/     OPC_RecordChild1, // #0 = $Vm
/*47138*/     OPC_SwitchType /*6 cases */, 20,  MVT::v4i16,// ->47161
/*47141*/       OPC_CheckChild1Type, MVT::v8i8,
/*47143*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47145*/       OPC_EmitInteger, MVT::i32, 14, 
/*47148*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47151*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 42:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->47183
/*47163*/       OPC_CheckChild1Type, MVT::v4i16,
/*47165*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47167*/       OPC_EmitInteger, MVT::i32, 14, 
/*47170*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47173*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 42:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v1i64,// ->47205
/*47185*/       OPC_CheckChild1Type, MVT::v2i32,
/*47187*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47189*/       OPC_EmitInteger, MVT::i32, 14, 
/*47192*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47195*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v1i64 42:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->47227
/*47207*/       OPC_CheckChild1Type, MVT::v16i8,
/*47209*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47211*/       OPC_EmitInteger, MVT::i32, 14, 
/*47214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 42:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->47249
/*47229*/       OPC_CheckChild1Type, MVT::v8i16,
/*47231*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47233*/       OPC_EmitInteger, MVT::i32, 14, 
/*47236*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47239*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 42:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->47271
/*47251*/       OPC_CheckChild1Type, MVT::v4i32,
/*47253*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47255*/       OPC_EmitInteger, MVT::i32, 14, 
/*47258*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47261*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i64 42:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47272*/   /*Scope*/ 34|128,1/*162*/, /*->47436*/
/*47274*/     OPC_CheckInteger, 38, 
/*47276*/     OPC_MoveParent,
/*47277*/     OPC_RecordChild1, // #0 = $src1
/*47278*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47305
/*47281*/       OPC_CheckChild1Type, MVT::v4i16,
/*47283*/       OPC_RecordChild2, // #1 = $Vm
/*47284*/       OPC_CheckChild2Type, MVT::v8i8,
/*47286*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47288*/       OPC_EmitInteger, MVT::i32, 14, 
/*47291*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47294*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 38:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47331
/*47307*/       OPC_CheckChild1Type, MVT::v2i32,
/*47309*/       OPC_RecordChild2, // #1 = $Vm
/*47310*/       OPC_CheckChild2Type, MVT::v4i16,
/*47312*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47314*/       OPC_EmitInteger, MVT::i32, 14, 
/*47317*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47320*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 38:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47357
/*47333*/       OPC_CheckChild1Type, MVT::v1i64,
/*47335*/       OPC_RecordChild2, // #1 = $Vm
/*47336*/       OPC_CheckChild2Type, MVT::v2i32,
/*47338*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47340*/       OPC_EmitInteger, MVT::i32, 14, 
/*47343*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47346*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 38:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47383
/*47359*/       OPC_CheckChild1Type, MVT::v8i16,
/*47361*/       OPC_RecordChild2, // #1 = $Vm
/*47362*/       OPC_CheckChild2Type, MVT::v16i8,
/*47364*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47366*/       OPC_EmitInteger, MVT::i32, 14, 
/*47369*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47372*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 38:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47409
/*47385*/       OPC_CheckChild1Type, MVT::v4i32,
/*47387*/       OPC_RecordChild2, // #1 = $Vm
/*47388*/       OPC_CheckChild2Type, MVT::v8i16,
/*47390*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47392*/       OPC_EmitInteger, MVT::i32, 14, 
/*47395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47398*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 38:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47435
/*47411*/       OPC_CheckChild1Type, MVT::v2i64,
/*47413*/       OPC_RecordChild2, // #1 = $Vm
/*47414*/       OPC_CheckChild2Type, MVT::v4i32,
/*47416*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47418*/       OPC_EmitInteger, MVT::i32, 14, 
/*47421*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47424*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 38:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47436*/   /*Scope*/ 34|128,1/*162*/, /*->47600*/
/*47438*/     OPC_CheckInteger, 39, 
/*47440*/     OPC_MoveParent,
/*47441*/     OPC_RecordChild1, // #0 = $src1
/*47442*/     OPC_SwitchType /*6 cases */, 24,  MVT::v4i16,// ->47469
/*47445*/       OPC_CheckChild1Type, MVT::v4i16,
/*47447*/       OPC_RecordChild2, // #1 = $Vm
/*47448*/       OPC_CheckChild2Type, MVT::v8i8,
/*47450*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47452*/       OPC_EmitInteger, MVT::i32, 14, 
/*47455*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47458*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 39:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47495
/*47471*/       OPC_CheckChild1Type, MVT::v2i32,
/*47473*/       OPC_RecordChild2, // #1 = $Vm
/*47474*/       OPC_CheckChild2Type, MVT::v4i16,
/*47476*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47478*/       OPC_EmitInteger, MVT::i32, 14, 
/*47481*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47484*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 39:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v1i64,// ->47521
/*47497*/       OPC_CheckChild1Type, MVT::v1i64,
/*47499*/       OPC_RecordChild2, // #1 = $Vm
/*47500*/       OPC_CheckChild2Type, MVT::v2i32,
/*47502*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47504*/       OPC_EmitInteger, MVT::i32, 14, 
/*47507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 39:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v8i16,// ->47547
/*47523*/       OPC_CheckChild1Type, MVT::v8i16,
/*47525*/       OPC_RecordChild2, // #1 = $Vm
/*47526*/       OPC_CheckChild2Type, MVT::v16i8,
/*47528*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47530*/       OPC_EmitInteger, MVT::i32, 14, 
/*47533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 39:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i32,// ->47573
/*47549*/       OPC_CheckChild1Type, MVT::v4i32,
/*47551*/       OPC_RecordChild2, // #1 = $Vm
/*47552*/       OPC_CheckChild2Type, MVT::v8i16,
/*47554*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47556*/       OPC_EmitInteger, MVT::i32, 14, 
/*47559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 39:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i64,// ->47599
/*47575*/       OPC_CheckChild1Type, MVT::v2i64,
/*47577*/       OPC_RecordChild2, // #1 = $Vm
/*47578*/       OPC_CheckChild2Type, MVT::v4i32,
/*47580*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47582*/       OPC_EmitInteger, MVT::i32, 14, 
/*47585*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47588*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 39:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
              0, // EndSwitchType
/*47600*/   /*Scope*/ 110, /*->47711*/
/*47601*/     OPC_CheckInteger, 43, 
/*47603*/     OPC_MoveParent,
/*47604*/     OPC_RecordChild1, // #0 = $Vn
/*47605*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47632
/*47608*/       OPC_CheckChild1Type, MVT::v8i8,
/*47610*/       OPC_RecordChild2, // #1 = $Vm
/*47611*/       OPC_CheckChild2Type, MVT::v8i8,
/*47613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47615*/       OPC_EmitInteger, MVT::i32, 14, 
/*47618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 43:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47658
/*47634*/       OPC_CheckChild1Type, MVT::v4i16,
/*47636*/       OPC_RecordChild2, // #1 = $Vm
/*47637*/       OPC_CheckChild2Type, MVT::v4i16,
/*47639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47641*/       OPC_EmitInteger, MVT::i32, 14, 
/*47644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 43:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47684
/*47660*/       OPC_CheckChild1Type, MVT::v2i32,
/*47662*/       OPC_RecordChild2, // #1 = $Vm
/*47663*/       OPC_CheckChild2Type, MVT::v2i32,
/*47665*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47667*/       OPC_EmitInteger, MVT::i32, 14, 
/*47670*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47673*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 43:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47710
/*47686*/       OPC_CheckChild1Type, MVT::v2f32,
/*47688*/       OPC_RecordChild2, // #1 = $Vm
/*47689*/       OPC_CheckChild2Type, MVT::v2f32,
/*47691*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47693*/       OPC_EmitInteger, MVT::i32, 14, 
/*47696*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47699*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 43:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47711*/   /*Scope*/ 84, /*->47796*/
/*47712*/     OPC_CheckInteger, 44, 
/*47714*/     OPC_MoveParent,
/*47715*/     OPC_RecordChild1, // #0 = $Vn
/*47716*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47743
/*47719*/       OPC_CheckChild1Type, MVT::v8i8,
/*47721*/       OPC_RecordChild2, // #1 = $Vm
/*47722*/       OPC_CheckChild2Type, MVT::v8i8,
/*47724*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47726*/       OPC_EmitInteger, MVT::i32, 14, 
/*47729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 44:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47769
/*47745*/       OPC_CheckChild1Type, MVT::v4i16,
/*47747*/       OPC_RecordChild2, // #1 = $Vm
/*47748*/       OPC_CheckChild2Type, MVT::v4i16,
/*47750*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47752*/       OPC_EmitInteger, MVT::i32, 14, 
/*47755*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47758*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 44:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47795
/*47771*/       OPC_CheckChild1Type, MVT::v2i32,
/*47773*/       OPC_RecordChild2, // #1 = $Vm
/*47774*/       OPC_CheckChild2Type, MVT::v2i32,
/*47776*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47778*/       OPC_EmitInteger, MVT::i32, 14, 
/*47781*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47784*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 44:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*47796*/   /*Scope*/ 110, /*->47907*/
/*47797*/     OPC_CheckInteger, 45, 
/*47799*/     OPC_MoveParent,
/*47800*/     OPC_RecordChild1, // #0 = $Vn
/*47801*/     OPC_SwitchType /*4 cases */, 24,  MVT::v8i8,// ->47828
/*47804*/       OPC_CheckChild1Type, MVT::v8i8,
/*47806*/       OPC_RecordChild2, // #1 = $Vm
/*47807*/       OPC_CheckChild2Type, MVT::v8i8,
/*47809*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47811*/       OPC_EmitInteger, MVT::i32, 14, 
/*47814*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47817*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 45:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47854
/*47830*/       OPC_CheckChild1Type, MVT::v4i16,
/*47832*/       OPC_RecordChild2, // #1 = $Vm
/*47833*/       OPC_CheckChild2Type, MVT::v4i16,
/*47835*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47837*/       OPC_EmitInteger, MVT::i32, 14, 
/*47840*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 45:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47880
/*47856*/       OPC_CheckChild1Type, MVT::v2i32,
/*47858*/       OPC_RecordChild2, // #1 = $Vm
/*47859*/       OPC_CheckChild2Type, MVT::v2i32,
/*47861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47863*/       OPC_EmitInteger, MVT::i32, 14, 
/*47866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 45:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              /*SwitchType*/ 24,  MVT::v2f32,// ->47906
/*47882*/       OPC_CheckChild1Type, MVT::v2f32,
/*47884*/       OPC_RecordChild2, // #1 = $Vm
/*47885*/       OPC_CheckChild2Type, MVT::v2f32,
/*47887*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47889*/       OPC_EmitInteger, MVT::i32, 14, 
/*47892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 45:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              0, // EndSwitchType
/*47907*/   /*Scope*/ 84, /*->47992*/
/*47908*/     OPC_CheckInteger, 46, 
/*47910*/     OPC_MoveParent,
/*47911*/     OPC_RecordChild1, // #0 = $Vn
/*47912*/     OPC_SwitchType /*3 cases */, 24,  MVT::v8i8,// ->47939
/*47915*/       OPC_CheckChild1Type, MVT::v8i8,
/*47917*/       OPC_RecordChild2, // #1 = $Vm
/*47918*/       OPC_CheckChild2Type, MVT::v8i8,
/*47920*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47922*/       OPC_EmitInteger, MVT::i32, 14, 
/*47925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 46:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
              /*SwitchType*/ 24,  MVT::v4i16,// ->47965
/*47941*/       OPC_CheckChild1Type, MVT::v4i16,
/*47943*/       OPC_RecordChild2, // #1 = $Vm
/*47944*/       OPC_CheckChild2Type, MVT::v4i16,
/*47946*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47948*/       OPC_EmitInteger, MVT::i32, 14, 
/*47951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 46:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
              /*SwitchType*/ 24,  MVT::v2i32,// ->47991
/*47967*/       OPC_CheckChild1Type, MVT::v2i32,
/*47969*/       OPC_RecordChild2, // #1 = $Vm
/*47970*/       OPC_CheckChild2Type, MVT::v2i32,
/*47972*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*47974*/       OPC_EmitInteger, MVT::i32, 14, 
/*47977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 46:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
              0, // EndSwitchType
/*47992*/   /*Scope*/ 94, /*->48087*/
/*47993*/     OPC_CheckInteger, 73, 
/*47995*/     OPC_MoveParent,
/*47996*/     OPC_RecordChild1, // #0 = $Vm
/*47997*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48020
/*48000*/       OPC_CheckChild1Type, MVT::v2i32,
/*48002*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48004*/       OPC_EmitInteger, MVT::i32, 14, 
/*48007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 73:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48042
/*48022*/       OPC_CheckChild1Type, MVT::v4i32,
/*48024*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48026*/       OPC_EmitInteger, MVT::i32, 14, 
/*48029*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48032*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 73:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48064
/*48044*/       OPC_CheckChild1Type, MVT::v2f32,
/*48046*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48048*/       OPC_EmitInteger, MVT::i32, 14, 
/*48051*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48054*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 73:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48086
/*48066*/       OPC_CheckChild1Type, MVT::v4f32,
/*48068*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48070*/       OPC_EmitInteger, MVT::i32, 14, 
/*48073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 73:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48087*/   /*Scope*/ 94, /*->48182*/
/*48088*/     OPC_CheckInteger, 80, 
/*48090*/     OPC_MoveParent,
/*48091*/     OPC_RecordChild1, // #0 = $Vm
/*48092*/     OPC_SwitchType /*4 cases */, 20,  MVT::v2i32,// ->48115
/*48095*/       OPC_CheckChild1Type, MVT::v2i32,
/*48097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48099*/       OPC_EmitInteger, MVT::i32, 14, 
/*48102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 80:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->48137
/*48117*/       OPC_CheckChild1Type, MVT::v4i32,
/*48119*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48121*/       OPC_EmitInteger, MVT::i32, 14, 
/*48124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 80:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->48159
/*48139*/       OPC_CheckChild1Type, MVT::v2f32,
/*48141*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48143*/       OPC_EmitInteger, MVT::i32, 14, 
/*48146*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48149*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 80:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->48181
/*48161*/       OPC_CheckChild1Type, MVT::v4f32,
/*48163*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48165*/       OPC_EmitInteger, MVT::i32, 14, 
/*48168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 80:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*48182*/   /*Scope*/ 86|128,1/*214*/, /*->48398*/
/*48184*/     OPC_CheckInteger, 87, 
/*48186*/     OPC_MoveParent,
/*48187*/     OPC_RecordChild1, // #0 = $Vm
/*48188*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48215
/*48191*/       OPC_CheckChild1Type, MVT::v4i16,
/*48193*/       OPC_RecordChild2, // #1 = $Vn
/*48194*/       OPC_CheckChild2Type, MVT::v4i16,
/*48196*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48198*/       OPC_EmitInteger, MVT::i32, 14, 
/*48201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 87:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48241
/*48217*/       OPC_CheckChild1Type, MVT::v2i32,
/*48219*/       OPC_RecordChild2, // #1 = $Vn
/*48220*/       OPC_CheckChild2Type, MVT::v2i32,
/*48222*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48224*/       OPC_EmitInteger, MVT::i32, 14, 
/*48227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 87:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48267
/*48243*/       OPC_CheckChild1Type, MVT::v8i16,
/*48245*/       OPC_RecordChild2, // #1 = $Vn
/*48246*/       OPC_CheckChild2Type, MVT::v8i16,
/*48248*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48250*/       OPC_EmitInteger, MVT::i32, 14, 
/*48253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 87:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48293
/*48269*/       OPC_CheckChild1Type, MVT::v4i32,
/*48271*/       OPC_RecordChild2, // #1 = $Vn
/*48272*/       OPC_CheckChild2Type, MVT::v4i32,
/*48274*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48276*/       OPC_EmitInteger, MVT::i32, 14, 
/*48279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 87:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48319
/*48295*/       OPC_CheckChild1Type, MVT::v8i8,
/*48297*/       OPC_RecordChild2, // #1 = $Vn
/*48298*/       OPC_CheckChild2Type, MVT::v8i8,
/*48300*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48302*/       OPC_EmitInteger, MVT::i32, 14, 
/*48305*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48308*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 87:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48345
/*48321*/       OPC_CheckChild1Type, MVT::v16i8,
/*48323*/       OPC_RecordChild2, // #1 = $Vn
/*48324*/       OPC_CheckChild2Type, MVT::v16i8,
/*48326*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48328*/       OPC_EmitInteger, MVT::i32, 14, 
/*48331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 87:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48371
/*48347*/       OPC_CheckChild1Type, MVT::v1i64,
/*48349*/       OPC_RecordChild2, // #1 = $Vn
/*48350*/       OPC_CheckChild2Type, MVT::v1i64,
/*48352*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48354*/       OPC_EmitInteger, MVT::i32, 14, 
/*48357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 87:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48397
/*48373*/       OPC_CheckChild1Type, MVT::v2i64,
/*48375*/       OPC_RecordChild2, // #1 = $Vn
/*48376*/       OPC_CheckChild2Type, MVT::v2i64,
/*48378*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48380*/       OPC_EmitInteger, MVT::i32, 14, 
/*48383*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48386*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 87:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48398*/   /*Scope*/ 86|128,1/*214*/, /*->48614*/
/*48400*/     OPC_CheckInteger, 88, 
/*48402*/     OPC_MoveParent,
/*48403*/     OPC_RecordChild1, // #0 = $Vm
/*48404*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48431
/*48407*/       OPC_CheckChild1Type, MVT::v4i16,
/*48409*/       OPC_RecordChild2, // #1 = $Vn
/*48410*/       OPC_CheckChild2Type, MVT::v4i16,
/*48412*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48414*/       OPC_EmitInteger, MVT::i32, 14, 
/*48417*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48420*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 88:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48457
/*48433*/       OPC_CheckChild1Type, MVT::v2i32,
/*48435*/       OPC_RecordChild2, // #1 = $Vn
/*48436*/       OPC_CheckChild2Type, MVT::v2i32,
/*48438*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48440*/       OPC_EmitInteger, MVT::i32, 14, 
/*48443*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48446*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 88:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48483
/*48459*/       OPC_CheckChild1Type, MVT::v8i16,
/*48461*/       OPC_RecordChild2, // #1 = $Vn
/*48462*/       OPC_CheckChild2Type, MVT::v8i16,
/*48464*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48466*/       OPC_EmitInteger, MVT::i32, 14, 
/*48469*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48472*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 88:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48509
/*48485*/       OPC_CheckChild1Type, MVT::v4i32,
/*48487*/       OPC_RecordChild2, // #1 = $Vn
/*48488*/       OPC_CheckChild2Type, MVT::v4i32,
/*48490*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48492*/       OPC_EmitInteger, MVT::i32, 14, 
/*48495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 88:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48535
/*48511*/       OPC_CheckChild1Type, MVT::v8i8,
/*48513*/       OPC_RecordChild2, // #1 = $Vn
/*48514*/       OPC_CheckChild2Type, MVT::v8i8,
/*48516*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48518*/       OPC_EmitInteger, MVT::i32, 14, 
/*48521*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48524*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 88:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48561
/*48537*/       OPC_CheckChild1Type, MVT::v16i8,
/*48539*/       OPC_RecordChild2, // #1 = $Vn
/*48540*/       OPC_CheckChild2Type, MVT::v16i8,
/*48542*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48544*/       OPC_EmitInteger, MVT::i32, 14, 
/*48547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 88:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48587
/*48563*/       OPC_CheckChild1Type, MVT::v1i64,
/*48565*/       OPC_RecordChild2, // #1 = $Vn
/*48566*/       OPC_CheckChild2Type, MVT::v1i64,
/*48568*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48570*/       OPC_EmitInteger, MVT::i32, 14, 
/*48573*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48576*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 88:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48613
/*48589*/       OPC_CheckChild1Type, MVT::v2i64,
/*48591*/       OPC_RecordChild2, // #1 = $Vn
/*48592*/       OPC_CheckChild2Type, MVT::v2i64,
/*48594*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48596*/       OPC_EmitInteger, MVT::i32, 14, 
/*48599*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48602*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 88:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48614*/   /*Scope*/ 86|128,1/*214*/, /*->48830*/
/*48616*/     OPC_CheckInteger, 78, 
/*48618*/     OPC_MoveParent,
/*48619*/     OPC_RecordChild1, // #0 = $Vm
/*48620*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48647
/*48623*/       OPC_CheckChild1Type, MVT::v4i16,
/*48625*/       OPC_RecordChild2, // #1 = $Vn
/*48626*/       OPC_CheckChild2Type, MVT::v4i16,
/*48628*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48630*/       OPC_EmitInteger, MVT::i32, 14, 
/*48633*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48636*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 78:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48673
/*48649*/       OPC_CheckChild1Type, MVT::v2i32,
/*48651*/       OPC_RecordChild2, // #1 = $Vn
/*48652*/       OPC_CheckChild2Type, MVT::v2i32,
/*48654*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48656*/       OPC_EmitInteger, MVT::i32, 14, 
/*48659*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48662*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 78:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48699
/*48675*/       OPC_CheckChild1Type, MVT::v8i16,
/*48677*/       OPC_RecordChild2, // #1 = $Vn
/*48678*/       OPC_CheckChild2Type, MVT::v8i16,
/*48680*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48682*/       OPC_EmitInteger, MVT::i32, 14, 
/*48685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 78:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48725
/*48701*/       OPC_CheckChild1Type, MVT::v4i32,
/*48703*/       OPC_RecordChild2, // #1 = $Vn
/*48704*/       OPC_CheckChild2Type, MVT::v4i32,
/*48706*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48708*/       OPC_EmitInteger, MVT::i32, 14, 
/*48711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 78:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48751
/*48727*/       OPC_CheckChild1Type, MVT::v8i8,
/*48729*/       OPC_RecordChild2, // #1 = $Vn
/*48730*/       OPC_CheckChild2Type, MVT::v8i8,
/*48732*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48734*/       OPC_EmitInteger, MVT::i32, 14, 
/*48737*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48740*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 78:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48777
/*48753*/       OPC_CheckChild1Type, MVT::v16i8,
/*48755*/       OPC_RecordChild2, // #1 = $Vn
/*48756*/       OPC_CheckChild2Type, MVT::v16i8,
/*48758*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48760*/       OPC_EmitInteger, MVT::i32, 14, 
/*48763*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48766*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 78:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->48803
/*48779*/       OPC_CheckChild1Type, MVT::v1i64,
/*48781*/       OPC_RecordChild2, // #1 = $Vn
/*48782*/       OPC_CheckChild2Type, MVT::v1i64,
/*48784*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48786*/       OPC_EmitInteger, MVT::i32, 14, 
/*48789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 78:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->48829
/*48805*/       OPC_CheckChild1Type, MVT::v2i64,
/*48807*/       OPC_RecordChild2, // #1 = $Vn
/*48808*/       OPC_CheckChild2Type, MVT::v2i64,
/*48810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48812*/       OPC_EmitInteger, MVT::i32, 14, 
/*48815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 78:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*48830*/   /*Scope*/ 86|128,1/*214*/, /*->49046*/
/*48832*/     OPC_CheckInteger, 79, 
/*48834*/     OPC_MoveParent,
/*48835*/     OPC_RecordChild1, // #0 = $Vm
/*48836*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->48863
/*48839*/       OPC_CheckChild1Type, MVT::v4i16,
/*48841*/       OPC_RecordChild2, // #1 = $Vn
/*48842*/       OPC_CheckChild2Type, MVT::v4i16,
/*48844*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48846*/       OPC_EmitInteger, MVT::i32, 14, 
/*48849*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48852*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 79:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->48889
/*48865*/       OPC_CheckChild1Type, MVT::v2i32,
/*48867*/       OPC_RecordChild2, // #1 = $Vn
/*48868*/       OPC_CheckChild2Type, MVT::v2i32,
/*48870*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48872*/       OPC_EmitInteger, MVT::i32, 14, 
/*48875*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48878*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 79:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->48915
/*48891*/       OPC_CheckChild1Type, MVT::v8i16,
/*48893*/       OPC_RecordChild2, // #1 = $Vn
/*48894*/       OPC_CheckChild2Type, MVT::v8i16,
/*48896*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48898*/       OPC_EmitInteger, MVT::i32, 14, 
/*48901*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 79:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->48941
/*48917*/       OPC_CheckChild1Type, MVT::v4i32,
/*48919*/       OPC_RecordChild2, // #1 = $Vn
/*48920*/       OPC_CheckChild2Type, MVT::v4i32,
/*48922*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48924*/       OPC_EmitInteger, MVT::i32, 14, 
/*48927*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48930*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 79:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->48967
/*48943*/       OPC_CheckChild1Type, MVT::v8i8,
/*48945*/       OPC_RecordChild2, // #1 = $Vn
/*48946*/       OPC_CheckChild2Type, MVT::v8i8,
/*48948*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48950*/       OPC_EmitInteger, MVT::i32, 14, 
/*48953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 79:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->48993
/*48969*/       OPC_CheckChild1Type, MVT::v16i8,
/*48971*/       OPC_RecordChild2, // #1 = $Vn
/*48972*/       OPC_CheckChild2Type, MVT::v16i8,
/*48974*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*48976*/       OPC_EmitInteger, MVT::i32, 14, 
/*48979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 79:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49019
/*48995*/       OPC_CheckChild1Type, MVT::v1i64,
/*48997*/       OPC_RecordChild2, // #1 = $Vn
/*48998*/       OPC_CheckChild2Type, MVT::v1i64,
/*49000*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49002*/       OPC_EmitInteger, MVT::i32, 14, 
/*49005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 79:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49045
/*49021*/       OPC_CheckChild1Type, MVT::v2i64,
/*49023*/       OPC_RecordChild2, // #1 = $Vn
/*49024*/       OPC_CheckChild2Type, MVT::v2i64,
/*49026*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49028*/       OPC_EmitInteger, MVT::i32, 14, 
/*49031*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49034*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 79:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49046*/   /*Scope*/ 86|128,1/*214*/, /*->49262*/
/*49048*/     OPC_CheckInteger, 67, 
/*49050*/     OPC_MoveParent,
/*49051*/     OPC_RecordChild1, // #0 = $Vm
/*49052*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49079
/*49055*/       OPC_CheckChild1Type, MVT::v4i16,
/*49057*/       OPC_RecordChild2, // #1 = $Vn
/*49058*/       OPC_CheckChild2Type, MVT::v4i16,
/*49060*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49062*/       OPC_EmitInteger, MVT::i32, 14, 
/*49065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 67:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49105
/*49081*/       OPC_CheckChild1Type, MVT::v2i32,
/*49083*/       OPC_RecordChild2, // #1 = $Vn
/*49084*/       OPC_CheckChild2Type, MVT::v2i32,
/*49086*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49088*/       OPC_EmitInteger, MVT::i32, 14, 
/*49091*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49094*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 67:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49131
/*49107*/       OPC_CheckChild1Type, MVT::v8i16,
/*49109*/       OPC_RecordChild2, // #1 = $Vn
/*49110*/       OPC_CheckChild2Type, MVT::v8i16,
/*49112*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49114*/       OPC_EmitInteger, MVT::i32, 14, 
/*49117*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49120*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 67:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49157
/*49133*/       OPC_CheckChild1Type, MVT::v4i32,
/*49135*/       OPC_RecordChild2, // #1 = $Vn
/*49136*/       OPC_CheckChild2Type, MVT::v4i32,
/*49138*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49140*/       OPC_EmitInteger, MVT::i32, 14, 
/*49143*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49146*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 67:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49183
/*49159*/       OPC_CheckChild1Type, MVT::v8i8,
/*49161*/       OPC_RecordChild2, // #1 = $Vn
/*49162*/       OPC_CheckChild2Type, MVT::v8i8,
/*49164*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49166*/       OPC_EmitInteger, MVT::i32, 14, 
/*49169*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49172*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 67:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49209
/*49185*/       OPC_CheckChild1Type, MVT::v16i8,
/*49187*/       OPC_RecordChild2, // #1 = $Vn
/*49188*/       OPC_CheckChild2Type, MVT::v16i8,
/*49190*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49192*/       OPC_EmitInteger, MVT::i32, 14, 
/*49195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 67:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49235
/*49211*/       OPC_CheckChild1Type, MVT::v1i64,
/*49213*/       OPC_RecordChild2, // #1 = $Vn
/*49214*/       OPC_CheckChild2Type, MVT::v1i64,
/*49216*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49218*/       OPC_EmitInteger, MVT::i32, 14, 
/*49221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 67:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49261
/*49237*/       OPC_CheckChild1Type, MVT::v2i64,
/*49239*/       OPC_RecordChild2, // #1 = $Vn
/*49240*/       OPC_CheckChild2Type, MVT::v2i64,
/*49242*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49244*/       OPC_EmitInteger, MVT::i32, 14, 
/*49247*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49250*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 67:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49262*/   /*Scope*/ 86|128,1/*214*/, /*->49478*/
/*49264*/     OPC_CheckInteger, 69, 
/*49266*/     OPC_MoveParent,
/*49267*/     OPC_RecordChild1, // #0 = $Vm
/*49268*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49295
/*49271*/       OPC_CheckChild1Type, MVT::v4i16,
/*49273*/       OPC_RecordChild2, // #1 = $Vn
/*49274*/       OPC_CheckChild2Type, MVT::v4i16,
/*49276*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49278*/       OPC_EmitInteger, MVT::i32, 14, 
/*49281*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49284*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 69:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49321
/*49297*/       OPC_CheckChild1Type, MVT::v2i32,
/*49299*/       OPC_RecordChild2, // #1 = $Vn
/*49300*/       OPC_CheckChild2Type, MVT::v2i32,
/*49302*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49304*/       OPC_EmitInteger, MVT::i32, 14, 
/*49307*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49310*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 69:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49347
/*49323*/       OPC_CheckChild1Type, MVT::v8i16,
/*49325*/       OPC_RecordChild2, // #1 = $Vn
/*49326*/       OPC_CheckChild2Type, MVT::v8i16,
/*49328*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49330*/       OPC_EmitInteger, MVT::i32, 14, 
/*49333*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49336*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 69:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49373
/*49349*/       OPC_CheckChild1Type, MVT::v4i32,
/*49351*/       OPC_RecordChild2, // #1 = $Vn
/*49352*/       OPC_CheckChild2Type, MVT::v4i32,
/*49354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49356*/       OPC_EmitInteger, MVT::i32, 14, 
/*49359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 69:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49399
/*49375*/       OPC_CheckChild1Type, MVT::v8i8,
/*49377*/       OPC_RecordChild2, // #1 = $Vn
/*49378*/       OPC_CheckChild2Type, MVT::v8i8,
/*49380*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49382*/       OPC_EmitInteger, MVT::i32, 14, 
/*49385*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49388*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 69:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49425
/*49401*/       OPC_CheckChild1Type, MVT::v16i8,
/*49403*/       OPC_RecordChild2, // #1 = $Vn
/*49404*/       OPC_CheckChild2Type, MVT::v16i8,
/*49406*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49408*/       OPC_EmitInteger, MVT::i32, 14, 
/*49411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 69:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49451
/*49427*/       OPC_CheckChild1Type, MVT::v1i64,
/*49429*/       OPC_RecordChild2, // #1 = $Vn
/*49430*/       OPC_CheckChild2Type, MVT::v1i64,
/*49432*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49434*/       OPC_EmitInteger, MVT::i32, 14, 
/*49437*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49440*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 69:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49477
/*49453*/       OPC_CheckChild1Type, MVT::v2i64,
/*49455*/       OPC_RecordChild2, // #1 = $Vn
/*49456*/       OPC_CheckChild2Type, MVT::v2i64,
/*49458*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49460*/       OPC_EmitInteger, MVT::i32, 14, 
/*49463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 69:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49478*/   /*Scope*/ 86|128,1/*214*/, /*->49694*/
/*49480*/     OPC_CheckInteger, 62, 
/*49482*/     OPC_MoveParent,
/*49483*/     OPC_RecordChild1, // #0 = $Vm
/*49484*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49511
/*49487*/       OPC_CheckChild1Type, MVT::v4i16,
/*49489*/       OPC_RecordChild2, // #1 = $Vn
/*49490*/       OPC_CheckChild2Type, MVT::v4i16,
/*49492*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49494*/       OPC_EmitInteger, MVT::i32, 14, 
/*49497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 62:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49537
/*49513*/       OPC_CheckChild1Type, MVT::v2i32,
/*49515*/       OPC_RecordChild2, // #1 = $Vn
/*49516*/       OPC_CheckChild2Type, MVT::v2i32,
/*49518*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49520*/       OPC_EmitInteger, MVT::i32, 14, 
/*49523*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49526*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 62:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49563
/*49539*/       OPC_CheckChild1Type, MVT::v8i16,
/*49541*/       OPC_RecordChild2, // #1 = $Vn
/*49542*/       OPC_CheckChild2Type, MVT::v8i16,
/*49544*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49546*/       OPC_EmitInteger, MVT::i32, 14, 
/*49549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 62:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49589
/*49565*/       OPC_CheckChild1Type, MVT::v4i32,
/*49567*/       OPC_RecordChild2, // #1 = $Vn
/*49568*/       OPC_CheckChild2Type, MVT::v4i32,
/*49570*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49572*/       OPC_EmitInteger, MVT::i32, 14, 
/*49575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 62:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49615
/*49591*/       OPC_CheckChild1Type, MVT::v8i8,
/*49593*/       OPC_RecordChild2, // #1 = $Vn
/*49594*/       OPC_CheckChild2Type, MVT::v8i8,
/*49596*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49598*/       OPC_EmitInteger, MVT::i32, 14, 
/*49601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 62:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49641
/*49617*/       OPC_CheckChild1Type, MVT::v16i8,
/*49619*/       OPC_RecordChild2, // #1 = $Vn
/*49620*/       OPC_CheckChild2Type, MVT::v16i8,
/*49622*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49624*/       OPC_EmitInteger, MVT::i32, 14, 
/*49627*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49630*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 62:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49667
/*49643*/       OPC_CheckChild1Type, MVT::v1i64,
/*49645*/       OPC_RecordChild2, // #1 = $Vn
/*49646*/       OPC_CheckChild2Type, MVT::v1i64,
/*49648*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49650*/       OPC_EmitInteger, MVT::i32, 14, 
/*49653*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49656*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 62:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49693
/*49669*/       OPC_CheckChild1Type, MVT::v2i64,
/*49671*/       OPC_RecordChild2, // #1 = $Vn
/*49672*/       OPC_CheckChild2Type, MVT::v2i64,
/*49674*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49676*/       OPC_EmitInteger, MVT::i32, 14, 
/*49679*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49682*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 62:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49694*/   /*Scope*/ 86|128,1/*214*/, /*->49910*/
/*49696*/     OPC_CheckInteger, 63, 
/*49698*/     OPC_MoveParent,
/*49699*/     OPC_RecordChild1, // #0 = $Vm
/*49700*/     OPC_SwitchType /*8 cases */, 24,  MVT::v4i16,// ->49727
/*49703*/       OPC_CheckChild1Type, MVT::v4i16,
/*49705*/       OPC_RecordChild2, // #1 = $Vn
/*49706*/       OPC_CheckChild2Type, MVT::v4i16,
/*49708*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49710*/       OPC_EmitInteger, MVT::i32, 14, 
/*49713*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49716*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i16 63:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
              /*SwitchType*/ 24,  MVT::v2i32,// ->49753
/*49729*/       OPC_CheckChild1Type, MVT::v2i32,
/*49731*/       OPC_RecordChild2, // #1 = $Vn
/*49732*/       OPC_CheckChild2Type, MVT::v2i32,
/*49734*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49736*/       OPC_EmitInteger, MVT::i32, 14, 
/*49739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i32 63:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i16,// ->49779
/*49755*/       OPC_CheckChild1Type, MVT::v8i16,
/*49757*/       OPC_RecordChild2, // #1 = $Vn
/*49758*/       OPC_CheckChild2Type, MVT::v8i16,
/*49760*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49762*/       OPC_EmitInteger, MVT::i32, 14, 
/*49765*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49768*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i16 63:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
              /*SwitchType*/ 24,  MVT::v4i32,// ->49805
/*49781*/       OPC_CheckChild1Type, MVT::v4i32,
/*49783*/       OPC_RecordChild2, // #1 = $Vn
/*49784*/       OPC_CheckChild2Type, MVT::v4i32,
/*49786*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49788*/       OPC_EmitInteger, MVT::i32, 14, 
/*49791*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49794*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4i32 63:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
              /*SwitchType*/ 24,  MVT::v8i8,// ->49831
/*49807*/       OPC_CheckChild1Type, MVT::v8i8,
/*49809*/       OPC_RecordChild2, // #1 = $Vn
/*49810*/       OPC_CheckChild2Type, MVT::v8i8,
/*49812*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49814*/       OPC_EmitInteger, MVT::i32, 14, 
/*49817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 63:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
              /*SwitchType*/ 24,  MVT::v16i8,// ->49857
/*49833*/       OPC_CheckChild1Type, MVT::v16i8,
/*49835*/       OPC_RecordChild2, // #1 = $Vn
/*49836*/       OPC_CheckChild2Type, MVT::v16i8,
/*49838*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49840*/       OPC_EmitInteger, MVT::i32, 14, 
/*49843*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49846*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v16i8 63:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
              /*SwitchType*/ 24,  MVT::v1i64,// ->49883
/*49859*/       OPC_CheckChild1Type, MVT::v1i64,
/*49861*/       OPC_RecordChild2, // #1 = $Vn
/*49862*/       OPC_CheckChild2Type, MVT::v1i64,
/*49864*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49866*/       OPC_EmitInteger, MVT::i32, 14, 
/*49869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v1i64 63:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
              /*SwitchType*/ 24,  MVT::v2i64,// ->49909
/*49885*/       OPC_CheckChild1Type, MVT::v2i64,
/*49887*/       OPC_RecordChild2, // #1 = $Vn
/*49888*/       OPC_CheckChild2Type, MVT::v2i64,
/*49890*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49892*/       OPC_EmitInteger, MVT::i32, 14, 
/*49895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2i64 63:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
              0, // EndSwitchType
/*49910*/   /*Scope*/ 54|128,1/*182*/, /*->50094*/
/*49912*/     OPC_CheckInteger, 6, 
/*49914*/     OPC_MoveParent,
/*49915*/     OPC_RecordChild1, // #0 = $Vm
/*49916*/     OPC_SwitchType /*8 cases */, 20,  MVT::v8i8,// ->49939
/*49919*/       OPC_CheckChild1Type, MVT::v8i8,
/*49921*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49923*/       OPC_EmitInteger, MVT::i32, 14, 
/*49926*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49929*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 6:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->49961
/*49941*/       OPC_CheckChild1Type, MVT::v4i16,
/*49943*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49945*/       OPC_EmitInteger, MVT::i32, 14, 
/*49948*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49951*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 6:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->49983
/*49963*/       OPC_CheckChild1Type, MVT::v2i32,
/*49965*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49967*/       OPC_EmitInteger, MVT::i32, 14, 
/*49970*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49973*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 6:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50005
/*49985*/       OPC_CheckChild1Type, MVT::v16i8,
/*49987*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*49989*/       OPC_EmitInteger, MVT::i32, 14, 
/*49992*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49995*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 6:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50027
/*50007*/       OPC_CheckChild1Type, MVT::v8i16,
/*50009*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50011*/       OPC_EmitInteger, MVT::i32, 14, 
/*50014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 6:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50049
/*50029*/       OPC_CheckChild1Type, MVT::v4i32,
/*50031*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50033*/       OPC_EmitInteger, MVT::i32, 14, 
/*50036*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50039*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 6:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2f32,// ->50071
/*50051*/       OPC_CheckChild1Type, MVT::v2f32,
/*50053*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50055*/       OPC_EmitInteger, MVT::i32, 14, 
/*50058*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50061*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2f32 6:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->50093
/*50073*/       OPC_CheckChild1Type, MVT::v4f32,
/*50075*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50077*/       OPC_EmitInteger, MVT::i32, 14, 
/*50080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 6:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*50094*/   /*Scope*/ 10|128,1/*138*/, /*->50234*/
/*50096*/     OPC_CheckInteger, 47, 
/*50098*/     OPC_MoveParent,
/*50099*/     OPC_RecordChild1, // #0 = $Vm
/*50100*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50123
/*50103*/       OPC_CheckChild1Type, MVT::v8i8,
/*50105*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50107*/       OPC_EmitInteger, MVT::i32, 14, 
/*50110*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50113*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 47:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50145
/*50125*/       OPC_CheckChild1Type, MVT::v4i16,
/*50127*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50129*/       OPC_EmitInteger, MVT::i32, 14, 
/*50132*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50135*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 47:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50167
/*50147*/       OPC_CheckChild1Type, MVT::v2i32,
/*50149*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50151*/       OPC_EmitInteger, MVT::i32, 14, 
/*50154*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50157*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 47:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50189
/*50169*/       OPC_CheckChild1Type, MVT::v16i8,
/*50171*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50173*/       OPC_EmitInteger, MVT::i32, 14, 
/*50176*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50179*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 47:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50211
/*50191*/       OPC_CheckChild1Type, MVT::v8i16,
/*50193*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50195*/       OPC_EmitInteger, MVT::i32, 14, 
/*50198*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50201*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 47:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50233
/*50213*/       OPC_CheckChild1Type, MVT::v4i32,
/*50215*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50217*/       OPC_EmitInteger, MVT::i32, 14, 
/*50220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 47:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50234*/   /*Scope*/ 10|128,1/*138*/, /*->50374*/
/*50236*/     OPC_CheckInteger, 57, 
/*50238*/     OPC_MoveParent,
/*50239*/     OPC_RecordChild1, // #0 = $Vm
/*50240*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50263
/*50243*/       OPC_CheckChild1Type, MVT::v8i8,
/*50245*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50247*/       OPC_EmitInteger, MVT::i32, 14, 
/*50250*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50253*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 57:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50285
/*50265*/       OPC_CheckChild1Type, MVT::v4i16,
/*50267*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50269*/       OPC_EmitInteger, MVT::i32, 14, 
/*50272*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50275*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 57:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50307
/*50287*/       OPC_CheckChild1Type, MVT::v2i32,
/*50289*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50291*/       OPC_EmitInteger, MVT::i32, 14, 
/*50294*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50297*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 57:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50329
/*50309*/       OPC_CheckChild1Type, MVT::v16i8,
/*50311*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50313*/       OPC_EmitInteger, MVT::i32, 14, 
/*50316*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50319*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 57:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50351
/*50331*/       OPC_CheckChild1Type, MVT::v8i16,
/*50333*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50335*/       OPC_EmitInteger, MVT::i32, 14, 
/*50338*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50341*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 57:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50373
/*50353*/       OPC_CheckChild1Type, MVT::v4i32,
/*50355*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50357*/       OPC_EmitInteger, MVT::i32, 14, 
/*50360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50363*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 57:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50374*/   /*Scope*/ 10|128,1/*138*/, /*->50514*/
/*50376*/     OPC_CheckInteger, 12, 
/*50378*/     OPC_MoveParent,
/*50379*/     OPC_RecordChild1, // #0 = $Vm
/*50380*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50403
/*50383*/       OPC_CheckChild1Type, MVT::v8i8,
/*50385*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50387*/       OPC_EmitInteger, MVT::i32, 14, 
/*50390*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50393*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 12:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50425
/*50405*/       OPC_CheckChild1Type, MVT::v4i16,
/*50407*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50409*/       OPC_EmitInteger, MVT::i32, 14, 
/*50412*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50415*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 12:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50447
/*50427*/       OPC_CheckChild1Type, MVT::v2i32,
/*50429*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50431*/       OPC_EmitInteger, MVT::i32, 14, 
/*50434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 12:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50469
/*50449*/       OPC_CheckChild1Type, MVT::v16i8,
/*50451*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50453*/       OPC_EmitInteger, MVT::i32, 14, 
/*50456*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50459*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 12:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50491
/*50471*/       OPC_CheckChild1Type, MVT::v8i16,
/*50473*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50475*/       OPC_EmitInteger, MVT::i32, 14, 
/*50478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 12:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50513
/*50493*/       OPC_CheckChild1Type, MVT::v4i32,
/*50495*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50497*/       OPC_EmitInteger, MVT::i32, 14, 
/*50500*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50503*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 12:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50514*/   /*Scope*/ 10|128,1/*138*/, /*->50654*/
/*50516*/     OPC_CheckInteger, 13, 
/*50518*/     OPC_MoveParent,
/*50519*/     OPC_RecordChild1, // #0 = $Vm
/*50520*/     OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->50543
/*50523*/       OPC_CheckChild1Type, MVT::v8i8,
/*50525*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50527*/       OPC_EmitInteger, MVT::i32, 14, 
/*50530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 13:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50565
/*50545*/       OPC_CheckChild1Type, MVT::v4i16,
/*50547*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50549*/       OPC_EmitInteger, MVT::i32, 14, 
/*50552*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50555*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 13:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50587
/*50567*/       OPC_CheckChild1Type, MVT::v2i32,
/*50569*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50571*/       OPC_EmitInteger, MVT::i32, 14, 
/*50574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 13:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50609
/*50589*/       OPC_CheckChild1Type, MVT::v16i8,
/*50591*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50593*/       OPC_EmitInteger, MVT::i32, 14, 
/*50596*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50599*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 13:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
              /*SwitchType*/ 20,  MVT::v8i16,// ->50631
/*50611*/       OPC_CheckChild1Type, MVT::v8i16,
/*50613*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50615*/       OPC_EmitInteger, MVT::i32, 14, 
/*50618*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50621*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i16 13:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->50653
/*50633*/       OPC_CheckChild1Type, MVT::v4i32,
/*50635*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50637*/       OPC_EmitInteger, MVT::i32, 14, 
/*50640*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50643*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 13:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
              0, // EndSwitchType
/*50654*/   /*Scope*/ 50, /*->50705*/
/*50655*/     OPC_CheckInteger, 14, 
/*50657*/     OPC_MoveParent,
/*50658*/     OPC_RecordChild1, // #0 = $Vm
/*50659*/     OPC_SwitchType /*2 cases */, 20,  MVT::v8i8,// ->50682
/*50662*/       OPC_CheckChild1Type, MVT::v8i8,
/*50664*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50666*/       OPC_EmitInteger, MVT::i32, 14, 
/*50669*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50672*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 14:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v16i8,// ->50704
/*50684*/       OPC_CheckChild1Type, MVT::v16i8,
/*50686*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50688*/       OPC_EmitInteger, MVT::i32, 14, 
/*50691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v16i8 14:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
              0, // EndSwitchType
/*50705*/   /*Scope*/ 72, /*->50778*/
/*50706*/     OPC_CheckInteger, 54, 
/*50708*/     OPC_MoveParent,
/*50709*/     OPC_RecordChild1, // #0 = $Vm
/*50710*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50733
/*50713*/       OPC_CheckChild1Type, MVT::v8i16,
/*50715*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50717*/       OPC_EmitInteger, MVT::i32, 14, 
/*50720*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50723*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 54:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50755
/*50735*/       OPC_CheckChild1Type, MVT::v4i32,
/*50737*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50739*/       OPC_EmitInteger, MVT::i32, 14, 
/*50742*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 54:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50777
/*50757*/       OPC_CheckChild1Type, MVT::v2i64,
/*50759*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50761*/       OPC_EmitInteger, MVT::i32, 14, 
/*50764*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50767*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 54:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50778*/   /*Scope*/ 72, /*->50851*/
/*50779*/     OPC_CheckInteger, 56, 
/*50781*/     OPC_MoveParent,
/*50782*/     OPC_RecordChild1, // #0 = $Vm
/*50783*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50806
/*50786*/       OPC_CheckChild1Type, MVT::v8i16,
/*50788*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50790*/       OPC_EmitInteger, MVT::i32, 14, 
/*50793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 56:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50828
/*50808*/       OPC_CheckChild1Type, MVT::v4i32,
/*50810*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50812*/       OPC_EmitInteger, MVT::i32, 14, 
/*50815*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 56:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50850
/*50830*/       OPC_CheckChild1Type, MVT::v2i64,
/*50832*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50834*/       OPC_EmitInteger, MVT::i32, 14, 
/*50837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 56:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50851*/   /*Scope*/ 72, /*->50924*/
/*50852*/     OPC_CheckInteger, 55, 
/*50854*/     OPC_MoveParent,
/*50855*/     OPC_RecordChild1, // #0 = $Vm
/*50856*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->50879
/*50859*/       OPC_CheckChild1Type, MVT::v8i16,
/*50861*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50863*/       OPC_EmitInteger, MVT::i32, 14, 
/*50866*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v8i8 55:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
              /*SwitchType*/ 20,  MVT::v4i16,// ->50901
/*50881*/       OPC_CheckChild1Type, MVT::v4i32,
/*50883*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50885*/       OPC_EmitInteger, MVT::i32, 14, 
/*50888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 55:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
              /*SwitchType*/ 20,  MVT::v2i32,// ->50923
/*50903*/       OPC_CheckChild1Type, MVT::v2i64,
/*50905*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50907*/       OPC_EmitInteger, MVT::i32, 14, 
/*50910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v2i32 55:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
              0, // EndSwitchType
/*50924*/   /*Scope*/ 22, /*->50947*/
/*50925*/     OPC_CheckInteger, 17, 
/*50927*/     OPC_MoveParent,
/*50928*/     OPC_RecordChild1, // #0 = $Vm
/*50929*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*50931*/     OPC_EmitInteger, MVT::i32, 14, 
/*50934*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50937*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4i16 17:iPTR, QPR:v4f32:$Vm) - Complexity = 8
              // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*50947*/   /*Scope*/ 24, /*->50972*/
/*50948*/     OPC_CheckInteger, 97, 
/*50950*/     OPC_MoveParent,
/*50951*/     OPC_RecordChild1, // #0 = $Vn
/*50952*/     OPC_RecordChild2, // #1 = $Vm
/*50953*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50955*/     OPC_EmitInteger, MVT::i32, 14, 
/*50958*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50961*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (intrinsic_wo_chain:v8i8 97:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBL1:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50972*/   /*Scope*/ 26, /*->50999*/
/*50973*/     OPC_CheckInteger, 101, 
/*50975*/     OPC_MoveParent,
/*50976*/     OPC_RecordChild1, // #0 = $orig
/*50977*/     OPC_RecordChild2, // #1 = $Vn
/*50978*/     OPC_RecordChild3, // #2 = $Vm
/*50979*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*50981*/     OPC_EmitInteger, MVT::i32, 14, 
/*50984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
              // Src: (intrinsic_wo_chain:v8i8 101:iPTR, DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
              // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50999*/   /*Scope*/ 58, /*->51058*/
/*51000*/     OPC_CheckInteger, 74, 
/*51002*/     OPC_MoveParent,
/*51003*/     OPC_RecordChild1, // #0 = $Vn
/*51004*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51031
/*51007*/       OPC_CheckChild1Type, MVT::v2f32,
/*51009*/       OPC_RecordChild2, // #1 = $Vm
/*51010*/       OPC_CheckChild2Type, MVT::v2f32,
/*51012*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51014*/       OPC_EmitInteger, MVT::i32, 14, 
/*51017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 74:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51057
/*51033*/       OPC_CheckChild1Type, MVT::v4f32,
/*51035*/       OPC_RecordChild2, // #1 = $Vm
/*51036*/       OPC_CheckChild2Type, MVT::v4f32,
/*51038*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51040*/       OPC_EmitInteger, MVT::i32, 14, 
/*51043*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51046*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 74:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51058*/   /*Scope*/ 58, /*->51117*/
/*51059*/     OPC_CheckInteger, 81, 
/*51061*/     OPC_MoveParent,
/*51062*/     OPC_RecordChild1, // #0 = $Vn
/*51063*/     OPC_SwitchType /*2 cases */, 24,  MVT::v2f32,// ->51090
/*51066*/       OPC_CheckChild1Type, MVT::v2f32,
/*51068*/       OPC_RecordChild2, // #1 = $Vm
/*51069*/       OPC_CheckChild2Type, MVT::v2f32,
/*51071*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51073*/       OPC_EmitInteger, MVT::i32, 14, 
/*51076*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51079*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v2f32 81:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 24,  MVT::v4f32,// ->51116
/*51092*/       OPC_CheckChild1Type, MVT::v4f32,
/*51094*/       OPC_RecordChild2, // #1 = $Vm
/*51095*/       OPC_CheckChild2Type, MVT::v4f32,
/*51097*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*51099*/       OPC_EmitInteger, MVT::i32, 14, 
/*51102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v4f32 81:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*51117*/   /*Scope*/ 22, /*->51140*/
/*51118*/     OPC_CheckInteger, 20, 
/*51120*/     OPC_MoveParent,
/*51121*/     OPC_RecordChild1, // #0 = $Vm
/*51122*/     OPC_CheckPatternPredicate, 18, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*51124*/     OPC_EmitInteger, MVT::i32, 14, 
/*51127*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51130*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (intrinsic_wo_chain:v4f32 20:iPTR, DPR:v4i16:$Vm) - Complexity = 8
              // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*51140*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 87|128,12/*1623*/,  TARGET_VAL(ISD::FADD),// ->52768
/*51145*/   OPC_Scope, 65, /*->51212*/ // 14 children in Scope
/*51147*/     OPC_MoveChild, 0,
/*51149*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*51152*/     OPC_MoveChild, 0,
/*51154*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51157*/     OPC_RecordChild0, // #0 = $Dn
/*51158*/     OPC_RecordChild1, // #1 = $Dm
/*51159*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51161*/     OPC_MoveParent,
/*51162*/     OPC_MoveParent,
/*51163*/     OPC_RecordChild1, // #2 = $Ddin
/*51164*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51166*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51189
/*51169*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*51171*/       OPC_EmitInteger, MVT::i32, 14, 
/*51174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->51211
/*51191*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*51193*/       OPC_EmitInteger, MVT::i32, 14, 
/*51196*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51199*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*51212*/   /*Scope*/ 67|128,1/*195*/, /*->51409*/
/*51214*/     OPC_RecordChild0, // #0 = $Ddin
/*51215*/     OPC_MoveChild, 1,
/*51217*/     OPC_SwitchOpcode /*2 cases */, 59,  TARGET_VAL(ISD::FNEG),// ->51280
/*51221*/       OPC_MoveChild, 0,
/*51223*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51226*/       OPC_RecordChild0, // #1 = $Dn
/*51227*/       OPC_RecordChild1, // #2 = $Dm
/*51228*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51230*/       OPC_MoveParent,
/*51231*/       OPC_MoveParent,
/*51232*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51234*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51257
/*51237*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*51239*/         OPC_EmitInteger, MVT::i32, 14, 
/*51242*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51245*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->51279
/*51259*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*51261*/         OPC_EmitInteger, MVT::i32, 14, 
/*51264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                  // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
              /*SwitchOpcode*/ 125,  TARGET_VAL(ISD::FMUL),// ->51408
/*51283*/       OPC_Scope, 74, /*->51359*/ // 2 children in Scope
/*51285*/         OPC_RecordChild0, // #1 = $Vn
/*51286*/         OPC_MoveChild, 1,
/*51288*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51291*/         OPC_RecordChild0, // #2 = $Vm
/*51292*/         OPC_CheckChild0Type, MVT::v2f32,
/*51294*/         OPC_RecordChild1, // #3 = $lane
/*51295*/         OPC_MoveChild, 1,
/*51297*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51300*/         OPC_MoveParent,
/*51301*/         OPC_MoveParent,
/*51302*/         OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51304*/         OPC_MoveParent,
/*51305*/         OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51307*/         OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->51333
/*51310*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51312*/           OPC_EmitConvertToTarget, 3,
/*51314*/           OPC_EmitInteger, MVT::i32, 14, 
/*51317*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51320*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  /*SwitchType*/ 23,  MVT::v4f32,// ->51358
/*51335*/           OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51337*/           OPC_EmitConvertToTarget, 3,
/*51339*/           OPC_EmitInteger, MVT::i32, 14, 
/*51342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51345*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                  0, // EndSwitchType
/*51359*/       /*Scope*/ 47, /*->51407*/
/*51360*/         OPC_MoveChild, 0,
/*51362*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51365*/         OPC_RecordChild0, // #1 = $Vm
/*51366*/         OPC_CheckChild0Type, MVT::v2f32,
/*51368*/         OPC_RecordChild1, // #2 = $lane
/*51369*/         OPC_MoveChild, 1,
/*51371*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51374*/         OPC_MoveParent,
/*51375*/         OPC_MoveParent,
/*51376*/         OPC_RecordChild1, // #3 = $Vn
/*51377*/         OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51379*/         OPC_MoveParent,
/*51380*/         OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51382*/         OPC_CheckType, MVT::v2f32,
/*51384*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51386*/         OPC_EmitConvertToTarget, 2,
/*51388*/         OPC_EmitInteger, MVT::i32, 14, 
/*51391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51407*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*51409*/   /*Scope*/ 105, /*->51515*/
/*51410*/     OPC_MoveChild, 0,
/*51412*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51415*/     OPC_Scope, 48, /*->51465*/ // 2 children in Scope
/*51417*/       OPC_RecordChild0, // #0 = $Vn
/*51418*/       OPC_MoveChild, 1,
/*51420*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51423*/       OPC_RecordChild0, // #1 = $Vm
/*51424*/       OPC_CheckChild0Type, MVT::v2f32,
/*51426*/       OPC_RecordChild1, // #2 = $lane
/*51427*/       OPC_MoveChild, 1,
/*51429*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51432*/       OPC_MoveParent,
/*51433*/       OPC_MoveParent,
/*51434*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51436*/       OPC_MoveParent,
/*51437*/       OPC_RecordChild1, // #3 = $src1
/*51438*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51440*/       OPC_CheckType, MVT::v2f32,
/*51442*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51444*/       OPC_EmitConvertToTarget, 2,
/*51446*/       OPC_EmitInteger, MVT::i32, 14, 
/*51449*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51452*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51465*/     /*Scope*/ 48, /*->51514*/
/*51466*/       OPC_MoveChild, 0,
/*51468*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51471*/       OPC_RecordChild0, // #0 = $Vm
/*51472*/       OPC_CheckChild0Type, MVT::v2f32,
/*51474*/       OPC_RecordChild1, // #1 = $lane
/*51475*/       OPC_MoveChild, 1,
/*51477*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51480*/       OPC_MoveParent,
/*51481*/       OPC_MoveParent,
/*51482*/       OPC_RecordChild1, // #2 = $Vn
/*51483*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51485*/       OPC_MoveParent,
/*51486*/       OPC_RecordChild1, // #3 = $src1
/*51487*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51489*/       OPC_CheckType, MVT::v2f32,
/*51491*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51493*/       OPC_EmitConvertToTarget, 1,
/*51495*/       OPC_EmitInteger, MVT::i32, 14, 
/*51498*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51501*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51514*/     0, /*End of Scope*/
/*51515*/   /*Scope*/ 53, /*->51569*/
/*51516*/     OPC_RecordChild0, // #0 = $src1
/*51517*/     OPC_MoveChild, 1,
/*51519*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51522*/     OPC_MoveChild, 0,
/*51524*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51527*/     OPC_RecordChild0, // #1 = $Vm
/*51528*/     OPC_CheckChild0Type, MVT::v2f32,
/*51530*/     OPC_RecordChild1, // #2 = $lane
/*51531*/     OPC_MoveChild, 1,
/*51533*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51536*/     OPC_MoveParent,
/*51537*/     OPC_MoveParent,
/*51538*/     OPC_RecordChild1, // #3 = $Vn
/*51539*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51541*/     OPC_MoveParent,
/*51542*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51544*/     OPC_CheckType, MVT::v4f32,
/*51546*/     OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51548*/     OPC_EmitConvertToTarget, 2,
/*51550*/     OPC_EmitInteger, MVT::i32, 14, 
/*51553*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51556*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
              // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
              // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51569*/   /*Scope*/ 105, /*->51675*/
/*51570*/     OPC_MoveChild, 0,
/*51572*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51575*/     OPC_Scope, 48, /*->51625*/ // 2 children in Scope
/*51577*/       OPC_RecordChild0, // #0 = $Vn
/*51578*/       OPC_MoveChild, 1,
/*51580*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51583*/       OPC_RecordChild0, // #1 = $Vm
/*51584*/       OPC_CheckChild0Type, MVT::v2f32,
/*51586*/       OPC_RecordChild1, // #2 = $lane
/*51587*/       OPC_MoveChild, 1,
/*51589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51592*/       OPC_MoveParent,
/*51593*/       OPC_MoveParent,
/*51594*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51596*/       OPC_MoveParent,
/*51597*/       OPC_RecordChild1, // #3 = $src1
/*51598*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51600*/       OPC_CheckType, MVT::v4f32,
/*51602*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51604*/       OPC_EmitConvertToTarget, 2,
/*51606*/       OPC_EmitInteger, MVT::i32, 14, 
/*51609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51625*/     /*Scope*/ 48, /*->51674*/
/*51626*/       OPC_MoveChild, 0,
/*51628*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51631*/       OPC_RecordChild0, // #0 = $Vm
/*51632*/       OPC_CheckChild0Type, MVT::v2f32,
/*51634*/       OPC_RecordChild1, // #1 = $lane
/*51635*/       OPC_MoveChild, 1,
/*51637*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51640*/       OPC_MoveParent,
/*51641*/       OPC_MoveParent,
/*51642*/       OPC_RecordChild1, // #2 = $Vn
/*51643*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51645*/       OPC_MoveParent,
/*51646*/       OPC_RecordChild1, // #3 = $src1
/*51647*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51649*/       OPC_CheckType, MVT::v4f32,
/*51651*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51653*/       OPC_EmitConvertToTarget, 1,
/*51655*/       OPC_EmitInteger, MVT::i32, 14, 
/*51658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*51674*/     0, /*End of Scope*/
/*51675*/   /*Scope*/ 10|128,1/*138*/, /*->51815*/
/*51677*/     OPC_RecordChild0, // #0 = $src1
/*51678*/     OPC_MoveChild, 1,
/*51680*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51683*/     OPC_Scope, 64, /*->51749*/ // 2 children in Scope
/*51685*/       OPC_RecordChild0, // #1 = $src2
/*51686*/       OPC_MoveChild, 1,
/*51688*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51691*/       OPC_RecordChild0, // #2 = $src3
/*51692*/       OPC_CheckChild0Type, MVT::v4f32,
/*51694*/       OPC_RecordChild1, // #3 = $lane
/*51695*/       OPC_MoveChild, 1,
/*51697*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51700*/       OPC_MoveParent,
/*51701*/       OPC_MoveParent,
/*51702*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51704*/       OPC_MoveParent,
/*51705*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51707*/       OPC_CheckType, MVT::v4f32,
/*51709*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51711*/       OPC_EmitConvertToTarget, 3,
/*51713*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*51716*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*51725*/       OPC_EmitConvertToTarget, 3,
/*51727*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*51730*/       OPC_EmitInteger, MVT::i32, 14, 
/*51733*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51736*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51749*/     /*Scope*/ 64, /*->51814*/
/*51750*/       OPC_MoveChild, 0,
/*51752*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51755*/       OPC_RecordChild0, // #1 = $src3
/*51756*/       OPC_CheckChild0Type, MVT::v4f32,
/*51758*/       OPC_RecordChild1, // #2 = $lane
/*51759*/       OPC_MoveChild, 1,
/*51761*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51764*/       OPC_MoveParent,
/*51765*/       OPC_MoveParent,
/*51766*/       OPC_RecordChild1, // #3 = $src2
/*51767*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51769*/       OPC_MoveParent,
/*51770*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51772*/       OPC_CheckType, MVT::v4f32,
/*51774*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51776*/       OPC_EmitConvertToTarget, 2,
/*51778*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*51781*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*51790*/       OPC_EmitConvertToTarget, 2,
/*51792*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*51795*/       OPC_EmitInteger, MVT::i32, 14, 
/*51798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51814*/     0, /*End of Scope*/
/*51815*/   /*Scope*/ 66|128,1/*194*/, /*->52011*/
/*51817*/     OPC_MoveChild, 0,
/*51819*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*51822*/     OPC_Scope, 65, /*->51889*/ // 3 children in Scope
/*51824*/       OPC_RecordChild0, // #0 = $src2
/*51825*/       OPC_MoveChild, 1,
/*51827*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51830*/       OPC_RecordChild0, // #1 = $src3
/*51831*/       OPC_CheckChild0Type, MVT::v4f32,
/*51833*/       OPC_RecordChild1, // #2 = $lane
/*51834*/       OPC_MoveChild, 1,
/*51836*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51839*/       OPC_MoveParent,
/*51840*/       OPC_MoveParent,
/*51841*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51843*/       OPC_MoveParent,
/*51844*/       OPC_RecordChild1, // #3 = $src1
/*51845*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51847*/       OPC_CheckType, MVT::v4f32,
/*51849*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51851*/       OPC_EmitConvertToTarget, 2,
/*51853*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*51856*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*51865*/       OPC_EmitConvertToTarget, 2,
/*51867*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*51870*/       OPC_EmitInteger, MVT::i32, 14, 
/*51873*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51876*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51889*/     /*Scope*/ 65, /*->51955*/
/*51890*/       OPC_MoveChild, 0,
/*51892*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*51895*/       OPC_RecordChild0, // #0 = $src3
/*51896*/       OPC_CheckChild0Type, MVT::v4f32,
/*51898*/       OPC_RecordChild1, // #1 = $lane
/*51899*/       OPC_MoveChild, 1,
/*51901*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*51904*/       OPC_MoveParent,
/*51905*/       OPC_MoveParent,
/*51906*/       OPC_RecordChild1, // #2 = $src2
/*51907*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51909*/       OPC_MoveParent,
/*51910*/       OPC_RecordChild1, // #3 = $src1
/*51911*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51913*/       OPC_CheckType, MVT::v4f32,
/*51915*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*51917*/       OPC_EmitConvertToTarget, 1,
/*51919*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*51922*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6 
/*51931*/       OPC_EmitConvertToTarget, 1,
/*51933*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*51936*/       OPC_EmitInteger, MVT::i32, 14, 
/*51939*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*51955*/     /*Scope*/ 54, /*->52010*/
/*51956*/       OPC_RecordChild0, // #0 = $Dn
/*51957*/       OPC_RecordChild1, // #1 = $Dm
/*51958*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*51960*/       OPC_MoveParent,
/*51961*/       OPC_RecordChild1, // #2 = $Ddin
/*51962*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*51964*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->51987
/*51967*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*51969*/         OPC_EmitInteger, MVT::i32, 14, 
/*51972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 20,  MVT::f32,// ->52009
/*51989*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*51991*/         OPC_EmitInteger, MVT::i32, 14, 
/*51994*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51997*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
                0, // EndSwitchType
/*52010*/     0, /*End of Scope*/
/*52011*/   /*Scope*/ 59, /*->52071*/
/*52012*/     OPC_RecordChild0, // #0 = $dstin
/*52013*/     OPC_MoveChild, 1,
/*52015*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52018*/     OPC_RecordChild0, // #1 = $a
/*52019*/     OPC_RecordChild1, // #2 = $b
/*52020*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52022*/     OPC_MoveParent,
/*52023*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52025*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52048
/*52028*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52030*/       OPC_EmitInteger, MVT::i32, 14, 
/*52033*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52036*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52070
/*52050*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52052*/       OPC_EmitInteger, MVT::i32, 14, 
/*52055*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52058*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52071*/   /*Scope*/ 59, /*->52131*/
/*52072*/     OPC_MoveChild, 0,
/*52074*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52077*/     OPC_RecordChild0, // #0 = $a
/*52078*/     OPC_RecordChild1, // #1 = $b
/*52079*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52081*/     OPC_MoveParent,
/*52082*/     OPC_RecordChild1, // #2 = $dstin
/*52083*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52085*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52108
/*52088*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52090*/       OPC_EmitInteger, MVT::i32, 14, 
/*52093*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52096*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f64 (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>, DPR:f64:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 20,  MVT::f32,// ->52130
/*52110*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52112*/       OPC_EmitInteger, MVT::i32, 14, 
/*52115*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52118*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>, SPR:f32:$dstin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*52131*/   /*Scope*/ 23|128,1/*151*/, /*->52284*/
/*52133*/     OPC_RecordChild0, // #0 = $acc
/*52134*/     OPC_MoveChild, 1,
/*52136*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52139*/     OPC_RecordChild0, // #1 = $a
/*52140*/     OPC_RecordChild1, // #2 = $b
/*52141*/     OPC_MoveParent,
/*52142*/     OPC_CheckType, MVT::f32,
/*52144*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52146*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*52153*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52156*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*52165*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52168*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*52178*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*52185*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52188*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*52197*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52200*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*52210*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*52217*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52220*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*52229*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52232*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*52242*/     OPC_EmitInteger, MVT::i32, 14, 
/*52245*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52248*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*52260*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52263*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*52272*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52275*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52284*/   /*Scope*/ 23|128,1/*151*/, /*->52437*/
/*52286*/     OPC_MoveChild, 0,
/*52288*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52291*/     OPC_RecordChild0, // #0 = $a
/*52292*/     OPC_RecordChild1, // #1 = $b
/*52293*/     OPC_MoveParent,
/*52294*/     OPC_RecordChild1, // #2 = $acc
/*52295*/     OPC_CheckType, MVT::f32,
/*52297*/     OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52299*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*52306*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52309*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*52318*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52321*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7 
/*52331*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*52338*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52341*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*52350*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52353*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12 
/*52363*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*52370*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52373*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*52382*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52385*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17 
/*52395*/     OPC_EmitInteger, MVT::i32, 14, 
/*52398*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52401*/     OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                  1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*52413*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52416*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*52425*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52428*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
              // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52437*/   /*Scope*/ 93|128,1/*221*/, /*->52660*/
/*52439*/     OPC_RecordChild0, // #0 = $Dn
/*52440*/     OPC_Scope, 29|128,1/*157*/, /*->52600*/ // 2 children in Scope
/*52443*/       OPC_RecordChild1, // #1 = $Dm
/*52444*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->52466
/*52447*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*52449*/         OPC_EmitInteger, MVT::i32, 14, 
/*52452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52455*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->52599
/*52469*/         OPC_Scope, 19, /*->52490*/ // 2 children in Scope
/*52471*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*52473*/           OPC_EmitInteger, MVT::i32, 14, 
/*52476*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52479*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*52490*/         /*Scope*/ 107, /*->52598*/
/*52491*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*52493*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*52500*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52503*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*52512*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52515*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*52525*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*52532*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52535*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*52544*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52547*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*52557*/           OPC_EmitInteger, MVT::i32, 14, 
/*52560*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52563*/           OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*52574*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*52577*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*52586*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*52589*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*52598*/         0, /*End of Scope*/
                0, // EndSwitchType
/*52600*/     /*Scope*/ 58, /*->52659*/
/*52601*/       OPC_MoveChild, 1,
/*52603*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52606*/       OPC_RecordChild0, // #1 = $Vn
/*52607*/       OPC_RecordChild1, // #2 = $Vm
/*52608*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52610*/       OPC_MoveParent,
/*52611*/       OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52613*/       OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->52636
/*52616*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52618*/         OPC_EmitInteger, MVT::i32, 14, 
/*52621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 20,  MVT::v4f32,// ->52658
/*52638*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52640*/         OPC_EmitInteger, MVT::i32, 14, 
/*52643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*52659*/     0, /*End of Scope*/
/*52660*/   /*Scope*/ 59, /*->52720*/
/*52661*/     OPC_MoveChild, 0,
/*52663*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52666*/     OPC_RecordChild0, // #0 = $Vn
/*52667*/     OPC_RecordChild1, // #1 = $Vm
/*52668*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52670*/     OPC_MoveParent,
/*52671*/     OPC_RecordChild1, // #2 = $src1
/*52672*/     OPC_CheckPredicate, 61, // Predicate_fadd_mlx
/*52674*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->52697
/*52677*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52679*/       OPC_EmitInteger, MVT::i32, 14, 
/*52682*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52685*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 20,  MVT::v4f32,// ->52719
/*52699*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52701*/       OPC_EmitInteger, MVT::i32, 14, 
/*52704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52720*/   /*Scope*/ 46, /*->52767*/
/*52721*/     OPC_RecordChild0, // #0 = $Vn
/*52722*/     OPC_RecordChild1, // #1 = $Vm
/*52723*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->52745
/*52726*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52728*/       OPC_EmitInteger, MVT::i32, 14, 
/*52731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->52766
/*52747*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*52749*/       OPC_EmitInteger, MVT::i32, 14, 
/*52752*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52755*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*52767*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 125|128,6/*893*/,  TARGET_VAL(ISD::FSUB),// ->53665
/*52772*/   OPC_Scope, 65, /*->52839*/ // 4 children in Scope
/*52774*/     OPC_MoveChild, 0,
/*52776*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*52779*/     OPC_MoveChild, 0,
/*52781*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52784*/     OPC_RecordChild0, // #0 = $Dn
/*52785*/     OPC_RecordChild1, // #1 = $Dm
/*52786*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52788*/     OPC_MoveParent,
/*52789*/     OPC_MoveParent,
/*52790*/     OPC_RecordChild1, // #2 = $Ddin
/*52791*/     OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*52793*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->52816
/*52796*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*52798*/       OPC_EmitInteger, MVT::i32, 14, 
/*52801*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52804*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->52838
/*52818*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*52820*/       OPC_EmitInteger, MVT::i32, 14, 
/*52823*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52826*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*52839*/   /*Scope*/ 86|128,2/*342*/, /*->53183*/
/*52841*/     OPC_RecordChild0, // #0 = $src1
/*52842*/     OPC_MoveChild, 1,
/*52844*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*52847*/     OPC_Scope, 74, /*->52923*/ // 5 children in Scope
/*52849*/       OPC_RecordChild0, // #1 = $Vn
/*52850*/       OPC_MoveChild, 1,
/*52852*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52855*/       OPC_RecordChild0, // #2 = $Vm
/*52856*/       OPC_CheckChild0Type, MVT::v2f32,
/*52858*/       OPC_RecordChild1, // #3 = $lane
/*52859*/       OPC_MoveChild, 1,
/*52861*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52864*/       OPC_MoveParent,
/*52865*/       OPC_MoveParent,
/*52866*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52868*/       OPC_MoveParent,
/*52869*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*52871*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52897
/*52874*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52876*/         OPC_EmitConvertToTarget, 3,
/*52878*/         OPC_EmitInteger, MVT::i32, 14, 
/*52881*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52884*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->52922
/*52899*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52901*/         OPC_EmitConvertToTarget, 3,
/*52903*/         OPC_EmitInteger, MVT::i32, 14, 
/*52906*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52909*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*52923*/     /*Scope*/ 74, /*->52998*/
/*52924*/       OPC_MoveChild, 0,
/*52926*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*52929*/       OPC_RecordChild0, // #1 = $Vm
/*52930*/       OPC_CheckChild0Type, MVT::v2f32,
/*52932*/       OPC_RecordChild1, // #2 = $lane
/*52933*/       OPC_MoveChild, 1,
/*52935*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*52938*/       OPC_MoveParent,
/*52939*/       OPC_MoveParent,
/*52940*/       OPC_RecordChild1, // #3 = $Vn
/*52941*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*52943*/       OPC_MoveParent,
/*52944*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*52946*/       OPC_SwitchType /*2 cases */, 23,  MVT::v2f32,// ->52972
/*52949*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52951*/         OPC_EmitConvertToTarget, 2,
/*52953*/         OPC_EmitInteger, MVT::i32, 14, 
/*52956*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52959*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 23,  MVT::v4f32,// ->52997
/*52974*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*52976*/         OPC_EmitConvertToTarget, 2,
/*52978*/         OPC_EmitInteger, MVT::i32, 14, 
/*52981*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52984*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                  // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*52998*/     /*Scope*/ 64, /*->53063*/
/*52999*/       OPC_RecordChild0, // #1 = $src2
/*53000*/       OPC_MoveChild, 1,
/*53002*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53005*/       OPC_RecordChild0, // #2 = $src3
/*53006*/       OPC_CheckChild0Type, MVT::v4f32,
/*53008*/       OPC_RecordChild1, // #3 = $lane
/*53009*/       OPC_MoveChild, 1,
/*53011*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53014*/       OPC_MoveParent,
/*53015*/       OPC_MoveParent,
/*53016*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53018*/       OPC_MoveParent,
/*53019*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53021*/       OPC_CheckType, MVT::v4f32,
/*53023*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53025*/       OPC_EmitConvertToTarget, 3,
/*53027*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*53030*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6 
/*53039*/       OPC_EmitConvertToTarget, 3,
/*53041*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*53044*/       OPC_EmitInteger, MVT::i32, 14, 
/*53047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53063*/     /*Scope*/ 64, /*->53128*/
/*53064*/       OPC_MoveChild, 0,
/*53066*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*53069*/       OPC_RecordChild0, // #1 = $src3
/*53070*/       OPC_CheckChild0Type, MVT::v4f32,
/*53072*/       OPC_RecordChild1, // #2 = $lane
/*53073*/       OPC_MoveChild, 1,
/*53075*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53078*/       OPC_MoveParent,
/*53079*/       OPC_MoveParent,
/*53080*/       OPC_RecordChild1, // #3 = $src2
/*53081*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53083*/       OPC_MoveParent,
/*53084*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53086*/       OPC_CheckType, MVT::v4f32,
/*53088*/       OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53090*/       OPC_EmitConvertToTarget, 2,
/*53092*/       OPC_EmitNodeXForm, 6, 4, // DSubReg_i32_reg
/*53095*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6 
/*53104*/       OPC_EmitConvertToTarget, 2,
/*53106*/       OPC_EmitNodeXForm, 7, 7, // SubReg_i32_lane
/*53109*/       OPC_EmitInteger, MVT::i32, 14, 
/*53112*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53115*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*53128*/     /*Scope*/ 53, /*->53182*/
/*53129*/       OPC_RecordChild0, // #1 = $a
/*53130*/       OPC_RecordChild1, // #2 = $b
/*53131*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53133*/       OPC_MoveParent,
/*53134*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53136*/       OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53159
/*53139*/         OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53141*/         OPC_EmitInteger, MVT::i32, 14, 
/*53144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 20,  MVT::f32,// ->53181
/*53161*/         OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53163*/         OPC_EmitInteger, MVT::i32, 14, 
/*53166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53169*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*53182*/     0, /*End of Scope*/
/*53183*/   /*Scope*/ 59, /*->53243*/
/*53184*/     OPC_MoveChild, 0,
/*53186*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53189*/     OPC_RecordChild0, // #0 = $Dn
/*53190*/     OPC_RecordChild1, // #1 = $Dm
/*53191*/     OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53193*/     OPC_MoveParent,
/*53194*/     OPC_RecordChild1, // #2 = $Ddin
/*53195*/     OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53197*/     OPC_SwitchType /*2 cases */, 20,  MVT::f64,// ->53220
/*53200*/       OPC_CheckPatternPredicate, 19, // (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx())
/*53202*/       OPC_EmitInteger, MVT::i32, 14, 
/*53205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 20,  MVT::f32,// ->53242
/*53222*/       OPC_CheckPatternPredicate, 20, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53224*/       OPC_EmitInteger, MVT::i32, 14, 
/*53227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                    1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*53243*/   /*Scope*/ 35|128,3/*419*/, /*->53664*/
/*53245*/     OPC_RecordChild0, // #0 = $acc
/*53246*/     OPC_Scope, 22|128,1/*150*/, /*->53399*/ // 4 children in Scope
/*53249*/       OPC_MoveChild, 1,
/*53251*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53254*/       OPC_RecordChild0, // #1 = $a
/*53255*/       OPC_RecordChild1, // #2 = $b
/*53256*/       OPC_MoveParent,
/*53257*/       OPC_CheckType, MVT::f32,
/*53259*/       OPC_CheckPatternPredicate, 22, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx())
/*53261*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3 
/*53268*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53271*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5 
/*53280*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53283*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7 
/*53293*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8 
/*53300*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53303*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*53312*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53315*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12 
/*53325*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13 
/*53332*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53335*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15 
/*53344*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53347*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17 
/*53357*/       OPC_EmitInteger, MVT::i32, 14, 
/*53360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53363*/       OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20 
/*53375*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53378*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22 
/*53387*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53390*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53399*/     /*Scope*/ 29|128,1/*157*/, /*->53558*/
/*53401*/       OPC_RecordChild1, // #1 = $Dm
/*53402*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->53424
/*53405*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*53407*/         OPC_EmitInteger, MVT::i32, 14, 
/*53410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->53557
/*53427*/         OPC_Scope, 19, /*->53448*/ // 2 children in Scope
/*53429*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*53431*/           OPC_EmitInteger, MVT::i32, 14, 
/*53434*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53437*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*53448*/         /*Scope*/ 107, /*->53556*/
/*53449*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*53451*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*53458*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53461*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*53470*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53473*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*53483*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*53490*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53493*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*53502*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53505*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*53515*/           OPC_EmitInteger, MVT::i32, 14, 
/*53518*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53521*/           OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*53532*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*53535*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*53544*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*53547*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*53556*/         0, /*End of Scope*/
                0, // EndSwitchType
/*53558*/     /*Scope*/ 58, /*->53617*/
/*53559*/       OPC_MoveChild, 1,
/*53561*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*53564*/       OPC_RecordChild0, // #1 = $Vn
/*53565*/       OPC_RecordChild1, // #2 = $Vm
/*53566*/       OPC_CheckPredicate, 60, // Predicate_fmul_su
/*53568*/       OPC_MoveParent,
/*53569*/       OPC_CheckPredicate, 62, // Predicate_fsub_mlx
/*53571*/       OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->53594
/*53574*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53576*/         OPC_EmitInteger, MVT::i32, 14, 
/*53579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 20,  MVT::v4f32,// ->53616
/*53596*/         OPC_CheckPatternPredicate, 21, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*53598*/         OPC_EmitInteger, MVT::i32, 14, 
/*53601*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53604*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*53617*/     /*Scope*/ 45, /*->53663*/
/*53618*/       OPC_RecordChild1, // #1 = $Vm
/*53619*/       OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->53641
/*53622*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53624*/         OPC_EmitInteger, MVT::i32, 14, 
/*53627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
                /*SwitchType*/ 19,  MVT::v4f32,// ->53662
/*53643*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53645*/         OPC_EmitInteger, MVT::i32, 14, 
/*53648*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53651*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
                0, // EndSwitchType
/*53663*/     0, /*End of Scope*/
/*53664*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63|128,5/*703*/,  TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->54372
/*53669*/   OPC_RecordChild0, // #0 = $src
/*53670*/   OPC_Scope, 85|128,2/*341*/, /*->54014*/ // 2 children in Scope
/*53673*/     OPC_MoveChild, 1,
/*53675*/     OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*53678*/     OPC_RecordMemRef,
/*53679*/     OPC_RecordNode, // #1 = 'ld' chained node
/*53680*/     OPC_CheckFoldableChainNode,
/*53681*/     OPC_RecordChild1, // #2 = $Rn
/*53682*/     OPC_CheckChild1Type, MVT::i32,
/*53684*/     OPC_CheckPredicate, 23, // Predicate_unindexedload
/*53686*/     OPC_Scope, 86, /*->53774*/ // 4 children in Scope
/*53688*/       OPC_CheckPredicate, 50, // Predicate_extload
/*53690*/       OPC_CheckType, MVT::i32,
/*53692*/       OPC_Scope, 39, /*->53733*/ // 2 children in Scope
/*53694*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*53696*/         OPC_MoveParent,
/*53697*/         OPC_RecordChild2, // #3 = $lane
/*53698*/         OPC_MoveChild, 2,
/*53700*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53703*/         OPC_MoveParent,
/*53704*/         OPC_CheckType, MVT::v8i8,
/*53706*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53708*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53711*/         OPC_EmitMergeInputChains1_1,
/*53712*/         OPC_EmitConvertToTarget, 3,
/*53714*/         OPC_EmitInteger, MVT::i32, 14, 
/*53717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*53733*/       /*Scope*/ 39, /*->53773*/
/*53734*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*53736*/         OPC_MoveParent,
/*53737*/         OPC_RecordChild2, // #3 = $lane
/*53738*/         OPC_MoveChild, 2,
/*53740*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53743*/         OPC_MoveParent,
/*53744*/         OPC_CheckType, MVT::v4i16,
/*53746*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53748*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53751*/         OPC_EmitMergeInputChains1_1,
/*53752*/         OPC_EmitConvertToTarget, 3,
/*53754*/         OPC_EmitInteger, MVT::i32, 14, 
/*53757*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53760*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*53773*/       0, /*End of Scope*/
/*53774*/     /*Scope*/ 41, /*->53816*/
/*53775*/       OPC_CheckPredicate, 24, // Predicate_load
/*53777*/       OPC_CheckType, MVT::i32,
/*53779*/       OPC_MoveParent,
/*53780*/       OPC_RecordChild2, // #3 = $lane
/*53781*/       OPC_MoveChild, 2,
/*53783*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53786*/       OPC_MoveParent,
/*53787*/       OPC_CheckType, MVT::v2i32,
/*53789*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53791*/       OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*53794*/       OPC_EmitMergeInputChains1_1,
/*53795*/       OPC_EmitConvertToTarget, 3,
/*53797*/       OPC_EmitInteger, MVT::i32, 14, 
/*53800*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53803*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                // Dst: (VLD1LNd32:v2i32 addrmode6:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*53816*/     /*Scope*/ 86, /*->53903*/
/*53817*/       OPC_CheckPredicate, 50, // Predicate_extload
/*53819*/       OPC_CheckType, MVT::i32,
/*53821*/       OPC_Scope, 39, /*->53862*/ // 2 children in Scope
/*53823*/         OPC_CheckPredicate, 52, // Predicate_extloadi8
/*53825*/         OPC_MoveParent,
/*53826*/         OPC_RecordChild2, // #3 = $lane
/*53827*/         OPC_MoveChild, 2,
/*53829*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53832*/         OPC_MoveParent,
/*53833*/         OPC_CheckType, MVT::v16i8,
/*53835*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53837*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53840*/         OPC_EmitMergeInputChains1_1,
/*53841*/         OPC_EmitConvertToTarget, 3,
/*53843*/         OPC_EmitInteger, MVT::i32, 14, 
/*53846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*53862*/       /*Scope*/ 39, /*->53902*/
/*53863*/         OPC_CheckPredicate, 53, // Predicate_extloadi16
/*53865*/         OPC_MoveParent,
/*53866*/         OPC_RecordChild2, // #3 = $lane
/*53867*/         OPC_MoveChild, 2,
/*53869*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53872*/         OPC_MoveParent,
/*53873*/         OPC_CheckType, MVT::v8i16,
/*53875*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53877*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53880*/         OPC_EmitMergeInputChains1_1,
/*53881*/         OPC_EmitConvertToTarget, 3,
/*53883*/         OPC_EmitInteger, MVT::i32, 14, 
/*53886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*53902*/       0, /*End of Scope*/
/*53903*/     /*Scope*/ 109, /*->54013*/
/*53904*/       OPC_CheckPredicate, 24, // Predicate_load
/*53906*/       OPC_SwitchType /*2 cases */, 37,  MVT::i32,// ->53946
/*53909*/         OPC_MoveParent,
/*53910*/         OPC_RecordChild2, // #3 = $lane
/*53911*/         OPC_MoveChild, 2,
/*53913*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53916*/         OPC_MoveParent,
/*53917*/         OPC_CheckType, MVT::v4i32,
/*53919*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*53921*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53924*/         OPC_EmitMergeInputChains1_1,
/*53925*/         OPC_EmitConvertToTarget, 3,
/*53927*/         OPC_EmitInteger, MVT::i32, 14, 
/*53930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
                /*SwitchType*/ 64,  MVT::f32,// ->54012
/*53948*/         OPC_MoveParent,
/*53949*/         OPC_RecordChild2, // #3 = $lane
/*53950*/         OPC_MoveChild, 2,
/*53952*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*53955*/         OPC_MoveParent,
/*53956*/         OPC_SwitchType /*2 cases */, 25,  MVT::v2f32,// ->53984
/*53959*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53962*/           OPC_EmitMergeInputChains1_1,
/*53963*/           OPC_EmitConvertToTarget, 3,
/*53965*/           OPC_EmitInteger, MVT::i32, 14, 
/*53968*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53971*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
                  /*SwitchType*/ 25,  MVT::v4f32,// ->54011
/*53986*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*53989*/           OPC_EmitMergeInputChains1_1,
/*53990*/           OPC_EmitConvertToTarget, 3,
/*53992*/           OPC_EmitInteger, MVT::i32, 14, 
/*53995*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53998*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
                  0, // EndSwitchType
                0, // EndSwitchType
/*54013*/     0, /*End of Scope*/
/*54014*/   /*Scope*/ 99|128,2/*355*/, /*->54371*/
/*54016*/     OPC_RecordChild1, // #1 = $R
/*54017*/     OPC_Scope, 59, /*->54078*/ // 4 children in Scope
/*54019*/       OPC_CheckChild1Type, MVT::i32,
/*54021*/       OPC_RecordChild2, // #2 = $lane
/*54022*/       OPC_MoveChild, 2,
/*54024*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54027*/       OPC_MoveParent,
/*54028*/       OPC_SwitchType /*2 cases */, 22,  MVT::v8i8,// ->54053
/*54031*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54033*/         OPC_EmitConvertToTarget, 2,
/*54035*/         OPC_EmitInteger, MVT::i32, 14, 
/*54038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4i16,// ->54077
/*54055*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54057*/         OPC_EmitConvertToTarget, 2,
/*54059*/         OPC_EmitInteger, MVT::i32, 14, 
/*54062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
                0, // EndSwitchType
/*54078*/     /*Scope*/ 31, /*->54110*/
/*54079*/       OPC_RecordChild2, // #2 = $lane
/*54080*/       OPC_MoveChild, 2,
/*54082*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54085*/       OPC_MoveParent,
/*54086*/       OPC_CheckType, MVT::v2i32,
/*54088*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54090*/       OPC_EmitConvertToTarget, 2,
/*54092*/       OPC_EmitInteger, MVT::i32, 14, 
/*54095*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54098*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*54110*/     /*Scope*/ 119, /*->54230*/
/*54111*/       OPC_CheckChild1Type, MVT::i32,
/*54113*/       OPC_RecordChild2, // #2 = $lane
/*54114*/       OPC_MoveChild, 2,
/*54116*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54119*/       OPC_MoveParent,
/*54120*/       OPC_SwitchType /*2 cases */, 52,  MVT::v16i8,// ->54175
/*54123*/         OPC_EmitConvertToTarget, 2,
/*54125*/         OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*54128*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54137*/         OPC_EmitConvertToTarget, 2,
/*54139*/         OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*54142*/         OPC_EmitInteger, MVT::i32, 14, 
/*54145*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54148*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54160*/         OPC_EmitConvertToTarget, 2,
/*54162*/         OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*54165*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 52,  MVT::v8i16,// ->54229
/*54177*/         OPC_EmitConvertToTarget, 2,
/*54179*/         OPC_EmitNodeXForm, 4, 3, // DSubReg_i16_reg
/*54182*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54191*/         OPC_EmitConvertToTarget, 2,
/*54193*/         OPC_EmitNodeXForm, 5, 6, // SubReg_i16_lane
/*54196*/         OPC_EmitInteger, MVT::i32, 14, 
/*54199*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54202*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54214*/         OPC_EmitConvertToTarget, 2,
/*54216*/         OPC_EmitNodeXForm, 4, 11, // DSubReg_i16_reg
/*54219*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
                0, // EndSwitchType
/*54230*/     /*Scope*/ 10|128,1/*138*/, /*->54370*/
/*54232*/       OPC_RecordChild2, // #2 = $lane
/*54233*/       OPC_MoveChild, 2,
/*54235*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54238*/       OPC_MoveParent,
/*54239*/       OPC_SwitchType /*4 cases */, 52,  MVT::v4i32,// ->54294
/*54242*/         OPC_EmitConvertToTarget, 2,
/*54244*/         OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*54247*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*54256*/         OPC_EmitConvertToTarget, 2,
/*54258*/         OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*54261*/         OPC_EmitInteger, MVT::i32, 14, 
/*54264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54267*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10 
/*54279*/         OPC_EmitConvertToTarget, 2,
/*54281*/         OPC_EmitNodeXForm, 6, 11, // DSubReg_i32_reg
/*54284*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
                /*SwitchType*/ 15,  MVT::v2f64,// ->54311
/*54296*/         OPC_EmitConvertToTarget, 2,
/*54298*/         OPC_EmitNodeXForm, 15, 3, // DSubReg_f64_reg
/*54301*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v2f32,// ->54340
/*54313*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*54316*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54325*/         OPC_EmitConvertToTarget, 2,
/*54327*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*54330*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                /*SwitchType*/ 27,  MVT::v4f32,// ->54369
/*54342*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*54345*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*54354*/         OPC_EmitConvertToTarget, 2,
/*54356*/         OPC_EmitNodeXForm, 16, 5, // SSubReg_f32_reg
/*54359*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
                0, // EndSwitchType
/*54370*/     0, /*End of Scope*/
/*54371*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 108|128,3/*492*/,  TARGET_VAL(ARMISD::VDUP),// ->54868
/*54376*/   OPC_Scope, 57|128,2/*313*/, /*->54692*/ // 2 children in Scope
/*54379*/     OPC_MoveChild, 0,
/*54381*/     OPC_SwitchOpcode /*2 cases */, 126|128,1/*254*/,  TARGET_VAL(ISD::LOAD),// ->54640
/*54386*/       OPC_RecordMemRef,
/*54387*/       OPC_RecordNode, // #0 = 'ld' chained node
/*54388*/       OPC_RecordChild1, // #1 = $Rn
/*54389*/       OPC_CheckChild1Type, MVT::i32,
/*54391*/       OPC_CheckPredicate, 23, // Predicate_unindexedload
/*54393*/       OPC_Scope, 64, /*->54459*/ // 4 children in Scope
/*54395*/         OPC_CheckPredicate, 50, // Predicate_extload
/*54397*/         OPC_CheckType, MVT::i32,
/*54399*/         OPC_Scope, 28, /*->54429*/ // 2 children in Scope
/*54401*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54403*/           OPC_MoveParent,
/*54404*/           OPC_CheckType, MVT::v8i8,
/*54406*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54408*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54411*/           OPC_EmitMergeInputChains1_0,
/*54412*/           OPC_EmitInteger, MVT::i32, 14, 
/*54415*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54418*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dup:i32:$Rn)
/*54429*/         /*Scope*/ 28, /*->54458*/
/*54430*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54432*/           OPC_MoveParent,
/*54433*/           OPC_CheckType, MVT::v4i16,
/*54435*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54437*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54440*/           OPC_EmitMergeInputChains1_0,
/*54441*/           OPC_EmitInteger, MVT::i32, 14, 
/*54444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dup:i32:$Rn)
/*54458*/         0, /*End of Scope*/
/*54459*/       /*Scope*/ 30, /*->54490*/
/*54460*/         OPC_CheckPredicate, 24, // Predicate_load
/*54462*/         OPC_CheckType, MVT::i32,
/*54464*/         OPC_MoveParent,
/*54465*/         OPC_CheckType, MVT::v2i32,
/*54467*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54469*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*54472*/         OPC_EmitMergeInputChains1_0,
/*54473*/         OPC_EmitInteger, MVT::i32, 14, 
/*54476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dup:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dup:i32:$Rn)
/*54490*/       /*Scope*/ 64, /*->54555*/
/*54491*/         OPC_CheckPredicate, 50, // Predicate_extload
/*54493*/         OPC_CheckType, MVT::i32,
/*54495*/         OPC_Scope, 28, /*->54525*/ // 2 children in Scope
/*54497*/           OPC_CheckPredicate, 52, // Predicate_extloadi8
/*54499*/           OPC_MoveParent,
/*54500*/           OPC_CheckType, MVT::v16i8,
/*54502*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54504*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54507*/           OPC_EmitMergeInputChains1_0,
/*54508*/           OPC_EmitInteger, MVT::i32, 14, 
/*54511*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54514*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8Pseudo:v16i8 addrmode6dup:i32:$addr)
/*54525*/         /*Scope*/ 28, /*->54554*/
/*54526*/           OPC_CheckPredicate, 53, // Predicate_extloadi16
/*54528*/           OPC_MoveParent,
/*54529*/           OPC_CheckType, MVT::v8i16,
/*54531*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54533*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54536*/           OPC_EmitMergeInputChains1_0,
/*54537*/           OPC_EmitInteger, MVT::i32, 14, 
/*54540*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54543*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16Pseudo:v8i16 addrmode6dup:i32:$addr)
/*54554*/         0, /*End of Scope*/
/*54555*/       /*Scope*/ 83, /*->54639*/
/*54556*/         OPC_CheckPredicate, 24, // Predicate_load
/*54558*/         OPC_SwitchType /*2 cases */, 26,  MVT::i32,// ->54587
/*54561*/           OPC_MoveParent,
/*54562*/           OPC_CheckType, MVT::v4i32,
/*54564*/           OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54566*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54569*/           OPC_EmitMergeInputChains1_0,
/*54570*/           OPC_EmitInteger, MVT::i32, 14, 
/*54573*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54576*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32Pseudo:v4i32 addrmode6dup:i32:$addr)
                  /*SwitchType*/ 49,  MVT::f32,// ->54638
/*54589*/           OPC_MoveParent,
/*54590*/           OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->54614
/*54593*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54596*/             OPC_EmitMergeInputChains1_0,
/*54597*/             OPC_EmitInteger, MVT::i32, 14, 
/*54600*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54603*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
                    /*SwitchType*/ 21,  MVT::v4f32,// ->54637
/*54616*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*54619*/             OPC_EmitMergeInputChains1_0,
/*54620*/             OPC_EmitInteger, MVT::i32, 14, 
/*54623*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54626*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                      // Dst: (VLD1DUPq32Pseudo:v4f32 addrmode6:i32:$addr)
                    0, // EndSwitchType
                  0, // EndSwitchType
/*54639*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 48,  TARGET_VAL(ISD::BITCAST),// ->54691
/*54643*/       OPC_RecordChild0, // #0 = $R
/*54644*/       OPC_CheckChild0Type, MVT::i32,
/*54646*/       OPC_CheckType, MVT::f32,
/*54648*/       OPC_MoveParent,
/*54649*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->54670
/*54652*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54654*/         OPC_EmitInteger, MVT::i32, 14, 
/*54657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUPfd:v2f32 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4f32,// ->54690
/*54672*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54674*/         OPC_EmitInteger, MVT::i32, 14, 
/*54677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                  // Dst: (VDUPfq:v4f32 GPR:i32:$R)
                0, // EndSwitchType
              0, // EndSwitchOpcode
/*54692*/   /*Scope*/ 45|128,1/*173*/, /*->54867*/
/*54694*/     OPC_RecordChild0, // #0 = $R
/*54695*/     OPC_Scope, 124, /*->54821*/ // 2 children in Scope
/*54697*/       OPC_CheckChild0Type, MVT::i32,
/*54699*/       OPC_SwitchType /*6 cases */, 18,  MVT::v8i8,// ->54720
/*54702*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54704*/         OPC_EmitInteger, MVT::i32, 14, 
/*54707*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54710*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i16,// ->54740
/*54722*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54724*/         OPC_EmitInteger, MVT::i32, 14, 
/*54727*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v2i32,// ->54760
/*54742*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54744*/         OPC_EmitInteger, MVT::i32, 14, 
/*54747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32d:v2i32 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v16i8,// ->54780
/*54762*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54764*/         OPC_EmitInteger, MVT::i32, 14, 
/*54767*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54770*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v8i16,// ->54800
/*54782*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54784*/         OPC_EmitInteger, MVT::i32, 14, 
/*54787*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54790*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
                /*SwitchType*/ 18,  MVT::v4i32,// ->54820
/*54802*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54804*/         OPC_EmitInteger, MVT::i32, 14, 
/*54807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
                0, // EndSwitchType
/*54821*/     /*Scope*/ 44, /*->54866*/
/*54822*/       OPC_CheckChild0Type, MVT::f32,
/*54824*/       OPC_SwitchType /*2 cases */, 18,  MVT::v2f32,// ->54845
/*54827*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54829*/         OPC_EmitInteger, MVT::i32, 14, 
/*54832*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54835*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfdf), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfdf:v2f32 SPR:f32:$src)
                /*SwitchType*/ 18,  MVT::v4f32,// ->54865
/*54847*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*54849*/         OPC_EmitInteger, MVT::i32, 14, 
/*54852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPfqf), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPfqf:v4f32 SPR:f32:$src)
                0, // EndSwitchType
/*54866*/     0, /*End of Scope*/
/*54867*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70,  TARGET_VAL(ARMISD::BCC_i64),// ->54941
/*54871*/   OPC_RecordNode,   // #0 = 'ARMBcci64' chained node
/*54872*/   OPC_RecordChild1, // #1 = $cc
/*54873*/   OPC_MoveChild, 1,
/*54875*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*54878*/   OPC_MoveParent,
/*54879*/   OPC_RecordChild2, // #2 = $lhs1
/*54880*/   OPC_RecordChild3, // #3 = $lhs2
/*54881*/   OPC_Scope, 31, /*->54914*/ // 2 children in Scope
/*54883*/     OPC_MoveChild, 4,
/*54885*/     OPC_CheckInteger, 0, 
/*54887*/     OPC_MoveParent,
/*54888*/     OPC_MoveChild, 5,
/*54890*/     OPC_CheckInteger, 0, 
/*54892*/     OPC_MoveParent,
/*54893*/     OPC_RecordChild6, // #4 = $dst
/*54894*/     OPC_MoveChild, 6,
/*54896*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*54899*/     OPC_MoveParent,
/*54900*/     OPC_EmitMergeInputChains1_0,
/*54901*/     OPC_EmitConvertToTarget, 1,
/*54903*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
              // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*54914*/   /*Scope*/ 25, /*->54940*/
/*54915*/     OPC_RecordChild4, // #4 = $rhs1
/*54916*/     OPC_RecordChild5, // #5 = $rhs2
/*54917*/     OPC_RecordChild6, // #6 = $dst
/*54918*/     OPC_MoveChild, 6,
/*54920*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*54923*/     OPC_MoveParent,
/*54924*/     OPC_EmitMergeInputChains1_0,
/*54925*/     OPC_EmitConvertToTarget, 1,
/*54927*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
              // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
              // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*54940*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,1/*198*/,  TARGET_VAL(ARMISD::CMP),// ->55143
/*54945*/   OPC_RecordChild0, // #0 = $Rn
/*54946*/   OPC_CheckChild0Type, MVT::i32,
/*54948*/   OPC_RecordChild1, // #1 = $shift
/*54949*/   OPC_Scope, 24, /*->54975*/ // 6 children in Scope
/*54951*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*54953*/     OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectShifterOperandReg:$shift #2 #3 #4
/*54956*/     OPC_EmitInteger, MVT::i32, 14, 
/*54959*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54962*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
              // Src: (ARMcmp GPR:i32:$Rn, so_reg:i32:$shift) - Complexity = 15
              // Dst: (CMPrs:i32 GPR:i32:$Rn, so_reg:i32:$shift)
/*54975*/   /*Scope*/ 23, /*->54999*/
/*54976*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*54978*/     OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*54981*/     OPC_EmitInteger, MVT::i32, 14, 
/*54984*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54987*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
              // Src: (ARMcmp GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
              // Dst: (t2CMPrs:i32 GPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*54999*/   /*Scope*/ 82, /*->55082*/
/*55000*/     OPC_MoveChild, 1,
/*55002*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55005*/     OPC_Scope, 24, /*->55031*/ // 3 children in Scope
/*55007*/       OPC_CheckPredicate, 7, // Predicate_so_imm
/*55009*/       OPC_MoveParent,
/*55010*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*55012*/       OPC_EmitConvertToTarget, 1,
/*55014*/       OPC_EmitInteger, MVT::i32, 14, 
/*55017*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55020*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*55031*/     /*Scope*/ 24, /*->55056*/
/*55032*/       OPC_CheckPredicate, 42, // Predicate_imm0_255
/*55034*/       OPC_MoveParent,
/*55035*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55037*/       OPC_EmitConvertToTarget, 1,
/*55039*/       OPC_EmitInteger, MVT::i32, 14, 
/*55042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*55056*/     /*Scope*/ 24, /*->55081*/
/*55057*/       OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*55059*/       OPC_MoveParent,
/*55060*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55062*/       OPC_EmitConvertToTarget, 1,
/*55064*/       OPC_EmitInteger, MVT::i32, 14, 
/*55067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*55081*/     0, /*End of Scope*/
/*55082*/   /*Scope*/ 19, /*->55102*/
/*55083*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*55085*/     OPC_EmitInteger, MVT::i32, 14, 
/*55088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*55102*/   /*Scope*/ 19, /*->55122*/
/*55103*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55105*/     OPC_EmitInteger, MVT::i32, 14, 
/*55108*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*55122*/   /*Scope*/ 19, /*->55142*/
/*55123*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55125*/     OPC_EmitInteger, MVT::i32, 14, 
/*55128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMcmp GPR:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
              // Dst: (t2CMPrr:i32 GPR:i32:$lhs, rGPR:i32:$rhs)
/*55142*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,2/*271*/,  TARGET_VAL(ISD::ZERO_EXTEND),// ->55418
/*55147*/   OPC_Scope, 69|128,1/*197*/, /*->55347*/ // 2 children in Scope
/*55150*/     OPC_MoveChild, 0,
/*55152*/     OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*55155*/     OPC_MoveChild, 0,
/*55157*/     OPC_Scope, 93, /*->55252*/ // 2 children in Scope
/*55159*/       OPC_CheckInteger, 4, 
/*55161*/       OPC_MoveParent,
/*55162*/       OPC_RecordChild1, // #0 = $Vn
/*55163*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->55193
/*55166*/         OPC_CheckChild1Type, MVT::v8i8,
/*55168*/         OPC_RecordChild2, // #1 = $Vm
/*55169*/         OPC_CheckChild2Type, MVT::v8i8,
/*55171*/         OPC_MoveParent,
/*55172*/         OPC_CheckType, MVT::v8i16,
/*55174*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55176*/         OPC_EmitInteger, MVT::i32, 14, 
/*55179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 4:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->55222
/*55195*/         OPC_CheckChild1Type, MVT::v4i16,
/*55197*/         OPC_RecordChild2, // #1 = $Vm
/*55198*/         OPC_CheckChild2Type, MVT::v4i16,
/*55200*/         OPC_MoveParent,
/*55201*/         OPC_CheckType, MVT::v4i32,
/*55203*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55205*/         OPC_EmitInteger, MVT::i32, 14, 
/*55208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 4:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->55251
/*55224*/         OPC_CheckChild1Type, MVT::v2i32,
/*55226*/         OPC_RecordChild2, // #1 = $Vm
/*55227*/         OPC_CheckChild2Type, MVT::v2i32,
/*55229*/         OPC_MoveParent,
/*55230*/         OPC_CheckType, MVT::v2i64,
/*55232*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55234*/         OPC_EmitInteger, MVT::i32, 14, 
/*55237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 4:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*55252*/     /*Scope*/ 93, /*->55346*/
/*55253*/       OPC_CheckInteger, 5, 
/*55255*/       OPC_MoveParent,
/*55256*/       OPC_RecordChild1, // #0 = $Vn
/*55257*/       OPC_SwitchType /*3 cases */, 27,  MVT::v8i8,// ->55287
/*55260*/         OPC_CheckChild1Type, MVT::v8i8,
/*55262*/         OPC_RecordChild2, // #1 = $Vm
/*55263*/         OPC_CheckChild2Type, MVT::v8i8,
/*55265*/         OPC_MoveParent,
/*55266*/         OPC_CheckType, MVT::v8i16,
/*55268*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55270*/         OPC_EmitInteger, MVT::i32, 14, 
/*55273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 5:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
                /*SwitchType*/ 27,  MVT::v4i16,// ->55316
/*55289*/         OPC_CheckChild1Type, MVT::v4i16,
/*55291*/         OPC_RecordChild2, // #1 = $Vm
/*55292*/         OPC_CheckChild2Type, MVT::v4i16,
/*55294*/         OPC_MoveParent,
/*55295*/         OPC_CheckType, MVT::v4i32,
/*55297*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55299*/         OPC_EmitInteger, MVT::i32, 14, 
/*55302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 5:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
                /*SwitchType*/ 27,  MVT::v2i32,// ->55345
/*55318*/         OPC_CheckChild1Type, MVT::v2i32,
/*55320*/         OPC_RecordChild2, // #1 = $Vm
/*55321*/         OPC_CheckChild2Type, MVT::v2i32,
/*55323*/         OPC_MoveParent,
/*55324*/         OPC_CheckType, MVT::v2i64,
/*55326*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55328*/         OPC_EmitInteger, MVT::i32, 14, 
/*55331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 5:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                  // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
                0, // EndSwitchType
/*55346*/     0, /*End of Scope*/
/*55347*/   /*Scope*/ 69, /*->55417*/
/*55348*/     OPC_RecordChild0, // #0 = $Vm
/*55349*/     OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->55372
/*55352*/       OPC_CheckChild0Type, MVT::v8i8,
/*55354*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55356*/       OPC_EmitInteger, MVT::i32, 14, 
/*55359*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55362*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
              /*SwitchType*/ 20,  MVT::v4i32,// ->55394
/*55374*/       OPC_CheckChild0Type, MVT::v4i16,
/*55376*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55378*/       OPC_EmitInteger, MVT::i32, 14, 
/*55381*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55384*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
              /*SwitchType*/ 20,  MVT::v2i64,// ->55416
/*55396*/       OPC_CheckChild0Type, MVT::v2i32,
/*55398*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55400*/       OPC_EmitInteger, MVT::i32, 14, 
/*55403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
              0, // EndSwitchType
/*55417*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 63,  TARGET_VAL(ISD::CALLSEQ_END),// ->55484
/*55421*/   OPC_RecordNode,   // #0 = 'ARMcallseq_end' chained node
/*55422*/   OPC_CaptureGlueInput,
/*55423*/   OPC_RecordChild1, // #1 = $amt1
/*55424*/   OPC_MoveChild, 1,
/*55426*/   OPC_SwitchOpcode /*2 cases */, 26,  TARGET_VAL(ISD::TargetConstant),// ->55456
/*55430*/     OPC_MoveParent,
/*55431*/     OPC_RecordChild2, // #2 = $amt2
/*55432*/     OPC_MoveChild, 2,
/*55434*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*55437*/     OPC_MoveParent,
/*55438*/     OPC_EmitMergeInputChains1_0,
/*55439*/     OPC_EmitInteger, MVT::i32, 14, 
/*55442*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55445*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
              // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
            /*SwitchOpcode*/ 24,  TARGET_VAL(ISD::Constant),// ->55483
/*55459*/     OPC_MoveParent,
/*55460*/     OPC_RecordChild2, // #2 = $amt2
/*55461*/     OPC_MoveChild, 2,
/*55463*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55466*/     OPC_MoveParent,
/*55467*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55469*/     OPC_EmitMergeInputChains1_0,
/*55470*/     OPC_EmitConvertToTarget, 1,
/*55472*/     OPC_EmitConvertToTarget, 2,
/*55474*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
              // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
              // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 82,  TARGET_VAL(ARMISD::WrapperJT),// ->55569
/*55487*/   OPC_RecordChild0, // #0 = $dst
/*55488*/   OPC_MoveChild, 0,
/*55490*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55493*/   OPC_MoveParent,
/*55494*/   OPC_RecordChild1, // #1 = $id
/*55495*/   OPC_MoveChild, 1,
/*55497*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55500*/   OPC_MoveParent,
/*55501*/   OPC_Scope, 21, /*->55524*/ // 3 children in Scope
/*55503*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*55505*/     OPC_EmitConvertToTarget, 1,
/*55507*/     OPC_EmitInteger, MVT::i32, 14, 
/*55510*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55513*/     OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55524*/   /*Scope*/ 21, /*->55546*/
/*55525*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55527*/     OPC_EmitConvertToTarget, 1,
/*55529*/     OPC_EmitInteger, MVT::i32, 14, 
/*55532*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55535*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55546*/   /*Scope*/ 21, /*->55568*/
/*55547*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55549*/     OPC_EmitConvertToTarget, 1,
/*55551*/     OPC_EmitInteger, MVT::i32, 14, 
/*55554*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55557*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
              // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*55568*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 34,  TARGET_VAL(ARMISD::BR2_JT),// ->55606
/*55572*/   OPC_RecordNode,   // #0 = 'ARMbr2jt' chained node
/*55573*/   OPC_RecordChild1, // #1 = $target
/*55574*/   OPC_CheckChild1Type, MVT::i32,
/*55576*/   OPC_RecordChild2, // #2 = $index
/*55577*/   OPC_RecordChild3, // #3 = $jt
/*55578*/   OPC_MoveChild, 3,
/*55580*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*55583*/   OPC_MoveParent,
/*55584*/   OPC_RecordChild4, // #4 = $id
/*55585*/   OPC_MoveChild, 4,
/*55587*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55590*/   OPC_MoveParent,
/*55591*/   OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55593*/   OPC_EmitMergeInputChains1_0,
/*55594*/   OPC_EmitConvertToTarget, 4,
/*55596*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
            // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
            // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
          /*SwitchOpcode*/ 25,  TARGET_VAL(ISD::INTRINSIC_VOID),// ->55634
/*55609*/   OPC_RecordNode,   // #0 = 'intrinsic_void' chained node
/*55610*/   OPC_MoveChild, 1,
/*55612*/   OPC_CheckInteger, 107, 
/*55614*/   OPC_MoveParent,
/*55615*/   OPC_RecordChild2, // #1 = $src
/*55616*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*55618*/   OPC_EmitMergeInputChains1_0,
/*55619*/   OPC_EmitInteger, MVT::i32, 14, 
/*55622*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55625*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
            // Src: (intrinsic_void 107:iPTR, GPR:i32:$src) - Complexity = 8
            // Dst: (VMSR GPR:i32:$src)
          /*SwitchOpcode*/ 59,  TARGET_VAL(ARMISD::BFI),// ->55696
/*55637*/   OPC_RecordChild0, // #0 = $src
/*55638*/   OPC_RecordChild1, // #1 = $Rn
/*55639*/   OPC_RecordChild2, // #2 = $imm
/*55640*/   OPC_MoveChild, 2,
/*55642*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55645*/   OPC_CheckPredicate, 20, // Predicate_bf_inv_mask_imm
/*55647*/   OPC_MoveParent,
/*55648*/   OPC_Scope, 22, /*->55672*/ // 2 children in Scope
/*55650*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*55652*/     OPC_EmitConvertToTarget, 2,
/*55654*/     OPC_EmitInteger, MVT::i32, 14, 
/*55657*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55660*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (BFI:i32 GPR:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*55672*/   /*Scope*/ 22, /*->55695*/
/*55673*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55675*/     OPC_EmitConvertToTarget, 2,
/*55677*/     OPC_EmitInteger, MVT::i32, 14, 
/*55680*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55683*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
              // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*55695*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperPIC),// ->55732
/*55699*/   OPC_RecordChild0, // #0 = $addr
/*55700*/   OPC_MoveChild, 0,
/*55702*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55705*/   OPC_MoveParent,
/*55706*/   OPC_CheckType, MVT::i32,
/*55708*/   OPC_Scope, 10, /*->55720*/ // 2 children in Scope
/*55710*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*55712*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*55720*/   /*Scope*/ 10, /*->55731*/
/*55721*/     OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*55723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*55731*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 33,  TARGET_VAL(ARMISD::WrapperDYN),// ->55768
/*55735*/   OPC_RecordChild0, // #0 = $addr
/*55736*/   OPC_MoveChild, 0,
/*55738*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*55741*/   OPC_MoveParent,
/*55742*/   OPC_CheckType, MVT::i32,
/*55744*/   OPC_Scope, 10, /*->55756*/ // 2 children in Scope
/*55746*/     OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*55748*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*55756*/   /*Scope*/ 10, /*->55767*/
/*55757*/     OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*55759*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_dyn), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMWrapperDYN:i32 (tglobaladdr:i32):$addr) - Complexity = 6
              // Dst: (t2MOV_ga_dyn:i32 (tglobaladdr:i32):$addr)
/*55767*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::Wrapper),// ->55929
/*55772*/   OPC_RecordChild0, // #0 = $dst
/*55773*/   OPC_MoveChild, 0,
/*55775*/   OPC_SwitchOpcode /*2 cases */, 84,  TARGET_VAL(ISD::TargetGlobalAddress),// ->55863
/*55779*/     OPC_MoveParent,
/*55780*/     OPC_CheckType, MVT::i32,
/*55782*/     OPC_Scope, 18, /*->55802*/ // 5 children in Scope
/*55784*/       OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (!Subtarget->useMovt())
/*55786*/       OPC_EmitInteger, MVT::i32, 14, 
/*55789*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55792*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tglobaladdr:i32):$dst)
/*55802*/     /*Scope*/ 10, /*->55813*/
/*55803*/       OPC_CheckPatternPredicate, 15, // (!Subtarget->isThumb()) && (Subtarget->useMovt())
/*55805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*55813*/     /*Scope*/ 18, /*->55832*/
/*55814*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55816*/       OPC_EmitInteger, MVT::i32, 14, 
/*55819*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55822*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tglobaladdr:i32):$dst)
/*55832*/     /*Scope*/ 18, /*->55851*/
/*55833*/       OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (!Subtarget->useMovt())
/*55835*/       OPC_EmitInteger, MVT::i32, 14, 
/*55838*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55841*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tglobaladdr:i32):$dst)
/*55851*/     /*Scope*/ 10, /*->55862*/
/*55852*/       OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb2()) && (Subtarget->useMovt())
/*55854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*55862*/     0, /*End of Scope*/
            /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::TargetConstantPool),// ->55928
/*55866*/     OPC_MoveParent,
/*55867*/     OPC_CheckType, MVT::i32,
/*55869*/     OPC_Scope, 18, /*->55889*/ // 3 children in Scope
/*55871*/       OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*55873*/       OPC_EmitInteger, MVT::i32, 14, 
/*55876*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55879*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*55889*/     /*Scope*/ 18, /*->55908*/
/*55890*/       OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*55892*/       OPC_EmitInteger, MVT::i32, 14, 
/*55895*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55898*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*55908*/     /*Scope*/ 18, /*->55927*/
/*55909*/       OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*55911*/       OPC_EmitInteger, MVT::i32, 14, 
/*55914*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55917*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*55927*/     0, /*End of Scope*/
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEs),// ->56090
/*55933*/   OPC_RecordChild0, // #0 = $V
/*55934*/   OPC_Scope, 30, /*->55966*/ // 4 children in Scope
/*55936*/     OPC_CheckChild0Type, MVT::v8i8,
/*55938*/     OPC_RecordChild1, // #1 = $lane
/*55939*/     OPC_MoveChild, 1,
/*55941*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55944*/     OPC_MoveParent,
/*55945*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55947*/     OPC_EmitConvertToTarget, 1,
/*55949*/     OPC_EmitInteger, MVT::i32, 14, 
/*55952*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55955*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*55966*/   /*Scope*/ 30, /*->55997*/
/*55967*/     OPC_CheckChild0Type, MVT::v4i16,
/*55969*/     OPC_RecordChild1, // #1 = $lane
/*55970*/     OPC_MoveChild, 1,
/*55972*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55975*/     OPC_MoveParent,
/*55976*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*55978*/     OPC_EmitConvertToTarget, 1,
/*55980*/     OPC_EmitInteger, MVT::i32, 14, 
/*55983*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55986*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*55997*/   /*Scope*/ 45, /*->56043*/
/*55998*/     OPC_CheckChild0Type, MVT::v16i8,
/*56000*/     OPC_RecordChild1, // #1 = $lane
/*56001*/     OPC_MoveChild, 1,
/*56003*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56006*/     OPC_MoveParent,
/*56007*/     OPC_EmitConvertToTarget, 1,
/*56009*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56012*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56021*/     OPC_EmitConvertToTarget, 1,
/*56023*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56026*/     OPC_EmitInteger, MVT::i32, 14, 
/*56029*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56032*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56043*/   /*Scope*/ 45, /*->56089*/
/*56044*/     OPC_CheckChild0Type, MVT::v8i16,
/*56046*/     OPC_RecordChild1, // #1 = $lane
/*56047*/     OPC_MoveChild, 1,
/*56049*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56052*/     OPC_MoveParent,
/*56053*/     OPC_EmitConvertToTarget, 1,
/*56055*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*56058*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56067*/     OPC_EmitConvertToTarget, 1,
/*56069*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*56072*/     OPC_EmitInteger, MVT::i32, 14, 
/*56075*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56078*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56089*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 29|128,1/*157*/,  TARGET_VAL(ARMISD::VGETLANEu),// ->56251
/*56094*/   OPC_RecordChild0, // #0 = $V
/*56095*/   OPC_Scope, 30, /*->56127*/ // 4 children in Scope
/*56097*/     OPC_CheckChild0Type, MVT::v8i8,
/*56099*/     OPC_RecordChild1, // #1 = $lane
/*56100*/     OPC_MoveChild, 1,
/*56102*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56105*/     OPC_MoveParent,
/*56106*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56108*/     OPC_EmitConvertToTarget, 1,
/*56110*/     OPC_EmitInteger, MVT::i32, 14, 
/*56113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56116*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*56127*/   /*Scope*/ 30, /*->56158*/
/*56128*/     OPC_CheckChild0Type, MVT::v4i16,
/*56130*/     OPC_RecordChild1, // #1 = $lane
/*56131*/     OPC_MoveChild, 1,
/*56133*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56136*/     OPC_MoveParent,
/*56137*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56139*/     OPC_EmitConvertToTarget, 1,
/*56141*/     OPC_EmitInteger, MVT::i32, 14, 
/*56144*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56147*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*56158*/   /*Scope*/ 45, /*->56204*/
/*56159*/     OPC_CheckChild0Type, MVT::v16i8,
/*56161*/     OPC_RecordChild1, // #1 = $lane
/*56162*/     OPC_MoveChild, 1,
/*56164*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56167*/     OPC_MoveParent,
/*56168*/     OPC_EmitConvertToTarget, 1,
/*56170*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*56173*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56182*/     OPC_EmitConvertToTarget, 1,
/*56184*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*56187*/     OPC_EmitInteger, MVT::i32, 14, 
/*56190*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56193*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*56204*/   /*Scope*/ 45, /*->56250*/
/*56205*/     OPC_CheckChild0Type, MVT::v8i16,
/*56207*/     OPC_RecordChild1, // #1 = $lane
/*56208*/     OPC_MoveChild, 1,
/*56210*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56213*/     OPC_MoveParent,
/*56214*/     OPC_EmitConvertToTarget, 1,
/*56216*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*56219*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56228*/     OPC_EmitConvertToTarget, 1,
/*56230*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*56233*/     OPC_EmitInteger, MVT::i32, 14, 
/*56236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*56250*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 56|128,1/*184*/,  TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->56439
/*56255*/   OPC_RecordChild0, // #0 = $V
/*56256*/   OPC_Scope, 32, /*->56290*/ // 5 children in Scope
/*56258*/     OPC_CheckChild0Type, MVT::v2i32,
/*56260*/     OPC_RecordChild1, // #1 = $lane
/*56261*/     OPC_MoveChild, 1,
/*56263*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56266*/     OPC_MoveParent,
/*56267*/     OPC_CheckType, MVT::i32,
/*56269*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*56271*/     OPC_EmitConvertToTarget, 1,
/*56273*/     OPC_EmitInteger, MVT::i32, 14, 
/*56276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*56290*/   /*Scope*/ 47, /*->56338*/
/*56291*/     OPC_CheckChild0Type, MVT::v4i32,
/*56293*/     OPC_RecordChild1, // #1 = $lane
/*56294*/     OPC_MoveChild, 1,
/*56296*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56299*/     OPC_MoveParent,
/*56300*/     OPC_CheckType, MVT::i32,
/*56302*/     OPC_EmitConvertToTarget, 1,
/*56304*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*56307*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*56316*/     OPC_EmitConvertToTarget, 1,
/*56318*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*56321*/     OPC_EmitInteger, MVT::i32, 14, 
/*56324*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56327*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
              // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*56338*/   /*Scope*/ 23, /*->56362*/
/*56339*/     OPC_RecordChild1, // #1 = $src2
/*56340*/     OPC_MoveChild, 1,
/*56342*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56345*/     OPC_MoveParent,
/*56346*/     OPC_CheckType, MVT::f64,
/*56348*/     OPC_EmitConvertToTarget, 1,
/*56350*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*56353*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
              // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*56362*/   /*Scope*/ 37, /*->56400*/
/*56363*/     OPC_CheckChild0Type, MVT::v2f32,
/*56365*/     OPC_RecordChild1, // #1 = $src2
/*56366*/     OPC_MoveChild, 1,
/*56368*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56371*/     OPC_MoveParent,
/*56372*/     OPC_CheckType, MVT::f32,
/*56374*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*56377*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*56386*/     OPC_EmitConvertToTarget, 1,
/*56388*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*56391*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:f64), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56400*/   /*Scope*/ 37, /*->56438*/
/*56401*/     OPC_CheckChild0Type, MVT::v4f32,
/*56403*/     OPC_RecordChild1, // #1 = $src2
/*56404*/     OPC_MoveChild, 1,
/*56406*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56409*/     OPC_MoveParent,
/*56410*/     OPC_CheckType, MVT::f32,
/*56412*/     OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*56415*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3 
/*56424*/     OPC_EmitConvertToTarget, 1,
/*56426*/     OPC_EmitNodeXForm, 16, 4, // SSubReg_f32_reg
/*56429*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
              // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:v16i8), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*56438*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 70|128,2/*326*/,  TARGET_VAL(ISD::Constant),// ->56769
/*56443*/   OPC_RecordNode,   // #0 = $imm
/*56444*/   OPC_CheckType, MVT::i32,
/*56446*/   OPC_Scope, 26, /*->56474*/ // 11 children in Scope
/*56448*/     OPC_CheckPredicate, 5, // Predicate_t2_so_imm
/*56450*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*56452*/     OPC_EmitConvertToTarget, 0,
/*56454*/     OPC_EmitInteger, MVT::i32, 14, 
/*56457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56460*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56463*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
              // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*56474*/   /*Scope*/ 26, /*->56501*/
/*56475*/     OPC_CheckPredicate, 7, // Predicate_so_imm
/*56477*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*56479*/     OPC_EmitConvertToTarget, 0,
/*56481*/     OPC_EmitInteger, MVT::i32, 14, 
/*56484*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56487*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56490*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
              // Dst: (MOVi:i32 (imm:i32):$imm)
/*56501*/   /*Scope*/ 22, /*->56524*/
/*56502*/     OPC_CheckPredicate, 63, // Predicate_imm0_65535
/*56504*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*56506*/     OPC_EmitConvertToTarget, 0,
/*56508*/     OPC_EmitInteger, MVT::i32, 14, 
/*56511*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56514*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (MOVi16:i32 (imm:i32):$imm)
/*56524*/   /*Scope*/ 29, /*->56554*/
/*56525*/     OPC_CheckPredicate, 21, // Predicate_so_imm_not
/*56527*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*56529*/     OPC_EmitConvertToTarget, 0,
/*56531*/     OPC_EmitNodeXForm, 11, 1, // so_imm_not_XFORM
/*56534*/     OPC_EmitInteger, MVT::i32, 14, 
/*56537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56540*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56543*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:so_imm_not_XFORM>>:$imm - Complexity = 4
              // Dst: (MVNi:i32 (so_imm_not_XFORM:i32 (imm:i32):$imm))
/*56554*/   /*Scope*/ 14, /*->56569*/
/*56555*/     OPC_CheckPredicate, 64, // Predicate_arm_i32imm
/*56557*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*56559*/     OPC_EmitConvertToTarget, 0,
/*56561*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
              // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*56569*/   /*Scope*/ 26, /*->56596*/
/*56570*/     OPC_CheckPredicate, 42, // Predicate_imm0_255
/*56572*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56574*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56577*/     OPC_EmitConvertToTarget, 0,
/*56579*/     OPC_EmitInteger, MVT::i32, 14, 
/*56582*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56585*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
              // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
              // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*56596*/   /*Scope*/ 22, /*->56619*/
/*56597*/     OPC_CheckPredicate, 63, // Predicate_imm0_65535
/*56599*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*56601*/     OPC_EmitConvertToTarget, 0,
/*56603*/     OPC_EmitInteger, MVT::i32, 14, 
/*56606*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
              // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*56619*/   /*Scope*/ 29, /*->56649*/
/*56620*/     OPC_CheckPredicate, 8, // Predicate_t2_so_imm_not
/*56622*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*56624*/     OPC_EmitConvertToTarget, 0,
/*56626*/     OPC_EmitNodeXForm, 3, 1, // t2_so_imm_not_XFORM
/*56629*/     OPC_EmitInteger, MVT::i32, 14, 
/*56632*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56635*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56638*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
              // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
              // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*56649*/   /*Scope*/ 55, /*->56705*/
/*56650*/     OPC_CheckPredicate, 65, // Predicate_thumb_immshifted
/*56652*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56654*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56657*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56660*/     OPC_EmitConvertToTarget, 0,
/*56662*/     OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*56665*/     OPC_EmitInteger, MVT::i32, 14, 
/*56668*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56671*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*56682*/     OPC_EmitConvertToTarget, 0,
/*56684*/     OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*56687*/     OPC_EmitInteger, MVT::i32, 14, 
/*56690*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56693*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
              // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
              // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*56705*/   /*Scope*/ 49, /*->56755*/
/*56706*/     OPC_CheckPredicate, 66, // Predicate_imm0_255_comp
/*56708*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56710*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56713*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*56716*/     OPC_EmitConvertToTarget, 0,
/*56718*/     OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*56721*/     OPC_EmitInteger, MVT::i32, 14, 
/*56724*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56727*/     OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7 
/*56738*/     OPC_EmitInteger, MVT::i32, 14, 
/*56741*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56744*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
              // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
              // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*56755*/   /*Scope*/ 12, /*->56768*/
/*56756*/     OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*56758*/     OPC_EmitConvertToTarget, 0,
/*56760*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (imm:i32):$src - Complexity = 3
              // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*56768*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_ADD),// ->56821
/*56772*/   OPC_RecordMemRef,
/*56773*/   OPC_RecordNode,   // #0 = 'atomic_load_add' chained node
/*56774*/   OPC_RecordChild1, // #1 = $ptr
/*56775*/   OPC_CheckChild1Type, MVT::i32,
/*56777*/   OPC_RecordChild2, // #2 = $incr
/*56778*/   OPC_CheckType, MVT::i32,
/*56780*/   OPC_Scope, 12, /*->56794*/ // 3 children in Scope
/*56782*/     OPC_CheckPredicate, 67, // Predicate_atomic_load_add_8
/*56784*/     OPC_EmitMergeInputChains1_0,
/*56785*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56794*/   /*Scope*/ 12, /*->56807*/
/*56795*/     OPC_CheckPredicate, 68, // Predicate_atomic_load_add_16
/*56797*/     OPC_EmitMergeInputChains1_0,
/*56798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56807*/   /*Scope*/ 12, /*->56820*/
/*56808*/     OPC_CheckPredicate, 69, // Predicate_atomic_load_add_32
/*56810*/     OPC_EmitMergeInputChains1_0,
/*56811*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_ADD_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_add:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_add_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_ADD_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56820*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_SUB),// ->56873
/*56824*/   OPC_RecordMemRef,
/*56825*/   OPC_RecordNode,   // #0 = 'atomic_load_sub' chained node
/*56826*/   OPC_RecordChild1, // #1 = $ptr
/*56827*/   OPC_CheckChild1Type, MVT::i32,
/*56829*/   OPC_RecordChild2, // #2 = $incr
/*56830*/   OPC_CheckType, MVT::i32,
/*56832*/   OPC_Scope, 12, /*->56846*/ // 3 children in Scope
/*56834*/     OPC_CheckPredicate, 70, // Predicate_atomic_load_sub_8
/*56836*/     OPC_EmitMergeInputChains1_0,
/*56837*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56846*/   /*Scope*/ 12, /*->56859*/
/*56847*/     OPC_CheckPredicate, 71, // Predicate_atomic_load_sub_16
/*56849*/     OPC_EmitMergeInputChains1_0,
/*56850*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56859*/   /*Scope*/ 12, /*->56872*/
/*56860*/     OPC_CheckPredicate, 72, // Predicate_atomic_load_sub_32
/*56862*/     OPC_EmitMergeInputChains1_0,
/*56863*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_SUB_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_sub:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_sub_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_SUB_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56872*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_AND),// ->56925
/*56876*/   OPC_RecordMemRef,
/*56877*/   OPC_RecordNode,   // #0 = 'atomic_load_and' chained node
/*56878*/   OPC_RecordChild1, // #1 = $ptr
/*56879*/   OPC_CheckChild1Type, MVT::i32,
/*56881*/   OPC_RecordChild2, // #2 = $incr
/*56882*/   OPC_CheckType, MVT::i32,
/*56884*/   OPC_Scope, 12, /*->56898*/ // 3 children in Scope
/*56886*/     OPC_CheckPredicate, 73, // Predicate_atomic_load_and_8
/*56888*/     OPC_EmitMergeInputChains1_0,
/*56889*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56898*/   /*Scope*/ 12, /*->56911*/
/*56899*/     OPC_CheckPredicate, 74, // Predicate_atomic_load_and_16
/*56901*/     OPC_EmitMergeInputChains1_0,
/*56902*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56911*/   /*Scope*/ 12, /*->56924*/
/*56912*/     OPC_CheckPredicate, 75, // Predicate_atomic_load_and_32
/*56914*/     OPC_EmitMergeInputChains1_0,
/*56915*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_AND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_and:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_and_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_AND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56924*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_OR),// ->56977
/*56928*/   OPC_RecordMemRef,
/*56929*/   OPC_RecordNode,   // #0 = 'atomic_load_or' chained node
/*56930*/   OPC_RecordChild1, // #1 = $ptr
/*56931*/   OPC_CheckChild1Type, MVT::i32,
/*56933*/   OPC_RecordChild2, // #2 = $incr
/*56934*/   OPC_CheckType, MVT::i32,
/*56936*/   OPC_Scope, 12, /*->56950*/ // 3 children in Scope
/*56938*/     OPC_CheckPredicate, 76, // Predicate_atomic_load_or_8
/*56940*/     OPC_EmitMergeInputChains1_0,
/*56941*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56950*/   /*Scope*/ 12, /*->56963*/
/*56951*/     OPC_CheckPredicate, 77, // Predicate_atomic_load_or_16
/*56953*/     OPC_EmitMergeInputChains1_0,
/*56954*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56963*/   /*Scope*/ 12, /*->56976*/
/*56964*/     OPC_CheckPredicate, 78, // Predicate_atomic_load_or_32
/*56966*/     OPC_EmitMergeInputChains1_0,
/*56967*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_OR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_or:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_or_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_OR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*56976*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_XOR),// ->57029
/*56980*/   OPC_RecordMemRef,
/*56981*/   OPC_RecordNode,   // #0 = 'atomic_load_xor' chained node
/*56982*/   OPC_RecordChild1, // #1 = $ptr
/*56983*/   OPC_CheckChild1Type, MVT::i32,
/*56985*/   OPC_RecordChild2, // #2 = $incr
/*56986*/   OPC_CheckType, MVT::i32,
/*56988*/   OPC_Scope, 12, /*->57002*/ // 3 children in Scope
/*56990*/     OPC_CheckPredicate, 79, // Predicate_atomic_load_xor_8
/*56992*/     OPC_EmitMergeInputChains1_0,
/*56993*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57002*/   /*Scope*/ 12, /*->57015*/
/*57003*/     OPC_CheckPredicate, 80, // Predicate_atomic_load_xor_16
/*57005*/     OPC_EmitMergeInputChains1_0,
/*57006*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57015*/   /*Scope*/ 12, /*->57028*/
/*57016*/     OPC_CheckPredicate, 81, // Predicate_atomic_load_xor_32
/*57018*/     OPC_EmitMergeInputChains1_0,
/*57019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_XOR_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_xor:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_xor_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_XOR_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57028*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_LOAD_NAND),// ->57081
/*57032*/   OPC_RecordMemRef,
/*57033*/   OPC_RecordNode,   // #0 = 'atomic_load_nand' chained node
/*57034*/   OPC_RecordChild1, // #1 = $ptr
/*57035*/   OPC_CheckChild1Type, MVT::i32,
/*57037*/   OPC_RecordChild2, // #2 = $incr
/*57038*/   OPC_CheckType, MVT::i32,
/*57040*/   OPC_Scope, 12, /*->57054*/ // 3 children in Scope
/*57042*/     OPC_CheckPredicate, 82, // Predicate_atomic_load_nand_8
/*57044*/     OPC_EmitMergeInputChains1_0,
/*57045*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_8>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I8:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57054*/   /*Scope*/ 12, /*->57067*/
/*57055*/     OPC_CheckPredicate, 83, // Predicate_atomic_load_nand_16
/*57057*/     OPC_EmitMergeInputChains1_0,
/*57058*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_16>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I16:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57067*/   /*Scope*/ 12, /*->57080*/
/*57068*/     OPC_CheckPredicate, 84, // Predicate_atomic_load_nand_32
/*57070*/     OPC_EmitMergeInputChains1_0,
/*57071*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_LOAD_NAND_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_load_nand:i32 GPR:i32:$ptr, GPR:i32:$incr)<<P:Predicate_atomic_load_nand_32>> - Complexity = 4
              // Dst: (ATOMIC_LOAD_NAND_I32:i32 GPR:i32:$ptr, GPR:i32:$incr)
/*57080*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 49,  TARGET_VAL(ISD::ATOMIC_SWAP),// ->57133
/*57084*/   OPC_RecordMemRef,
/*57085*/   OPC_RecordNode,   // #0 = 'atomic_swap' chained node
/*57086*/   OPC_RecordChild1, // #1 = $ptr
/*57087*/   OPC_CheckChild1Type, MVT::i32,
/*57089*/   OPC_RecordChild2, // #2 = $new
/*57090*/   OPC_CheckType, MVT::i32,
/*57092*/   OPC_Scope, 12, /*->57106*/ // 3 children in Scope
/*57094*/     OPC_CheckPredicate, 85, // Predicate_atomic_swap_8
/*57096*/     OPC_EmitMergeInputChains1_0,
/*57097*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$new)
/*57106*/   /*Scope*/ 12, /*->57119*/
/*57107*/     OPC_CheckPredicate, 86, // Predicate_atomic_swap_16
/*57109*/     OPC_EmitMergeInputChains1_0,
/*57110*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$new)
/*57119*/   /*Scope*/ 12, /*->57132*/
/*57120*/     OPC_CheckPredicate, 87, // Predicate_atomic_swap_32
/*57122*/     OPC_EmitMergeInputChains1_0,
/*57123*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (atomic_swap:i32 GPR:i32:$ptr, GPR:i32:$new)<<P:Predicate_atomic_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$new)
/*57132*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 53,  TARGET_VAL(ISD::ATOMIC_CMP_SWAP),// ->57189
/*57136*/   OPC_RecordMemRef,
/*57137*/   OPC_RecordNode,   // #0 = 'atomic_cmp_swap' chained node
/*57138*/   OPC_RecordChild1, // #1 = $ptr
/*57139*/   OPC_CheckChild1Type, MVT::i32,
/*57141*/   OPC_RecordChild2, // #2 = $old
/*57142*/   OPC_RecordChild3, // #3 = $new
/*57143*/   OPC_CheckType, MVT::i32,
/*57145*/   OPC_Scope, 13, /*->57160*/ // 3 children in Scope
/*57147*/     OPC_CheckPredicate, 88, // Predicate_atomic_cmp_swap_8
/*57149*/     OPC_EmitMergeInputChains1_0,
/*57150*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I8), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_8>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I8:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*57160*/   /*Scope*/ 13, /*->57174*/
/*57161*/     OPC_CheckPredicate, 89, // Predicate_atomic_cmp_swap_16
/*57163*/     OPC_EmitMergeInputChains1_0,
/*57164*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I16), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_16>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I16:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*57174*/   /*Scope*/ 13, /*->57188*/
/*57175*/     OPC_CheckPredicate, 90, // Predicate_atomic_cmp_swap_32
/*57177*/     OPC_EmitMergeInputChains1_0,
/*57178*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ATOMIC_CMP_SWAP_I32), 0|OPFL_Chain|OPFL_MemRefs,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (atomic_cmp_swap:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)<<P:Predicate_atomic_cmp_swap_32>> - Complexity = 4
              // Dst: (ATOMIC_CMP_SWAP_I32:i32 GPR:i32:$ptr, GPR:i32:$old, GPR:i32:$new)
/*57188*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 40,  TARGET_VAL(ARMISD::RRX),// ->57232
/*57192*/   OPC_CaptureGlueInput,
/*57193*/   OPC_RecordChild0, // #0 = $Rm
/*57194*/   OPC_CheckType, MVT::i32,
/*57196*/   OPC_Scope, 10, /*->57208*/ // 2 children in Scope
/*57198*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57200*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RRX:i32 GPR:i32:$Rm)
/*57208*/   /*Scope*/ 22, /*->57231*/
/*57209*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57211*/     OPC_EmitInteger, MVT::i32, 14, 
/*57214*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*57231*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRL_FLAG),// ->57272
/*57235*/   OPC_RecordChild0, // #0 = $src
/*57236*/   OPC_CheckType, MVT::i32,
/*57238*/   OPC_Scope, 11, /*->57251*/ // 2 children in Scope
/*57240*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57242*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*57251*/   /*Scope*/ 19, /*->57271*/
/*57252*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57254*/     OPC_EmitInteger, MVT::i32, 14, 
/*57257*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57260*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*57271*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 37,  TARGET_VAL(ARMISD::SRA_FLAG),// ->57312
/*57275*/   OPC_RecordChild0, // #0 = $src
/*57276*/   OPC_CheckType, MVT::i32,
/*57278*/   OPC_Scope, 11, /*->57291*/ // 2 children in Scope
/*57280*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*57282*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
              // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
              // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*57291*/   /*Scope*/ 19, /*->57311*/
/*57292*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57294*/     OPC_EmitInteger, MVT::i32, 14, 
/*57297*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57300*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                  2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*57311*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::MULHS),// ->57361
/*57315*/   OPC_RecordChild0, // #0 = $Rn
/*57316*/   OPC_RecordChild1, // #1 = $Rm
/*57317*/   OPC_CheckType, MVT::i32,
/*57319*/   OPC_Scope, 19, /*->57340*/ // 2 children in Scope
/*57321*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57323*/     OPC_EmitInteger, MVT::i32, 14, 
/*57326*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57329*/     OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
              // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*57340*/   /*Scope*/ 19, /*->57360*/
/*57341*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57343*/     OPC_EmitInteger, MVT::i32, 14, 
/*57346*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57349*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                  1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*57360*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::CTLZ),// ->57407
/*57364*/   OPC_RecordChild0, // #0 = $Rm
/*57365*/   OPC_CheckType, MVT::i32,
/*57367*/   OPC_Scope, 18, /*->57387*/ // 2 children in Scope
/*57369*/     OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57371*/     OPC_EmitInteger, MVT::i32, 14, 
/*57374*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57377*/     OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (CLZ:i32 GPR:i32:$Rm)
/*57387*/   /*Scope*/ 18, /*->57406*/
/*57388*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57390*/     OPC_EmitInteger, MVT::i32, 14, 
/*57393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57396*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*57406*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::RBIT),// ->57453
/*57410*/   OPC_RecordChild0, // #0 = $Rm
/*57411*/   OPC_CheckType, MVT::i32,
/*57413*/   OPC_Scope, 18, /*->57433*/ // 2 children in Scope
/*57415*/     OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57417*/     OPC_EmitInteger, MVT::i32, 14, 
/*57420*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57423*/     OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (RBIT:i32 GPR:i32:$Rm)
/*57433*/   /*Scope*/ 18, /*->57452*/
/*57434*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57436*/     OPC_EmitInteger, MVT::i32, 14, 
/*57439*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57442*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*57452*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 62,  TARGET_VAL(ISD::BSWAP),// ->57518
/*57456*/   OPC_RecordChild0, // #0 = $Rm
/*57457*/   OPC_CheckType, MVT::i32,
/*57459*/   OPC_Scope, 18, /*->57479*/ // 3 children in Scope
/*57461*/     OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*57463*/     OPC_EmitInteger, MVT::i32, 14, 
/*57466*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57469*/     OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
              // Dst: (REV:i32 GPR:i32:$Rm)
/*57479*/   /*Scope*/ 18, /*->57498*/
/*57480*/     OPC_CheckPatternPredicate, 1, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*57482*/     OPC_EmitInteger, MVT::i32, 14, 
/*57485*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57488*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tREV:i32 tGPR:i32:$Rm)
/*57498*/   /*Scope*/ 18, /*->57517*/
/*57499*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57501*/     OPC_EmitInteger, MVT::i32, 14, 
/*57504*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57507*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
              // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*57517*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 32,  TARGET_VAL(ARMISD::THREAD_POINTER),// ->57553
/*57521*/   OPC_CheckType, MVT::i32,
/*57523*/   OPC_Scope, 7, /*->57532*/ // 3 children in Scope
/*57525*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (TPsoft:i32)
/*57532*/   /*Scope*/ 9, /*->57542*/
/*57533*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*57535*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (tTPsoft:i32)
/*57542*/   /*Scope*/ 9, /*->57552*/
/*57543*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*57545*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2TPsoft), 0,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (ARMthread_pointer:i32) - Complexity = 3
              // Dst: (t2TPsoft:i32)
/*57552*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 76,  TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->57632
/*57556*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_setjmp' chained node
/*57557*/   OPC_RecordChild1, // #1 = $src
/*57558*/   OPC_CheckChild1Type, MVT::i32,
/*57560*/   OPC_RecordChild2, // #2 = $val
/*57561*/   OPC_CheckChild2Type, MVT::i32,
/*57563*/   OPC_CheckType, MVT::i32,
/*57565*/   OPC_Scope, 12, /*->57579*/ // 5 children in Scope
/*57567*/     OPC_CheckPatternPredicate, 29, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*57569*/     OPC_EmitMergeInputChains1_0,
/*57570*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*57579*/   /*Scope*/ 12, /*->57592*/
/*57580*/     OPC_CheckPatternPredicate, 30, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*57582*/     OPC_EmitMergeInputChains1_0,
/*57583*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
              // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*57592*/   /*Scope*/ 12, /*->57605*/
/*57593*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57595*/     OPC_EmitMergeInputChains1_0,
/*57596*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*57605*/   /*Scope*/ 12, /*->57618*/
/*57606*/     OPC_CheckPatternPredicate, 31, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*57608*/     OPC_EmitMergeInputChains1_0,
/*57609*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*57618*/   /*Scope*/ 12, /*->57631*/
/*57619*/     OPC_CheckPatternPredicate, 32, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*57621*/     OPC_EmitMergeInputChains1_0,
/*57622*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
              // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*57631*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::SDIV),// ->57658
/*57635*/   OPC_RecordChild0, // #0 = $Rn
/*57636*/   OPC_RecordChild1, // #1 = $Rm
/*57637*/   OPC_CheckType, MVT::i32,
/*57639*/   OPC_CheckPatternPredicate, 33, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*57641*/   OPC_EmitInteger, MVT::i32, 14, 
/*57644*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57647*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::UDIV),// ->57684
/*57661*/   OPC_RecordChild0, // #0 = $Rn
/*57662*/   OPC_RecordChild1, // #1 = $Rm
/*57663*/   OPC_CheckType, MVT::i32,
/*57665*/   OPC_CheckPatternPredicate, 33, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*57667*/   OPC_EmitInteger, MVT::i32, 14, 
/*57670*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57673*/   OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
            // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
          /*SwitchOpcode*/ 25|128,3/*409*/,  TARGET_VAL(ISD::BITCAST),// ->58097
/*57688*/   OPC_RecordChild0, // #0 = $Sn
/*57689*/   OPC_Scope, 22, /*->57713*/ // 14 children in Scope
/*57691*/     OPC_CheckChild0Type, MVT::f32,
/*57693*/     OPC_CheckType, MVT::i32,
/*57695*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*57697*/     OPC_EmitInteger, MVT::i32, 14, 
/*57700*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57703*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
              // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*57713*/   /*Scope*/ 29, /*->57743*/
/*57714*/     OPC_CheckChild0Type, MVT::v1i64,
/*57716*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57722
/*57719*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->57727
/*57724*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->57732
/*57729*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->57737
/*57734*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->57742
/*57739*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*57743*/   /*Scope*/ 29, /*->57773*/
/*57744*/     OPC_CheckChild0Type, MVT::v2i32,
/*57746*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57752
/*57749*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->57757
/*57754*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->57762
/*57759*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->57767
/*57764*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->57772
/*57769*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*57773*/   /*Scope*/ 29, /*->57803*/
/*57774*/     OPC_CheckChild0Type, MVT::v4i16,
/*57776*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57782
/*57779*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->57787
/*57784*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->57792
/*57789*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->57797
/*57794*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->57802
/*57799*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*57803*/   /*Scope*/ 29, /*->57833*/
/*57804*/     OPC_CheckChild0Type, MVT::v8i8,
/*57806*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57812
/*57809*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->57817
/*57814*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->57822
/*57819*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->57827
/*57824*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->57832
/*57829*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*57833*/   /*Scope*/ 29, /*->57863*/
/*57834*/     OPC_CheckChild0Type, MVT::v2f32,
/*57836*/     OPC_SwitchType /*5 cases */, 3,  MVT::f64,// ->57842
/*57839*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:f64:$src
              /*SwitchType*/ 3,  MVT::v1i64,// ->57847
/*57844*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->57852
/*57849*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->57857
/*57854*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->57862
/*57859*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              0, // EndSwitchType
/*57863*/   /*Scope*/ 22, /*->57886*/
/*57864*/     OPC_CheckChild0Type, MVT::i32,
/*57866*/     OPC_CheckType, MVT::f32,
/*57868*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*57870*/     OPC_EmitInteger, MVT::i32, 14, 
/*57873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
              // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*57886*/   /*Scope*/ 29, /*->57916*/
/*57887*/     OPC_CheckChild0Type, MVT::f64,
/*57889*/     OPC_SwitchType /*5 cases */, 3,  MVT::v1i64,// ->57895
/*57892*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v1i64:$src
              /*SwitchType*/ 3,  MVT::v2i32,// ->57900
/*57897*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2i32:$src
              /*SwitchType*/ 3,  MVT::v4i16,// ->57905
/*57902*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v4i16:$src
              /*SwitchType*/ 3,  MVT::v8i8,// ->57910
/*57907*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v8i8:$src
              /*SwitchType*/ 3,  MVT::v2f32,// ->57915
/*57912*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                // Dst: DPR:v2f32:$src
              0, // EndSwitchType
/*57916*/   /*Scope*/ 29, /*->57946*/
/*57917*/     OPC_CheckChild0Type, MVT::v4i32,
/*57919*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57925
/*57922*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->57930
/*57927*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->57935
/*57932*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->57940
/*57937*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->57945
/*57942*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*57946*/   /*Scope*/ 29, /*->57976*/
/*57947*/     OPC_CheckChild0Type, MVT::v8i16,
/*57949*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57955
/*57952*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->57960
/*57957*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->57965
/*57962*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->57970
/*57967*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->57975
/*57972*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*57976*/   /*Scope*/ 29, /*->58006*/
/*57977*/     OPC_CheckChild0Type, MVT::v16i8,
/*57979*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->57985
/*57982*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->57990
/*57987*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->57995
/*57992*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58000
/*57997*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58005
/*58002*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58006*/   /*Scope*/ 29, /*->58036*/
/*58007*/     OPC_CheckChild0Type, MVT::v2f64,
/*58009*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->58015
/*58012*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->58020
/*58017*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58025
/*58022*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58030
/*58027*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58035
/*58032*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              0, // EndSwitchType
/*58036*/   /*Scope*/ 29, /*->58066*/
/*58037*/     OPC_CheckChild0Type, MVT::v4f32,
/*58039*/     OPC_SwitchType /*5 cases */, 3,  MVT::v2i64,// ->58045
/*58042*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2i64:$src
              /*SwitchType*/ 3,  MVT::v4i32,// ->58050
/*58047*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58055
/*58052*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58060
/*58057*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58065
/*58062*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58066*/   /*Scope*/ 29, /*->58096*/
/*58067*/     OPC_CheckChild0Type, MVT::v2i64,
/*58069*/     OPC_SwitchType /*5 cases */, 3,  MVT::v4i32,// ->58075
/*58072*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4i32:$src
              /*SwitchType*/ 3,  MVT::v8i16,// ->58080
/*58077*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v8i16:$src
              /*SwitchType*/ 3,  MVT::v16i8,// ->58085
/*58082*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v16i8:$src
              /*SwitchType*/ 3,  MVT::v4f32,// ->58090
/*58087*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v4f32:$src
              /*SwitchType*/ 3,  MVT::v2f64,// ->58095
/*58092*/       OPC_CompleteMatch, 1, 0, 
                // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                // Dst: QPR:v2f64:$src
              0, // EndSwitchType
/*58096*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP32_TO_FP16),// ->58135
/*58100*/   OPC_RecordChild0, // #0 = $a
/*58101*/   OPC_CheckChild0Type, MVT::f32,
/*58103*/   OPC_CheckType, MVT::i32,
/*58105*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*58107*/   OPC_EmitInteger, MVT::i32, 14, 
/*58110*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58113*/   OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3 
/*58123*/   OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58126*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
            // Src: (f32_to_f16:i32 SPR:f32:$a) - Complexity = 3
            // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
          /*SwitchOpcode*/ 90|128,1/*218*/,  TARGET_VAL(ISD::FNEG),// ->58357
/*58139*/   OPC_Scope, 52, /*->58193*/ // 2 children in Scope
/*58141*/     OPC_MoveChild, 0,
/*58143*/     OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*58146*/     OPC_RecordChild0, // #0 = $Dn
/*58147*/     OPC_RecordChild1, // #1 = $Dm
/*58148*/     OPC_MoveParent,
/*58149*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58171
/*58152*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58154*/       OPC_EmitInteger, MVT::i32, 14, 
/*58157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
              /*SwitchType*/ 19,  MVT::f32,// ->58192
/*58173*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58175*/       OPC_EmitInteger, MVT::i32, 14, 
/*58178*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58181*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
              0, // EndSwitchType
/*58193*/   /*Scope*/ 33|128,1/*161*/, /*->58356*/
/*58195*/     OPC_RecordChild0, // #0 = $Dm
/*58196*/     OPC_SwitchType /*4 cases */, 18,  MVT::f64,// ->58217
/*58199*/       OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58201*/       OPC_EmitInteger, MVT::i32, 14, 
/*58204*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58207*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VNEGD:f64 DPR:f64:$Dm)
              /*SwitchType*/ 96,  MVT::f32,// ->58315
/*58219*/       OPC_Scope, 18, /*->58239*/ // 2 children in Scope
/*58221*/         OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58223*/         OPC_EmitInteger, MVT::i32, 14, 
/*58226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*58239*/       /*Scope*/ 74, /*->58314*/
/*58240*/         OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58242*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*58249*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58252*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*58261*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58264*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*58274*/         OPC_EmitInteger, MVT::i32, 14, 
/*58277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58280*/         OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*58290*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58293*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*58302*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58305*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58314*/       0, /*End of Scope*/
              /*SwitchType*/ 18,  MVT::v2f32,// ->58335
/*58317*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58319*/       OPC_EmitInteger, MVT::i32, 14, 
/*58322*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58325*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
              /*SwitchType*/ 18,  MVT::v4f32,// ->58355
/*58337*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58339*/       OPC_EmitInteger, MVT::i32, 14, 
/*58342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58356*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 55|128,4/*567*/,  TARGET_VAL(ISD::FMUL),// ->58928
/*58361*/   OPC_Scope, 52, /*->58415*/ // 6 children in Scope
/*58363*/     OPC_MoveChild, 0,
/*58365*/     OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58368*/     OPC_RecordChild0, // #0 = $a
/*58369*/     OPC_MoveParent,
/*58370*/     OPC_RecordChild1, // #1 = $b
/*58371*/     OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58393
/*58374*/       OPC_CheckPatternPredicate, 34, // (!HonorSignDependentRoundingFPMath())
/*58376*/       OPC_EmitInteger, MVT::i32, 14, 
/*58379*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58382*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
              /*SwitchType*/ 19,  MVT::f32,// ->58414
/*58395*/       OPC_CheckPatternPredicate, 34, // (!HonorSignDependentRoundingFPMath())
/*58397*/       OPC_EmitInteger, MVT::i32, 14, 
/*58400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
              0, // EndSwitchType
/*58415*/   /*Scope*/ 25|128,2/*281*/, /*->58698*/
/*58417*/     OPC_RecordChild0, // #0 = $b
/*58418*/     OPC_Scope, 51, /*->58471*/ // 3 children in Scope
/*58420*/       OPC_MoveChild, 1,
/*58422*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*58425*/       OPC_RecordChild0, // #1 = $a
/*58426*/       OPC_MoveParent,
/*58427*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58449
/*58430*/         OPC_CheckPatternPredicate, 34, // (!HonorSignDependentRoundingFPMath())
/*58432*/         OPC_EmitInteger, MVT::i32, 14, 
/*58435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
                /*SwitchType*/ 19,  MVT::f32,// ->58470
/*58451*/         OPC_CheckPatternPredicate, 34, // (!HonorSignDependentRoundingFPMath())
/*58453*/         OPC_EmitInteger, MVT::i32, 14, 
/*58456*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58459*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
                0, // EndSwitchType
/*58471*/     /*Scope*/ 29|128,1/*157*/, /*->58630*/
/*58473*/       OPC_RecordChild1, // #1 = $Dm
/*58474*/       OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->58496
/*58477*/         OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58479*/         OPC_EmitInteger, MVT::i32, 14, 
/*58482*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58485*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
                /*SwitchType*/ 2|128,1/*130*/,  MVT::f32,// ->58629
/*58499*/         OPC_Scope, 19, /*->58520*/ // 2 children in Scope
/*58501*/           OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*58503*/           OPC_EmitInteger, MVT::i32, 14, 
/*58506*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58509*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*58520*/         /*Scope*/ 107, /*->58628*/
/*58521*/           OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*58523*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*58530*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58533*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*58542*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58545*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*58555*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*58562*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58565*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*58574*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58577*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*58587*/           OPC_EmitInteger, MVT::i32, 14, 
/*58590*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58593*/           OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*58604*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58607*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*58616*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*58619*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                    // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*58628*/         0, /*End of Scope*/
                0, // EndSwitchType
/*58630*/     /*Scope*/ 66, /*->58697*/
/*58631*/       OPC_MoveChild, 1,
/*58633*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58636*/       OPC_RecordChild0, // #1 = $Vm
/*58637*/       OPC_CheckChild0Type, MVT::v2f32,
/*58639*/       OPC_RecordChild1, // #2 = $lane
/*58640*/       OPC_MoveChild, 1,
/*58642*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58645*/       OPC_MoveParent,
/*58646*/       OPC_MoveParent,
/*58647*/       OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->58672
/*58650*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58652*/         OPC_EmitConvertToTarget, 2,
/*58654*/         OPC_EmitInteger, MVT::i32, 14, 
/*58657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                /*SwitchType*/ 22,  MVT::v4f32,// ->58696
/*58674*/         OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58676*/         OPC_EmitConvertToTarget, 2,
/*58678*/         OPC_EmitInteger, MVT::i32, 14, 
/*58681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
                0, // EndSwitchType
/*58697*/     0, /*End of Scope*/
/*58698*/   /*Scope*/ 67, /*->58766*/
/*58699*/     OPC_MoveChild, 0,
/*58701*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58704*/     OPC_RecordChild0, // #0 = $Vm
/*58705*/     OPC_CheckChild0Type, MVT::v2f32,
/*58707*/     OPC_RecordChild1, // #1 = $lane
/*58708*/     OPC_MoveChild, 1,
/*58710*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58713*/     OPC_MoveParent,
/*58714*/     OPC_MoveParent,
/*58715*/     OPC_RecordChild1, // #2 = $Vn
/*58716*/     OPC_SwitchType /*2 cases */, 22,  MVT::v2f32,// ->58741
/*58719*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58721*/       OPC_EmitConvertToTarget, 1,
/*58723*/       OPC_EmitInteger, MVT::i32, 14, 
/*58726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 22,  MVT::v4f32,// ->58765
/*58743*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58745*/       OPC_EmitConvertToTarget, 1,
/*58747*/       OPC_EmitInteger, MVT::i32, 14, 
/*58750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*58766*/   /*Scope*/ 56, /*->58823*/
/*58767*/     OPC_RecordChild0, // #0 = $src1
/*58768*/     OPC_MoveChild, 1,
/*58770*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58773*/     OPC_RecordChild0, // #1 = $src2
/*58774*/     OPC_CheckChild0Type, MVT::v4f32,
/*58776*/     OPC_RecordChild1, // #2 = $lane
/*58777*/     OPC_MoveChild, 1,
/*58779*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58782*/     OPC_MoveParent,
/*58783*/     OPC_MoveParent,
/*58784*/     OPC_CheckType, MVT::v4f32,
/*58786*/     OPC_EmitConvertToTarget, 2,
/*58788*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*58791*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5 
/*58800*/     OPC_EmitConvertToTarget, 2,
/*58802*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*58805*/     OPC_EmitInteger, MVT::i32, 14, 
/*58808*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58811*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58823*/   /*Scope*/ 56, /*->58880*/
/*58824*/     OPC_MoveChild, 0,
/*58826*/     OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*58829*/     OPC_RecordChild0, // #0 = $src2
/*58830*/     OPC_CheckChild0Type, MVT::v4f32,
/*58832*/     OPC_RecordChild1, // #1 = $lane
/*58833*/     OPC_MoveChild, 1,
/*58835*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58838*/     OPC_MoveParent,
/*58839*/     OPC_MoveParent,
/*58840*/     OPC_RecordChild1, // #2 = $src1
/*58841*/     OPC_CheckType, MVT::v4f32,
/*58843*/     OPC_EmitConvertToTarget, 1,
/*58845*/     OPC_EmitNodeXForm, 6, 3, // DSubReg_i32_reg
/*58848*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5 
/*58857*/     OPC_EmitConvertToTarget, 1,
/*58859*/     OPC_EmitNodeXForm, 7, 6, // SubReg_i32_lane
/*58862*/     OPC_EmitInteger, MVT::i32, 14, 
/*58865*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58868*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
              // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
              // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*58880*/   /*Scope*/ 46, /*->58927*/
/*58881*/     OPC_RecordChild0, // #0 = $Vn
/*58882*/     OPC_RecordChild1, // #1 = $Vm
/*58883*/     OPC_SwitchType /*2 cases */, 19,  MVT::v2f32,// ->58905
/*58886*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58888*/       OPC_EmitInteger, MVT::i32, 14, 
/*58891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
              /*SwitchType*/ 19,  MVT::v4f32,// ->58926
/*58907*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*58909*/       OPC_EmitInteger, MVT::i32, 14, 
/*58912*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58915*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
              0, // EndSwitchType
/*58927*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 51,  TARGET_VAL(ISD::ConstantFP),// ->58982
/*58931*/   OPC_RecordNode,   // #0 = $imm
/*58932*/   OPC_SwitchType /*2 cases */, 22,  MVT::f64,// ->58957
/*58935*/     OPC_CheckPredicate, 91, // Predicate_vfp_f64imm
/*58937*/     OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP3())
/*58939*/     OPC_EmitConvertToTarget, 0,
/*58941*/     OPC_EmitInteger, MVT::i32, 14, 
/*58944*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58947*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>>:$imm - Complexity = 4
              // Dst: (FCONSTD:f64 (fpimm:f64):$imm)
            /*SwitchType*/ 22,  MVT::f32,// ->58981
/*58959*/     OPC_CheckPredicate, 92, // Predicate_vfp_f32imm
/*58961*/     OPC_CheckPatternPredicate, 35, // (Subtarget->hasVFP3())
/*58963*/     OPC_EmitConvertToTarget, 0,
/*58965*/     OPC_EmitInteger, MVT::i32, 14, 
/*58968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>>:$imm - Complexity = 4
              // Dst: (FCONSTS:f32 (fpimm:f32):$imm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 46,  TARGET_VAL(ISD::FDIV),// ->59031
/*58985*/   OPC_RecordChild0, // #0 = $Dn
/*58986*/   OPC_RecordChild1, // #1 = $Dm
/*58987*/   OPC_SwitchType /*2 cases */, 19,  MVT::f64,// ->59009
/*58990*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*58992*/     OPC_EmitInteger, MVT::i32, 14, 
/*58995*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58998*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
            /*SwitchType*/ 19,  MVT::f32,// ->59030
/*59011*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59013*/     OPC_EmitInteger, MVT::i32, 14, 
/*59016*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59019*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                  1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ISD::FABS),// ->59155
/*59034*/   OPC_RecordChild0, // #0 = $Dm
/*59035*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59056
/*59038*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59040*/     OPC_EmitInteger, MVT::i32, 14, 
/*59043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59046*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VABSD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 96,  MVT::f32,// ->59154
/*59058*/     OPC_Scope, 18, /*->59078*/ // 2 children in Scope
/*59060*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59062*/       OPC_EmitInteger, MVT::i32, 14, 
/*59065*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59068*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VABSS:f32 SPR:f32:$Sm)
/*59078*/     /*Scope*/ 74, /*->59153*/
/*59079*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59081*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*59088*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59091*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*59100*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59103*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*59113*/       OPC_EmitInteger, MVT::i32, 14, 
/*59116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59119*/       OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*59129*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59132*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*59141*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59144*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59153*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::FP_EXTEND),// ->59181
/*59158*/   OPC_RecordChild0, // #0 = $Sm
/*59159*/   OPC_CheckChild0Type, MVT::f32,
/*59161*/   OPC_CheckType, MVT::f64,
/*59163*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59165*/   OPC_EmitInteger, MVT::i32, 14, 
/*59168*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59171*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
            // Dst: (VCVTDS:f64 SPR:f32:$Sm)
          /*SwitchOpcode*/ 21,  TARGET_VAL(ISD::FP_ROUND),// ->59205
/*59184*/   OPC_RecordChild0, // #0 = $Dm
/*59185*/   OPC_CheckType, MVT::f32,
/*59187*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59189*/   OPC_EmitInteger, MVT::i32, 14, 
/*59192*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59195*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
            // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
            // Dst: (VCVTSD:f32 DPR:f64:$Dm)
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::FSQRT),// ->59251
/*59208*/   OPC_RecordChild0, // #0 = $Dm
/*59209*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59230
/*59212*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59214*/     OPC_EmitInteger, MVT::i32, 14, 
/*59217*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59220*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VSQRTD:f64 DPR:f64:$Dm)
            /*SwitchType*/ 18,  MVT::f32,// ->59250
/*59232*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59234*/     OPC_EmitInteger, MVT::i32, 14, 
/*59237*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59240*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSQRTS:f32 SPR:f32:$Sm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 21,  TARGET_VAL(ARMISD::VMOVDRR),// ->59275
/*59254*/   OPC_RecordChild0, // #0 = $Rt
/*59255*/   OPC_RecordChild1, // #1 = $Rt2
/*59256*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59258*/   OPC_EmitInteger, MVT::i32, 14, 
/*59261*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59264*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
            // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
            // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::SITOF),// ->59399
/*59278*/   OPC_RecordChild0, // #0 = $Sm
/*59279*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59300
/*59282*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59284*/     OPC_EmitInteger, MVT::i32, 14, 
/*59287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VSITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->59398
/*59302*/     OPC_Scope, 18, /*->59322*/ // 2 children in Scope
/*59304*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59306*/       OPC_EmitInteger, MVT::i32, 14, 
/*59309*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59312*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*59322*/     /*Scope*/ 74, /*->59397*/
/*59323*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59325*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*59332*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59335*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*59344*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59347*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*59357*/       OPC_EmitInteger, MVT::i32, 14, 
/*59360*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59363*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*59373*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59376*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*59385*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59388*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59397*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 121,  TARGET_VAL(ARMISD::UITOF),// ->59523
/*59402*/   OPC_RecordChild0, // #0 = $Sm
/*59403*/   OPC_SwitchType /*2 cases */, 18,  MVT::f64,// ->59424
/*59406*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59408*/     OPC_EmitInteger, MVT::i32, 14, 
/*59411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VUITOD:f64 SPR:f32:$Sm)
            /*SwitchType*/ 96,  MVT::f32,// ->59522
/*59426*/     OPC_Scope, 18, /*->59446*/ // 2 children in Scope
/*59428*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59430*/       OPC_EmitInteger, MVT::i32, 14, 
/*59433*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59436*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*59446*/     /*Scope*/ 74, /*->59521*/
/*59447*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59449*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*59456*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59459*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*59468*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59471*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*59481*/       OPC_EmitInteger, MVT::i32, 14, 
/*59484*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59487*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*59497*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59500*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*59509*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59512*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59521*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOSI),// ->59649
/*59526*/   OPC_RecordChild0, // #0 = $Dm
/*59527*/   OPC_Scope, 20, /*->59549*/ // 2 children in Scope
/*59529*/     OPC_CheckChild0Type, MVT::f64,
/*59531*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59533*/     OPC_EmitInteger, MVT::i32, 14, 
/*59536*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59539*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*59549*/   /*Scope*/ 98, /*->59648*/
/*59550*/     OPC_CheckChild0Type, MVT::f32,
/*59552*/     OPC_Scope, 18, /*->59572*/ // 2 children in Scope
/*59554*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59556*/       OPC_EmitInteger, MVT::i32, 14, 
/*59559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*59572*/     /*Scope*/ 74, /*->59647*/
/*59573*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59575*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*59582*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59585*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*59594*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59597*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*59607*/       OPC_EmitInteger, MVT::i32, 14, 
/*59610*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59613*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*59623*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59626*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*59635*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59638*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59647*/     0, /*End of Scope*/
/*59648*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::FTOUI),// ->59775
/*59652*/   OPC_RecordChild0, // #0 = $Dm
/*59653*/   OPC_Scope, 20, /*->59675*/ // 2 children in Scope
/*59655*/     OPC_CheckChild0Type, MVT::f64,
/*59657*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*59659*/     OPC_EmitInteger, MVT::i32, 14, 
/*59662*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59665*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*59675*/   /*Scope*/ 98, /*->59774*/
/*59676*/     OPC_CheckChild0Type, MVT::f32,
/*59678*/     OPC_Scope, 18, /*->59698*/ // 2 children in Scope
/*59680*/       OPC_CheckPatternPredicate, 17, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*59682*/       OPC_EmitInteger, MVT::i32, 14, 
/*59685*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59688*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*59698*/     /*Scope*/ 74, /*->59773*/
/*59699*/       OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59701*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*59708*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59711*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3 
/*59720*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59723*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5 
/*59733*/       OPC_EmitInteger, MVT::i32, 14, 
/*59736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59739*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8 
/*59749*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59752*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10 
/*59761*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59764*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
/*59773*/     0, /*End of Scope*/
/*59774*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::FP16_TO_FP32),// ->59813
/*59778*/   OPC_RecordChild0, // #0 = $a
/*59779*/   OPC_CheckChild0Type, MVT::i32,
/*59781*/   OPC_CheckType, MVT::f32,
/*59783*/   OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*59785*/   OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*59788*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2 
/*59797*/   OPC_EmitInteger, MVT::i32, 14, 
/*59800*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59803*/   OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
            // Src: (f16_to_f32:f32 GPR:i32:$a) - Complexity = 3
            // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:f32))
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMAX),// ->59925
/*59816*/   OPC_RecordChild0, // #0 = $a
/*59817*/   OPC_RecordChild1, // #1 = $b
/*59818*/   OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59820*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*59827*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59830*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*59839*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59842*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*59852*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*59859*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59862*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*59871*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59874*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*59884*/   OPC_EmitInteger, MVT::i32, 14, 
/*59887*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59890*/   OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*59901*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59904*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*59913*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59916*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 109,  TARGET_VAL(ARMISD::FMIN),// ->60037
/*59928*/   OPC_RecordChild0, // #0 = $a
/*59929*/   OPC_RecordChild1, // #1 = $b
/*59930*/   OPC_CheckPatternPredicate, 23, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*59932*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2 
/*59939*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59942*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4 
/*59951*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59954*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6 
/*59964*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7 
/*59971*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*59974*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9 
/*59983*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*59986*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11 
/*59996*/   OPC_EmitInteger, MVT::i32, 14, 
/*59999*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60002*/   OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14 
/*60013*/   OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*60016*/   OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16 
/*60025*/   OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60028*/   OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
            // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
            // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:f64), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:f64), ssub_0:i32)
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLs),// ->60207
/*60041*/   OPC_RecordChild0, // #0 = $Vn
/*60042*/   OPC_Scope, 68, /*->60112*/ // 3 children in Scope
/*60044*/     OPC_CheckChild0Type, MVT::v4i16,
/*60046*/     OPC_Scope, 40, /*->60088*/ // 2 children in Scope
/*60048*/       OPC_MoveChild, 1,
/*60050*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60053*/       OPC_RecordChild0, // #1 = $Vm
/*60054*/       OPC_CheckChild0Type, MVT::v4i16,
/*60056*/       OPC_RecordChild1, // #2 = $lane
/*60057*/       OPC_MoveChild, 1,
/*60059*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60062*/       OPC_MoveParent,
/*60063*/       OPC_MoveParent,
/*60064*/       OPC_CheckType, MVT::v4i32,
/*60066*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60068*/       OPC_EmitConvertToTarget, 2,
/*60070*/       OPC_EmitInteger, MVT::i32, 14, 
/*60073*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60088*/     /*Scope*/ 22, /*->60111*/
/*60089*/       OPC_RecordChild1, // #1 = $Vm
/*60090*/       OPC_CheckType, MVT::v4i32,
/*60092*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60094*/       OPC_EmitInteger, MVT::i32, 14, 
/*60097*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60100*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60111*/     0, /*End of Scope*/
/*60112*/   /*Scope*/ 68, /*->60181*/
/*60113*/     OPC_CheckChild0Type, MVT::v2i32,
/*60115*/     OPC_Scope, 40, /*->60157*/ // 2 children in Scope
/*60117*/       OPC_MoveChild, 1,
/*60119*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60122*/       OPC_RecordChild0, // #1 = $Vm
/*60123*/       OPC_CheckChild0Type, MVT::v2i32,
/*60125*/       OPC_RecordChild1, // #2 = $lane
/*60126*/       OPC_MoveChild, 1,
/*60128*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60131*/       OPC_MoveParent,
/*60132*/       OPC_MoveParent,
/*60133*/       OPC_CheckType, MVT::v2i64,
/*60135*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60137*/       OPC_EmitConvertToTarget, 2,
/*60139*/       OPC_EmitInteger, MVT::i32, 14, 
/*60142*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60145*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60157*/     /*Scope*/ 22, /*->60180*/
/*60158*/       OPC_RecordChild1, // #1 = $Vm
/*60159*/       OPC_CheckType, MVT::v2i64,
/*60161*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60163*/       OPC_EmitInteger, MVT::i32, 14, 
/*60166*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60169*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*60180*/     0, /*End of Scope*/
/*60181*/   /*Scope*/ 24, /*->60206*/
/*60182*/     OPC_CheckChild0Type, MVT::v8i8,
/*60184*/     OPC_RecordChild1, // #1 = $Vm
/*60185*/     OPC_CheckType, MVT::v8i16,
/*60187*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60189*/     OPC_EmitInteger, MVT::i32, 14, 
/*60192*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60195*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*60206*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38|128,1/*166*/,  TARGET_VAL(ARMISD::VMULLu),// ->60377
/*60211*/   OPC_RecordChild0, // #0 = $Vn
/*60212*/   OPC_Scope, 68, /*->60282*/ // 3 children in Scope
/*60214*/     OPC_CheckChild0Type, MVT::v4i16,
/*60216*/     OPC_Scope, 40, /*->60258*/ // 2 children in Scope
/*60218*/       OPC_MoveChild, 1,
/*60220*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60223*/       OPC_RecordChild0, // #1 = $Vm
/*60224*/       OPC_CheckChild0Type, MVT::v4i16,
/*60226*/       OPC_RecordChild1, // #2 = $lane
/*60227*/       OPC_MoveChild, 1,
/*60229*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60232*/       OPC_MoveParent,
/*60233*/       OPC_MoveParent,
/*60234*/       OPC_CheckType, MVT::v4i32,
/*60236*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60238*/       OPC_EmitConvertToTarget, 2,
/*60240*/       OPC_EmitInteger, MVT::i32, 14, 
/*60243*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60246*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*60258*/     /*Scope*/ 22, /*->60281*/
/*60259*/       OPC_RecordChild1, // #1 = $Vm
/*60260*/       OPC_CheckType, MVT::v4i32,
/*60262*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60264*/       OPC_EmitInteger, MVT::i32, 14, 
/*60267*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60270*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*60281*/     0, /*End of Scope*/
/*60282*/   /*Scope*/ 68, /*->60351*/
/*60283*/     OPC_CheckChild0Type, MVT::v2i32,
/*60285*/     OPC_Scope, 40, /*->60327*/ // 2 children in Scope
/*60287*/       OPC_MoveChild, 1,
/*60289*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*60292*/       OPC_RecordChild0, // #1 = $Vm
/*60293*/       OPC_CheckChild0Type, MVT::v2i32,
/*60295*/       OPC_RecordChild1, // #2 = $lane
/*60296*/       OPC_MoveChild, 1,
/*60298*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60301*/       OPC_MoveParent,
/*60302*/       OPC_MoveParent,
/*60303*/       OPC_CheckType, MVT::v2i64,
/*60305*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60307*/       OPC_EmitConvertToTarget, 2,
/*60309*/       OPC_EmitInteger, MVT::i32, 14, 
/*60312*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60315*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*60327*/     /*Scope*/ 22, /*->60350*/
/*60328*/       OPC_RecordChild1, // #1 = $Vm
/*60329*/       OPC_CheckType, MVT::v2i64,
/*60331*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60333*/       OPC_EmitInteger, MVT::i32, 14, 
/*60336*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60339*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*60350*/     0, /*End of Scope*/
/*60351*/   /*Scope*/ 24, /*->60376*/
/*60352*/     OPC_CheckChild0Type, MVT::v8i8,
/*60354*/     OPC_RecordChild1, // #1 = $Vm
/*60355*/     OPC_CheckType, MVT::v8i16,
/*60357*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*60359*/     OPC_EmitInteger, MVT::i32, 14, 
/*60362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*60376*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 44,  TARGET_VAL(ISD::CALLSEQ_START),// ->60424
/*60380*/   OPC_RecordNode,   // #0 = 'ARMcallseq_start' chained node
/*60381*/   OPC_RecordChild1, // #1 = $amt
/*60382*/   OPC_MoveChild, 1,
/*60384*/   OPC_SwitchOpcode /*2 cases */, 18,  TARGET_VAL(ISD::TargetConstant),// ->60406
/*60388*/     OPC_MoveParent,
/*60389*/     OPC_EmitMergeInputChains1_0,
/*60390*/     OPC_EmitInteger, MVT::i32, 14, 
/*60393*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60396*/     OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
              // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
              // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
            /*SwitchOpcode*/ 14,  TARGET_VAL(ISD::Constant),// ->60423
/*60409*/     OPC_MoveParent,
/*60410*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*60412*/     OPC_EmitMergeInputChains1_0,
/*60413*/     OPC_EmitConvertToTarget, 1,
/*60415*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
              // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
              // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
            0, // EndSwitchOpcode
          /*SwitchOpcode*/ 68|128,1/*196*/,  TARGET_VAL(ARMISD::CALL),// ->60624
/*60428*/   OPC_RecordNode,   // #0 = 'ARMcall' chained node
/*60429*/   OPC_CaptureGlueInput,
/*60430*/   OPC_RecordChild1, // #1 = $func
/*60431*/   OPC_Scope, 0|128,1/*128*/, /*->60562*/ // 2 children in Scope
/*60434*/     OPC_MoveChild, 1,
/*60436*/     OPC_SwitchOpcode /*2 cases */, 59,  TARGET_VAL(ISD::TargetGlobalAddress),// ->60499
/*60440*/       OPC_MoveParent,
/*60441*/       OPC_Scope, 11, /*->60454*/ // 4 children in Scope
/*60443*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*60445*/         OPC_EmitMergeInputChains1_0,
/*60446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*60454*/       /*Scope*/ 11, /*->60466*/
/*60455*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*60457*/         OPC_EmitMergeInputChains1_0,
/*60458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (tglobaladdr:i32):$func)
/*60466*/       /*Scope*/ 11, /*->60478*/
/*60467*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*60469*/         OPC_EmitMergeInputChains1_0,
/*60470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*60478*/       /*Scope*/ 19, /*->60498*/
/*60479*/         OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*60481*/         OPC_EmitMergeInputChains1_0,
/*60482*/         OPC_EmitInteger, MVT::i32, 14, 
/*60485*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60488*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (tglobaladdr:i32):$func)
/*60498*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 59,  TARGET_VAL(ISD::TargetExternalSymbol),// ->60561
/*60502*/       OPC_MoveParent,
/*60503*/       OPC_Scope, 11, /*->60516*/ // 4 children in Scope
/*60505*/         OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*60507*/         OPC_EmitMergeInputChains1_0,
/*60508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BL:i32 (texternalsym:i32):$func)
/*60516*/       /*Scope*/ 11, /*->60528*/
/*60517*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*60519*/         OPC_EmitMergeInputChains1_0,
/*60520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BLr9:i32 (texternalsym:i32):$func)
/*60528*/       /*Scope*/ 11, /*->60540*/
/*60529*/         OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*60531*/         OPC_EmitMergeInputChains1_0,
/*60532*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*60540*/       /*Scope*/ 19, /*->60560*/
/*60541*/         OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*60543*/         OPC_EmitMergeInputChains1_0,
/*60544*/         OPC_EmitInteger, MVT::i32, 14, 
/*60547*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60550*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLXi_r9:i32 (texternalsym:i32):$func)
/*60560*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*60562*/   /*Scope*/ 60, /*->60623*/
/*60563*/     OPC_CheckChild1Type, MVT::i32,
/*60565*/     OPC_Scope, 11, /*->60578*/ // 4 children in Scope
/*60567*/       OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*60569*/       OPC_EmitMergeInputChains1_0,
/*60570*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLX:i32 GPR:i32:$func)
/*60578*/     /*Scope*/ 11, /*->60590*/
/*60579*/       OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*60581*/       OPC_EmitMergeInputChains1_0,
/*60582*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9:i32 GPR:i32:$func)
/*60590*/     /*Scope*/ 11, /*->60602*/
/*60591*/       OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*60593*/       OPC_EmitMergeInputChains1_0,
/*60594*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$dst)
/*60602*/     /*Scope*/ 19, /*->60622*/
/*60603*/       OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*60605*/       OPC_EmitMergeInputChains1_0,
/*60606*/       OPC_EmitInteger, MVT::i32, 14, 
/*60609*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60612*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$dst)
/*60622*/     0, /*End of Scope*/
/*60623*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 99,  TARGET_VAL(ARMISD::CALL_PRED),// ->60726
/*60627*/   OPC_RecordNode,   // #0 = 'ARMcall_pred' chained node
/*60628*/   OPC_CaptureGlueInput,
/*60629*/   OPC_RecordChild1, // #1 = $func
/*60630*/   OPC_Scope, 48, /*->60680*/ // 2 children in Scope
/*60632*/     OPC_MoveChild, 1,
/*60634*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*60637*/     OPC_MoveParent,
/*60638*/     OPC_Scope, 19, /*->60659*/ // 2 children in Scope
/*60640*/       OPC_CheckPatternPredicate, 36, // (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*60642*/       OPC_EmitMergeInputChains1_0,
/*60643*/       OPC_EmitInteger, MVT::i32, 14, 
/*60646*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60649*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*60659*/     /*Scope*/ 19, /*->60679*/
/*60660*/       OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*60662*/       OPC_EmitMergeInputChains1_0,
/*60663*/       OPC_EmitInteger, MVT::i32, 14, 
/*60666*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60669*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BLr9_pred:i32 (tglobaladdr:i32):$func)
/*60679*/     0, /*End of Scope*/
/*60680*/   /*Scope*/ 44, /*->60725*/
/*60681*/     OPC_CheckChild1Type, MVT::i32,
/*60683*/     OPC_Scope, 19, /*->60704*/ // 2 children in Scope
/*60685*/       OPC_CheckPatternPredicate, 40, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*60687*/       OPC_EmitMergeInputChains1_0,
/*60688*/       OPC_EmitInteger, MVT::i32, 14, 
/*60691*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60694*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*60704*/     /*Scope*/ 19, /*->60724*/
/*60705*/       OPC_CheckPatternPredicate, 41, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*60707*/       OPC_EmitMergeInputChains1_0,
/*60708*/       OPC_EmitInteger, MVT::i32, 14, 
/*60711*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLXr9_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLXr9_pred:i32 GPR:i32:$func)
/*60724*/     0, /*End of Scope*/
/*60725*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 38,  TARGET_VAL(ARMISD::MEMBARRIER),// ->60767
/*60729*/   OPC_RecordNode,   // #0 = 'ARMMemBarrier' chained node
/*60730*/   OPC_RecordChild1, // #1 = $opt
/*60731*/   OPC_MoveChild, 1,
/*60733*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60736*/   OPC_CheckType, MVT::i32,
/*60738*/   OPC_MoveParent,
/*60739*/   OPC_Scope, 12, /*->60753*/ // 2 children in Scope
/*60741*/     OPC_CheckPatternPredicate, 42, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*60743*/     OPC_EmitMergeInputChains1_0,
/*60744*/     OPC_EmitConvertToTarget, 1,
/*60746*/     OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (DMB (imm:i32):$opt)
/*60753*/   /*Scope*/ 12, /*->60766*/
/*60754*/     OPC_CheckPatternPredicate, 43, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*60756*/     OPC_EmitMergeInputChains1_0,
/*60757*/     OPC_EmitConvertToTarget, 1,
/*60759*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 2, 
              // Src: (ARMMemBarrier (imm:i32):$opt) - Complexity = 6
              // Dst: (t2DMB (imm:i32):$opt)
/*60766*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 103,  TARGET_VAL(ARMISD::TC_RETURN),// ->60873
/*60770*/   OPC_RecordNode,   // #0 = 'ARMtcret' chained node
/*60771*/   OPC_CaptureGlueInput,
/*60772*/   OPC_RecordChild1, // #1 = $dst
/*60773*/   OPC_Scope, 68, /*->60843*/ // 2 children in Scope
/*60775*/     OPC_MoveChild, 1,
/*60777*/     OPC_SwitchOpcode /*2 cases */, 29,  TARGET_VAL(ISD::TargetGlobalAddress),// ->60810
/*60781*/       OPC_CheckType, MVT::i32,
/*60783*/       OPC_MoveParent,
/*60784*/       OPC_Scope, 11, /*->60797*/ // 2 children in Scope
/*60786*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isTargetDarwin())
/*60788*/         OPC_EmitMergeInputChains1_0,
/*60789*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*60797*/       /*Scope*/ 11, /*->60809*/
/*60798*/         OPC_CheckPatternPredicate, 45, // (!Subtarget->isTargetDarwin())
/*60800*/         OPC_EmitMergeInputChains1_0,
/*60801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*60809*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 29,  TARGET_VAL(ISD::TargetExternalSymbol),// ->60842
/*60813*/       OPC_CheckType, MVT::i32,
/*60815*/       OPC_MoveParent,
/*60816*/       OPC_Scope, 11, /*->60829*/ // 2 children in Scope
/*60818*/         OPC_CheckPatternPredicate, 44, // (Subtarget->isTargetDarwin())
/*60820*/         OPC_EmitMergeInputChains1_0,
/*60821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi:i32 (texternalsym:i32):$dst)
/*60829*/       /*Scope*/ 11, /*->60841*/
/*60830*/         OPC_CheckPatternPredicate, 45, // (!Subtarget->isTargetDarwin())
/*60832*/         OPC_EmitMergeInputChains1_0,
/*60833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdiND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdiND:i32 (texternalsym:i32):$dst)
/*60841*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*60843*/   /*Scope*/ 28, /*->60872*/
/*60844*/     OPC_CheckChild1Type, MVT::i32,
/*60846*/     OPC_Scope, 11, /*->60859*/ // 2 children in Scope
/*60848*/       OPC_CheckPatternPredicate, 44, // (Subtarget->isTargetDarwin())
/*60850*/       OPC_EmitMergeInputChains1_0,
/*60851*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri:i32 tcGPR:i32:$dst)
/*60859*/     /*Scope*/ 11, /*->60871*/
/*60860*/       OPC_CheckPatternPredicate, 45, // (!Subtarget->isTargetDarwin())
/*60862*/       OPC_EmitMergeInputChains1_0,
/*60863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNriND), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNriND:i32 tcGPR:i32:$dst)
/*60871*/     0, /*End of Scope*/
/*60872*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 123,  TARGET_VAL(ARMISD::tCALL),// ->60999
/*60876*/   OPC_RecordNode,   // #0 = 'ARMtcall' chained node
/*60877*/   OPC_CaptureGlueInput,
/*60878*/   OPC_RecordChild1, // #1 = $func
/*60879*/   OPC_Scope, 80, /*->60961*/ // 2 children in Scope
/*60881*/     OPC_MoveChild, 1,
/*60883*/     OPC_SwitchOpcode /*2 cases */, 35,  TARGET_VAL(ISD::TargetGlobalAddress),// ->60922
/*60887*/       OPC_MoveParent,
/*60888*/       OPC_Scope, 11, /*->60901*/ // 2 children in Scope
/*60890*/         OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*60892*/         OPC_EmitMergeInputChains1_0,
/*60893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*60901*/       /*Scope*/ 19, /*->60921*/
/*60902*/         OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*60904*/         OPC_EmitMergeInputChains1_0,
/*60905*/         OPC_EmitInteger, MVT::i32, 14, 
/*60908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (tglobaladdr:i32):$func)
/*60921*/       0, /*End of Scope*/
              /*SwitchOpcode*/ 35,  TARGET_VAL(ISD::TargetExternalSymbol),// ->60960
/*60925*/       OPC_MoveParent,
/*60926*/       OPC_Scope, 11, /*->60939*/ // 2 children in Scope
/*60928*/         OPC_CheckPatternPredicate, 46, // (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin())
/*60930*/         OPC_EmitMergeInputChains1_0,
/*60931*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*60939*/       /*Scope*/ 19, /*->60959*/
/*60940*/         OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*60942*/         OPC_EmitMergeInputChains1_0,
/*60943*/         OPC_EmitInteger, MVT::i32, 14, 
/*60946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBLr9:i32 (texternalsym:i32):$func)
/*60959*/       0, /*End of Scope*/
              0, // EndSwitchOpcode
/*60961*/   /*Scope*/ 36, /*->60998*/
/*60962*/     OPC_CheckChild1Type, MVT::i32,
/*60964*/     OPC_Scope, 11, /*->60977*/ // 2 children in Scope
/*60966*/       OPC_CheckPatternPredicate, 38, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin())
/*60968*/       OPC_EmitMergeInputChains1_0,
/*60969*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*60977*/     /*Scope*/ 19, /*->60997*/
/*60978*/       OPC_CheckPatternPredicate, 39, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin())
/*60980*/       OPC_EmitMergeInputChains1_0,
/*60981*/       OPC_EmitInteger, MVT::i32, 14, 
/*60984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr_r9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr_r9:i32 GPR:i32:$func)
/*60997*/     0, /*End of Scope*/
/*60998*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VORRIMM),// ->61096
/*61002*/   OPC_RecordChild0, // #0 = $src
/*61003*/   OPC_RecordChild1, // #1 = $SIMM
/*61004*/   OPC_MoveChild, 1,
/*61006*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61009*/   OPC_MoveParent,
/*61010*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->61032
/*61013*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61015*/     OPC_EmitInteger, MVT::i32, 14, 
/*61018*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61021*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->61053
/*61034*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61036*/     OPC_EmitInteger, MVT::i32, 14, 
/*61039*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61042*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->61074
/*61055*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61057*/     OPC_EmitInteger, MVT::i32, 14, 
/*61060*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61063*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61095
/*61076*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61078*/     OPC_EmitInteger, MVT::i32, 14, 
/*61081*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61084*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 94,  TARGET_VAL(ARMISD::VBICIMM),// ->61193
/*61099*/   OPC_RecordChild0, // #0 = $src
/*61100*/   OPC_RecordChild1, // #1 = $SIMM
/*61101*/   OPC_MoveChild, 1,
/*61103*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61106*/   OPC_MoveParent,
/*61107*/   OPC_SwitchType /*4 cases */, 19,  MVT::v4i16,// ->61129
/*61110*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61112*/     OPC_EmitInteger, MVT::i32, 14, 
/*61115*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61118*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
            /*SwitchType*/ 19,  MVT::v2i32,// ->61150
/*61131*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61133*/     OPC_EmitInteger, MVT::i32, 14, 
/*61136*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61139*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
            /*SwitchType*/ 19,  MVT::v8i16,// ->61171
/*61152*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61154*/     OPC_EmitInteger, MVT::i32, 14, 
/*61157*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61160*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
            /*SwitchType*/ 19,  MVT::v4i32,// ->61192
/*61173*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61175*/     OPC_EmitInteger, MVT::i32, 14, 
/*61178*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61181*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
              // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
            0, // EndSwitchType
          /*SwitchOpcode*/ 89,  TARGET_VAL(ARMISD::VMVNIMM),// ->61285
/*61196*/   OPC_RecordChild0, // #0 = $SIMM
/*61197*/   OPC_MoveChild, 0,
/*61199*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*61202*/   OPC_MoveParent,
/*61203*/   OPC_SwitchType /*4 cases */, 18,  MVT::v4i16,// ->61224
/*61206*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61208*/     OPC_EmitInteger, MVT::i32, 14, 
/*61211*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61214*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->61244
/*61226*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61228*/     OPC_EmitInteger, MVT::i32, 14, 
/*61231*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61234*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->61264
/*61246*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61248*/     OPC_EmitInteger, MVT::i32, 14, 
/*61251*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61254*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->61284
/*61266*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61268*/     OPC_EmitInteger, MVT::i32, 14, 
/*61271*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61274*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHL),// ->61483
/*61289*/   OPC_RecordChild0, // #0 = $Vm
/*61290*/   OPC_RecordChild1, // #1 = $SIMM
/*61291*/   OPC_MoveChild, 1,
/*61293*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61296*/   OPC_MoveParent,
/*61297*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61321
/*61300*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61302*/     OPC_EmitConvertToTarget, 1,
/*61304*/     OPC_EmitInteger, MVT::i32, 14, 
/*61307*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61310*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61344
/*61323*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61325*/     OPC_EmitConvertToTarget, 1,
/*61327*/     OPC_EmitInteger, MVT::i32, 14, 
/*61330*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61333*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61367
/*61346*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61348*/     OPC_EmitConvertToTarget, 1,
/*61350*/     OPC_EmitInteger, MVT::i32, 14, 
/*61353*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61356*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61390
/*61369*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61371*/     OPC_EmitConvertToTarget, 1,
/*61373*/     OPC_EmitInteger, MVT::i32, 14, 
/*61376*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61379*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61413
/*61392*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61394*/     OPC_EmitConvertToTarget, 1,
/*61396*/     OPC_EmitInteger, MVT::i32, 14, 
/*61399*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61402*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61436
/*61415*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61417*/     OPC_EmitConvertToTarget, 1,
/*61419*/     OPC_EmitInteger, MVT::i32, 14, 
/*61422*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61459
/*61438*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61440*/     OPC_EmitConvertToTarget, 1,
/*61442*/     OPC_EmitInteger, MVT::i32, 14, 
/*61445*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61448*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61482
/*61461*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61463*/     OPC_EmitConvertToTarget, 1,
/*61465*/     OPC_EmitInteger, MVT::i32, 14, 
/*61468*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61471*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRs),// ->61681
/*61487*/   OPC_RecordChild0, // #0 = $Vm
/*61488*/   OPC_RecordChild1, // #1 = $SIMM
/*61489*/   OPC_MoveChild, 1,
/*61491*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61494*/   OPC_MoveParent,
/*61495*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61519
/*61498*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61500*/     OPC_EmitConvertToTarget, 1,
/*61502*/     OPC_EmitInteger, MVT::i32, 14, 
/*61505*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61508*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61542
/*61521*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61523*/     OPC_EmitConvertToTarget, 1,
/*61525*/     OPC_EmitInteger, MVT::i32, 14, 
/*61528*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61531*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61565
/*61544*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61546*/     OPC_EmitConvertToTarget, 1,
/*61548*/     OPC_EmitInteger, MVT::i32, 14, 
/*61551*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61588
/*61567*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61569*/     OPC_EmitConvertToTarget, 1,
/*61571*/     OPC_EmitInteger, MVT::i32, 14, 
/*61574*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61577*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61611
/*61590*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61592*/     OPC_EmitConvertToTarget, 1,
/*61594*/     OPC_EmitInteger, MVT::i32, 14, 
/*61597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61634
/*61613*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61615*/     OPC_EmitConvertToTarget, 1,
/*61617*/     OPC_EmitInteger, MVT::i32, 14, 
/*61620*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61623*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61657
/*61636*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61638*/     OPC_EmitConvertToTarget, 1,
/*61640*/     OPC_EmitInteger, MVT::i32, 14, 
/*61643*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61646*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61680
/*61659*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61661*/     OPC_EmitConvertToTarget, 1,
/*61663*/     OPC_EmitInteger, MVT::i32, 14, 
/*61666*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61669*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VSHRu),// ->61879
/*61685*/   OPC_RecordChild0, // #0 = $Vm
/*61686*/   OPC_RecordChild1, // #1 = $SIMM
/*61687*/   OPC_MoveChild, 1,
/*61689*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61692*/   OPC_MoveParent,
/*61693*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->61717
/*61696*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61698*/     OPC_EmitConvertToTarget, 1,
/*61700*/     OPC_EmitInteger, MVT::i32, 14, 
/*61703*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61706*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->61740
/*61719*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61721*/     OPC_EmitConvertToTarget, 1,
/*61723*/     OPC_EmitInteger, MVT::i32, 14, 
/*61726*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61729*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->61763
/*61742*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61744*/     OPC_EmitConvertToTarget, 1,
/*61746*/     OPC_EmitInteger, MVT::i32, 14, 
/*61749*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61752*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->61786
/*61765*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61767*/     OPC_EmitConvertToTarget, 1,
/*61769*/     OPC_EmitInteger, MVT::i32, 14, 
/*61772*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61775*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->61809
/*61788*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61790*/     OPC_EmitConvertToTarget, 1,
/*61792*/     OPC_EmitInteger, MVT::i32, 14, 
/*61795*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61798*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->61832
/*61811*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61813*/     OPC_EmitConvertToTarget, 1,
/*61815*/     OPC_EmitInteger, MVT::i32, 14, 
/*61818*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61821*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->61855
/*61834*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61836*/     OPC_EmitConvertToTarget, 1,
/*61838*/     OPC_EmitInteger, MVT::i32, 14, 
/*61841*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61844*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->61878
/*61857*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61859*/     OPC_EmitConvertToTarget, 1,
/*61861*/     OPC_EmitInteger, MVT::i32, 14, 
/*61864*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61867*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLs),// ->61984
/*61882*/   OPC_RecordChild0, // #0 = $Vm
/*61883*/   OPC_Scope, 32, /*->61917*/ // 3 children in Scope
/*61885*/     OPC_CheckChild0Type, MVT::v8i8,
/*61887*/     OPC_RecordChild1, // #1 = $SIMM
/*61888*/     OPC_MoveChild, 1,
/*61890*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61893*/     OPC_MoveParent,
/*61894*/     OPC_CheckType, MVT::v8i16,
/*61896*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61898*/     OPC_EmitConvertToTarget, 1,
/*61900*/     OPC_EmitInteger, MVT::i32, 14, 
/*61903*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61906*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*61917*/   /*Scope*/ 32, /*->61950*/
/*61918*/     OPC_CheckChild0Type, MVT::v4i16,
/*61920*/     OPC_RecordChild1, // #1 = $SIMM
/*61921*/     OPC_MoveChild, 1,
/*61923*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61926*/     OPC_MoveParent,
/*61927*/     OPC_CheckType, MVT::v4i32,
/*61929*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61931*/     OPC_EmitConvertToTarget, 1,
/*61933*/     OPC_EmitInteger, MVT::i32, 14, 
/*61936*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61939*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*61950*/   /*Scope*/ 32, /*->61983*/
/*61951*/     OPC_CheckChild0Type, MVT::v2i32,
/*61953*/     OPC_RecordChild1, // #1 = $SIMM
/*61954*/     OPC_MoveChild, 1,
/*61956*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61959*/     OPC_MoveParent,
/*61960*/     OPC_CheckType, MVT::v2i64,
/*61962*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*61964*/     OPC_EmitConvertToTarget, 1,
/*61966*/     OPC_EmitInteger, MVT::i32, 14, 
/*61969*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61972*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlls:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*61983*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLu),// ->62089
/*61987*/   OPC_RecordChild0, // #0 = $Vm
/*61988*/   OPC_Scope, 32, /*->62022*/ // 3 children in Scope
/*61990*/     OPC_CheckChild0Type, MVT::v8i8,
/*61992*/     OPC_RecordChild1, // #1 = $SIMM
/*61993*/     OPC_MoveChild, 1,
/*61995*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*61998*/     OPC_MoveParent,
/*61999*/     OPC_CheckType, MVT::v8i16,
/*62001*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62003*/     OPC_EmitConvertToTarget, 1,
/*62005*/     OPC_EmitInteger, MVT::i32, 14, 
/*62008*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62011*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62022*/   /*Scope*/ 32, /*->62055*/
/*62023*/     OPC_CheckChild0Type, MVT::v4i16,
/*62025*/     OPC_RecordChild1, // #1 = $SIMM
/*62026*/     OPC_MoveChild, 1,
/*62028*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62031*/     OPC_MoveParent,
/*62032*/     OPC_CheckType, MVT::v4i32,
/*62034*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62036*/     OPC_EmitConvertToTarget, 1,
/*62038*/     OPC_EmitInteger, MVT::i32, 14, 
/*62041*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62044*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62055*/   /*Scope*/ 32, /*->62088*/
/*62056*/     OPC_CheckChild0Type, MVT::v2i32,
/*62058*/     OPC_RecordChild1, // #1 = $SIMM
/*62059*/     OPC_MoveChild, 1,
/*62061*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62064*/     OPC_MoveParent,
/*62065*/     OPC_CheckType, MVT::v2i64,
/*62067*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62069*/     OPC_EmitConvertToTarget, 1,
/*62071*/     OPC_EmitInteger, MVT::i32, 14, 
/*62074*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62077*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshllu:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62088*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHLLi),// ->62194
/*62092*/   OPC_RecordChild0, // #0 = $Vm
/*62093*/   OPC_Scope, 32, /*->62127*/ // 3 children in Scope
/*62095*/     OPC_CheckChild0Type, MVT::v8i8,
/*62097*/     OPC_RecordChild1, // #1 = $SIMM
/*62098*/     OPC_MoveChild, 1,
/*62100*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62103*/     OPC_MoveParent,
/*62104*/     OPC_CheckType, MVT::v8i16,
/*62106*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62108*/     OPC_EmitConvertToTarget, 1,
/*62110*/     OPC_EmitInteger, MVT::i32, 14, 
/*62113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62116*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*62127*/   /*Scope*/ 32, /*->62160*/
/*62128*/     OPC_CheckChild0Type, MVT::v4i16,
/*62130*/     OPC_RecordChild1, // #1 = $SIMM
/*62131*/     OPC_MoveChild, 1,
/*62133*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62136*/     OPC_MoveParent,
/*62137*/     OPC_CheckType, MVT::v4i32,
/*62139*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62141*/     OPC_EmitConvertToTarget, 1,
/*62143*/     OPC_EmitInteger, MVT::i32, 14, 
/*62146*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62149*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*62160*/   /*Scope*/ 32, /*->62193*/
/*62161*/     OPC_CheckChild0Type, MVT::v2i32,
/*62163*/     OPC_RecordChild1, // #1 = $SIMM
/*62164*/     OPC_MoveChild, 1,
/*62166*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62169*/     OPC_MoveParent,
/*62170*/     OPC_CheckType, MVT::v2i64,
/*62172*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62174*/     OPC_EmitConvertToTarget, 1,
/*62176*/     OPC_EmitInteger, MVT::i32, 14, 
/*62179*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62182*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshlli:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*62193*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VSHRN),// ->62299
/*62197*/   OPC_RecordChild0, // #0 = $Vm
/*62198*/   OPC_Scope, 32, /*->62232*/ // 3 children in Scope
/*62200*/     OPC_CheckChild0Type, MVT::v8i16,
/*62202*/     OPC_RecordChild1, // #1 = $SIMM
/*62203*/     OPC_MoveChild, 1,
/*62205*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62208*/     OPC_MoveParent,
/*62209*/     OPC_CheckType, MVT::v8i8,
/*62211*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62213*/     OPC_EmitConvertToTarget, 1,
/*62215*/     OPC_EmitInteger, MVT::i32, 14, 
/*62218*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62221*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62232*/   /*Scope*/ 32, /*->62265*/
/*62233*/     OPC_CheckChild0Type, MVT::v4i32,
/*62235*/     OPC_RecordChild1, // #1 = $SIMM
/*62236*/     OPC_MoveChild, 1,
/*62238*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62241*/     OPC_MoveParent,
/*62242*/     OPC_CheckType, MVT::v4i16,
/*62244*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62246*/     OPC_EmitConvertToTarget, 1,
/*62248*/     OPC_EmitInteger, MVT::i32, 14, 
/*62251*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62254*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62265*/   /*Scope*/ 32, /*->62298*/
/*62266*/     OPC_CheckChild0Type, MVT::v2i64,
/*62268*/     OPC_RecordChild1, // #1 = $SIMM
/*62269*/     OPC_MoveChild, 1,
/*62271*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62274*/     OPC_MoveParent,
/*62275*/     OPC_CheckType, MVT::v2i32,
/*62277*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62279*/     OPC_EmitConvertToTarget, 1,
/*62281*/     OPC_EmitInteger, MVT::i32, 14, 
/*62284*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62287*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62298*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRs),// ->62497
/*62303*/   OPC_RecordChild0, // #0 = $Vm
/*62304*/   OPC_RecordChild1, // #1 = $SIMM
/*62305*/   OPC_MoveChild, 1,
/*62307*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62310*/   OPC_MoveParent,
/*62311*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62335
/*62314*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62316*/     OPC_EmitConvertToTarget, 1,
/*62318*/     OPC_EmitInteger, MVT::i32, 14, 
/*62321*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62324*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62358
/*62337*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62339*/     OPC_EmitConvertToTarget, 1,
/*62341*/     OPC_EmitInteger, MVT::i32, 14, 
/*62344*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62347*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62381
/*62360*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62362*/     OPC_EmitConvertToTarget, 1,
/*62364*/     OPC_EmitInteger, MVT::i32, 14, 
/*62367*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62370*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62404
/*62383*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62385*/     OPC_EmitConvertToTarget, 1,
/*62387*/     OPC_EmitInteger, MVT::i32, 14, 
/*62390*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62393*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62427
/*62406*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62408*/     OPC_EmitConvertToTarget, 1,
/*62410*/     OPC_EmitInteger, MVT::i32, 14, 
/*62413*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62416*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62450
/*62429*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62431*/     OPC_EmitConvertToTarget, 1,
/*62433*/     OPC_EmitInteger, MVT::i32, 14, 
/*62436*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62439*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62473
/*62452*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62454*/     OPC_EmitConvertToTarget, 1,
/*62456*/     OPC_EmitInteger, MVT::i32, 14, 
/*62459*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62462*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62496
/*62475*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62477*/     OPC_EmitConvertToTarget, 1,
/*62479*/     OPC_EmitInteger, MVT::i32, 14, 
/*62482*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62485*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VRSHRu),// ->62695
/*62501*/   OPC_RecordChild0, // #0 = $Vm
/*62502*/   OPC_RecordChild1, // #1 = $SIMM
/*62503*/   OPC_MoveChild, 1,
/*62505*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62508*/   OPC_MoveParent,
/*62509*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62533
/*62512*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62514*/     OPC_EmitConvertToTarget, 1,
/*62516*/     OPC_EmitInteger, MVT::i32, 14, 
/*62519*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62522*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62556
/*62535*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62537*/     OPC_EmitConvertToTarget, 1,
/*62539*/     OPC_EmitInteger, MVT::i32, 14, 
/*62542*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62545*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62579
/*62558*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62560*/     OPC_EmitConvertToTarget, 1,
/*62562*/     OPC_EmitInteger, MVT::i32, 14, 
/*62565*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62568*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62602
/*62581*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62583*/     OPC_EmitConvertToTarget, 1,
/*62585*/     OPC_EmitInteger, MVT::i32, 14, 
/*62588*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62591*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62625
/*62604*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62606*/     OPC_EmitConvertToTarget, 1,
/*62608*/     OPC_EmitInteger, MVT::i32, 14, 
/*62611*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62614*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62648
/*62627*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62629*/     OPC_EmitConvertToTarget, 1,
/*62631*/     OPC_EmitInteger, MVT::i32, 14, 
/*62634*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62671
/*62650*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62652*/     OPC_EmitConvertToTarget, 1,
/*62654*/     OPC_EmitInteger, MVT::i32, 14, 
/*62657*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62660*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62694
/*62673*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62675*/     OPC_EmitConvertToTarget, 1,
/*62677*/     OPC_EmitInteger, MVT::i32, 14, 
/*62680*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62683*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VRSHRN),// ->62800
/*62698*/   OPC_RecordChild0, // #0 = $Vm
/*62699*/   OPC_Scope, 32, /*->62733*/ // 3 children in Scope
/*62701*/     OPC_CheckChild0Type, MVT::v8i16,
/*62703*/     OPC_RecordChild1, // #1 = $SIMM
/*62704*/     OPC_MoveChild, 1,
/*62706*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62709*/     OPC_MoveParent,
/*62710*/     OPC_CheckType, MVT::v8i8,
/*62712*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62714*/     OPC_EmitConvertToTarget, 1,
/*62716*/     OPC_EmitInteger, MVT::i32, 14, 
/*62719*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62722*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*62733*/   /*Scope*/ 32, /*->62766*/
/*62734*/     OPC_CheckChild0Type, MVT::v4i32,
/*62736*/     OPC_RecordChild1, // #1 = $SIMM
/*62737*/     OPC_MoveChild, 1,
/*62739*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62742*/     OPC_MoveParent,
/*62743*/     OPC_CheckType, MVT::v4i16,
/*62745*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62747*/     OPC_EmitConvertToTarget, 1,
/*62749*/     OPC_EmitInteger, MVT::i32, 14, 
/*62752*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62755*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*62766*/   /*Scope*/ 32, /*->62799*/
/*62767*/     OPC_CheckChild0Type, MVT::v2i64,
/*62769*/     OPC_RecordChild1, // #1 = $SIMM
/*62770*/     OPC_MoveChild, 1,
/*62772*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62775*/     OPC_MoveParent,
/*62776*/     OPC_CheckType, MVT::v2i32,
/*62778*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62780*/     OPC_EmitConvertToTarget, 1,
/*62782*/     OPC_EmitInteger, MVT::i32, 14, 
/*62785*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62788*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*62799*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLs),// ->62998
/*62804*/   OPC_RecordChild0, // #0 = $Vm
/*62805*/   OPC_RecordChild1, // #1 = $SIMM
/*62806*/   OPC_MoveChild, 1,
/*62808*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*62811*/   OPC_MoveParent,
/*62812*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->62836
/*62815*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62817*/     OPC_EmitConvertToTarget, 1,
/*62819*/     OPC_EmitInteger, MVT::i32, 14, 
/*62822*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62825*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->62859
/*62838*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62840*/     OPC_EmitConvertToTarget, 1,
/*62842*/     OPC_EmitInteger, MVT::i32, 14, 
/*62845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62848*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->62882
/*62861*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62863*/     OPC_EmitConvertToTarget, 1,
/*62865*/     OPC_EmitInteger, MVT::i32, 14, 
/*62868*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62871*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->62905
/*62884*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62886*/     OPC_EmitConvertToTarget, 1,
/*62888*/     OPC_EmitInteger, MVT::i32, 14, 
/*62891*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62894*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->62928
/*62907*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62909*/     OPC_EmitConvertToTarget, 1,
/*62911*/     OPC_EmitInteger, MVT::i32, 14, 
/*62914*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62917*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->62951
/*62930*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62932*/     OPC_EmitConvertToTarget, 1,
/*62934*/     OPC_EmitInteger, MVT::i32, 14, 
/*62937*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62940*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->62974
/*62953*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62955*/     OPC_EmitConvertToTarget, 1,
/*62957*/     OPC_EmitInteger, MVT::i32, 14, 
/*62960*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62963*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->62997
/*62976*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*62978*/     OPC_EmitConvertToTarget, 1,
/*62980*/     OPC_EmitInteger, MVT::i32, 14, 
/*62983*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62986*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLu),// ->63196
/*63002*/   OPC_RecordChild0, // #0 = $Vm
/*63003*/   OPC_RecordChild1, // #1 = $SIMM
/*63004*/   OPC_MoveChild, 1,
/*63006*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63009*/   OPC_MoveParent,
/*63010*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63034
/*63013*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63015*/     OPC_EmitConvertToTarget, 1,
/*63017*/     OPC_EmitInteger, MVT::i32, 14, 
/*63020*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63023*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63057
/*63036*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63038*/     OPC_EmitConvertToTarget, 1,
/*63040*/     OPC_EmitInteger, MVT::i32, 14, 
/*63043*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63046*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63080
/*63059*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63061*/     OPC_EmitConvertToTarget, 1,
/*63063*/     OPC_EmitInteger, MVT::i32, 14, 
/*63066*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63069*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63103
/*63082*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63084*/     OPC_EmitConvertToTarget, 1,
/*63086*/     OPC_EmitInteger, MVT::i32, 14, 
/*63089*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63092*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63126
/*63105*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63107*/     OPC_EmitConvertToTarget, 1,
/*63109*/     OPC_EmitInteger, MVT::i32, 14, 
/*63112*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63115*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63149
/*63128*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63130*/     OPC_EmitConvertToTarget, 1,
/*63132*/     OPC_EmitInteger, MVT::i32, 14, 
/*63135*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63138*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63172
/*63151*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63153*/     OPC_EmitConvertToTarget, 1,
/*63155*/     OPC_EmitInteger, MVT::i32, 14, 
/*63158*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63161*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63195
/*63174*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63176*/     OPC_EmitConvertToTarget, 1,
/*63178*/     OPC_EmitInteger, MVT::i32, 14, 
/*63181*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63184*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 66|128,1/*194*/,  TARGET_VAL(ARMISD::VQSHLsu),// ->63394
/*63200*/   OPC_RecordChild0, // #0 = $Vm
/*63201*/   OPC_RecordChild1, // #1 = $SIMM
/*63202*/   OPC_MoveChild, 1,
/*63204*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63207*/   OPC_MoveParent,
/*63208*/   OPC_SwitchType /*8 cases */, 21,  MVT::v8i8,// ->63232
/*63211*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63213*/     OPC_EmitConvertToTarget, 1,
/*63215*/     OPC_EmitInteger, MVT::i32, 14, 
/*63218*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63221*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i16,// ->63255
/*63234*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63236*/     OPC_EmitConvertToTarget, 1,
/*63238*/     OPC_EmitInteger, MVT::i32, 14, 
/*63241*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63244*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i32,// ->63278
/*63257*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63259*/     OPC_EmitConvertToTarget, 1,
/*63261*/     OPC_EmitInteger, MVT::i32, 14, 
/*63264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v1i64,// ->63301
/*63280*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63282*/     OPC_EmitConvertToTarget, 1,
/*63284*/     OPC_EmitInteger, MVT::i32, 14, 
/*63287*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63290*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v16i8,// ->63324
/*63303*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63305*/     OPC_EmitConvertToTarget, 1,
/*63307*/     OPC_EmitInteger, MVT::i32, 14, 
/*63310*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63313*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v8i16,// ->63347
/*63326*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63328*/     OPC_EmitConvertToTarget, 1,
/*63330*/     OPC_EmitInteger, MVT::i32, 14, 
/*63333*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63336*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v4i32,// ->63370
/*63349*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63351*/     OPC_EmitConvertToTarget, 1,
/*63353*/     OPC_EmitInteger, MVT::i32, 14, 
/*63356*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63359*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 21,  MVT::v2i64,// ->63393
/*63372*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63374*/     OPC_EmitConvertToTarget, 1,
/*63376*/     OPC_EmitInteger, MVT::i32, 14, 
/*63379*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63382*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNs),// ->63499
/*63397*/   OPC_RecordChild0, // #0 = $Vm
/*63398*/   OPC_Scope, 32, /*->63432*/ // 3 children in Scope
/*63400*/     OPC_CheckChild0Type, MVT::v8i16,
/*63402*/     OPC_RecordChild1, // #1 = $SIMM
/*63403*/     OPC_MoveChild, 1,
/*63405*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63408*/     OPC_MoveParent,
/*63409*/     OPC_CheckType, MVT::v8i8,
/*63411*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63413*/     OPC_EmitConvertToTarget, 1,
/*63415*/     OPC_EmitInteger, MVT::i32, 14, 
/*63418*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63421*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63432*/   /*Scope*/ 32, /*->63465*/
/*63433*/     OPC_CheckChild0Type, MVT::v4i32,
/*63435*/     OPC_RecordChild1, // #1 = $SIMM
/*63436*/     OPC_MoveChild, 1,
/*63438*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63441*/     OPC_MoveParent,
/*63442*/     OPC_CheckType, MVT::v4i16,
/*63444*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63446*/     OPC_EmitConvertToTarget, 1,
/*63448*/     OPC_EmitInteger, MVT::i32, 14, 
/*63451*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63454*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63465*/   /*Scope*/ 32, /*->63498*/
/*63466*/     OPC_CheckChild0Type, MVT::v2i64,
/*63468*/     OPC_RecordChild1, // #1 = $SIMM
/*63469*/     OPC_MoveChild, 1,
/*63471*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63474*/     OPC_MoveParent,
/*63475*/     OPC_CheckType, MVT::v2i32,
/*63477*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63479*/     OPC_EmitConvertToTarget, 1,
/*63481*/     OPC_EmitInteger, MVT::i32, 14, 
/*63484*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63498*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNu),// ->63604
/*63502*/   OPC_RecordChild0, // #0 = $Vm
/*63503*/   OPC_Scope, 32, /*->63537*/ // 3 children in Scope
/*63505*/     OPC_CheckChild0Type, MVT::v8i16,
/*63507*/     OPC_RecordChild1, // #1 = $SIMM
/*63508*/     OPC_MoveChild, 1,
/*63510*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63513*/     OPC_MoveParent,
/*63514*/     OPC_CheckType, MVT::v8i8,
/*63516*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63518*/     OPC_EmitConvertToTarget, 1,
/*63520*/     OPC_EmitInteger, MVT::i32, 14, 
/*63523*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63526*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63537*/   /*Scope*/ 32, /*->63570*/
/*63538*/     OPC_CheckChild0Type, MVT::v4i32,
/*63540*/     OPC_RecordChild1, // #1 = $SIMM
/*63541*/     OPC_MoveChild, 1,
/*63543*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63546*/     OPC_MoveParent,
/*63547*/     OPC_CheckType, MVT::v4i16,
/*63549*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63551*/     OPC_EmitConvertToTarget, 1,
/*63553*/     OPC_EmitInteger, MVT::i32, 14, 
/*63556*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63559*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63570*/   /*Scope*/ 32, /*->63603*/
/*63571*/     OPC_CheckChild0Type, MVT::v2i64,
/*63573*/     OPC_RecordChild1, // #1 = $SIMM
/*63574*/     OPC_MoveChild, 1,
/*63576*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63579*/     OPC_MoveParent,
/*63580*/     OPC_CheckType, MVT::v2i32,
/*63582*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63584*/     OPC_EmitConvertToTarget, 1,
/*63586*/     OPC_EmitInteger, MVT::i32, 14, 
/*63589*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63592*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63603*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQSHRNsu),// ->63709
/*63607*/   OPC_RecordChild0, // #0 = $Vm
/*63608*/   OPC_Scope, 32, /*->63642*/ // 3 children in Scope
/*63610*/     OPC_CheckChild0Type, MVT::v8i16,
/*63612*/     OPC_RecordChild1, // #1 = $SIMM
/*63613*/     OPC_MoveChild, 1,
/*63615*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63618*/     OPC_MoveParent,
/*63619*/     OPC_CheckType, MVT::v8i8,
/*63621*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63623*/     OPC_EmitConvertToTarget, 1,
/*63625*/     OPC_EmitInteger, MVT::i32, 14, 
/*63628*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63631*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63642*/   /*Scope*/ 32, /*->63675*/
/*63643*/     OPC_CheckChild0Type, MVT::v4i32,
/*63645*/     OPC_RecordChild1, // #1 = $SIMM
/*63646*/     OPC_MoveChild, 1,
/*63648*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63651*/     OPC_MoveParent,
/*63652*/     OPC_CheckType, MVT::v4i16,
/*63654*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63656*/     OPC_EmitConvertToTarget, 1,
/*63658*/     OPC_EmitInteger, MVT::i32, 14, 
/*63661*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63664*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63675*/   /*Scope*/ 32, /*->63708*/
/*63676*/     OPC_CheckChild0Type, MVT::v2i64,
/*63678*/     OPC_RecordChild1, // #1 = $SIMM
/*63679*/     OPC_MoveChild, 1,
/*63681*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63684*/     OPC_MoveParent,
/*63685*/     OPC_CheckType, MVT::v2i32,
/*63687*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63689*/     OPC_EmitConvertToTarget, 1,
/*63691*/     OPC_EmitInteger, MVT::i32, 14, 
/*63694*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63697*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63708*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNs),// ->63814
/*63712*/   OPC_RecordChild0, // #0 = $Vm
/*63713*/   OPC_Scope, 32, /*->63747*/ // 3 children in Scope
/*63715*/     OPC_CheckChild0Type, MVT::v8i16,
/*63717*/     OPC_RecordChild1, // #1 = $SIMM
/*63718*/     OPC_MoveChild, 1,
/*63720*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63723*/     OPC_MoveParent,
/*63724*/     OPC_CheckType, MVT::v8i8,
/*63726*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63728*/     OPC_EmitConvertToTarget, 1,
/*63730*/     OPC_EmitInteger, MVT::i32, 14, 
/*63733*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63736*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63747*/   /*Scope*/ 32, /*->63780*/
/*63748*/     OPC_CheckChild0Type, MVT::v4i32,
/*63750*/     OPC_RecordChild1, // #1 = $SIMM
/*63751*/     OPC_MoveChild, 1,
/*63753*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63756*/     OPC_MoveParent,
/*63757*/     OPC_CheckType, MVT::v4i16,
/*63759*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63761*/     OPC_EmitConvertToTarget, 1,
/*63763*/     OPC_EmitInteger, MVT::i32, 14, 
/*63766*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63769*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63780*/   /*Scope*/ 32, /*->63813*/
/*63781*/     OPC_CheckChild0Type, MVT::v2i64,
/*63783*/     OPC_RecordChild1, // #1 = $SIMM
/*63784*/     OPC_MoveChild, 1,
/*63786*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63789*/     OPC_MoveParent,
/*63790*/     OPC_CheckType, MVT::v2i32,
/*63792*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63794*/     OPC_EmitConvertToTarget, 1,
/*63796*/     OPC_EmitInteger, MVT::i32, 14, 
/*63799*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63802*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63813*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNu),// ->63919
/*63817*/   OPC_RecordChild0, // #0 = $Vm
/*63818*/   OPC_Scope, 32, /*->63852*/ // 3 children in Scope
/*63820*/     OPC_CheckChild0Type, MVT::v8i16,
/*63822*/     OPC_RecordChild1, // #1 = $SIMM
/*63823*/     OPC_MoveChild, 1,
/*63825*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63828*/     OPC_MoveParent,
/*63829*/     OPC_CheckType, MVT::v8i8,
/*63831*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63833*/     OPC_EmitConvertToTarget, 1,
/*63835*/     OPC_EmitInteger, MVT::i32, 14, 
/*63838*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63841*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63852*/   /*Scope*/ 32, /*->63885*/
/*63853*/     OPC_CheckChild0Type, MVT::v4i32,
/*63855*/     OPC_RecordChild1, // #1 = $SIMM
/*63856*/     OPC_MoveChild, 1,
/*63858*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63861*/     OPC_MoveParent,
/*63862*/     OPC_CheckType, MVT::v4i16,
/*63864*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63866*/     OPC_EmitConvertToTarget, 1,
/*63868*/     OPC_EmitInteger, MVT::i32, 14, 
/*63871*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63874*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63885*/   /*Scope*/ 32, /*->63918*/
/*63886*/     OPC_CheckChild0Type, MVT::v2i64,
/*63888*/     OPC_RecordChild1, // #1 = $SIMM
/*63889*/     OPC_MoveChild, 1,
/*63891*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63894*/     OPC_MoveParent,
/*63895*/     OPC_CheckType, MVT::v2i32,
/*63897*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63899*/     OPC_EmitConvertToTarget, 1,
/*63901*/     OPC_EmitInteger, MVT::i32, 14, 
/*63904*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63907*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*63918*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 102,  TARGET_VAL(ARMISD::VQRSHRNsu),// ->64024
/*63922*/   OPC_RecordChild0, // #0 = $Vm
/*63923*/   OPC_Scope, 32, /*->63957*/ // 3 children in Scope
/*63925*/     OPC_CheckChild0Type, MVT::v8i16,
/*63927*/     OPC_RecordChild1, // #1 = $SIMM
/*63928*/     OPC_MoveChild, 1,
/*63930*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63933*/     OPC_MoveParent,
/*63934*/     OPC_CheckType, MVT::v8i8,
/*63936*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63938*/     OPC_EmitConvertToTarget, 1,
/*63940*/     OPC_EmitInteger, MVT::i32, 14, 
/*63943*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63946*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*63957*/   /*Scope*/ 32, /*->63990*/
/*63958*/     OPC_CheckChild0Type, MVT::v4i32,
/*63960*/     OPC_RecordChild1, // #1 = $SIMM
/*63961*/     OPC_MoveChild, 1,
/*63963*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63966*/     OPC_MoveParent,
/*63967*/     OPC_CheckType, MVT::v4i16,
/*63969*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*63971*/     OPC_EmitConvertToTarget, 1,
/*63973*/     OPC_EmitInteger, MVT::i32, 14, 
/*63976*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63979*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*63990*/   /*Scope*/ 32, /*->64023*/
/*63991*/     OPC_CheckChild0Type, MVT::v2i64,
/*63993*/     OPC_RecordChild1, // #1 = $SIMM
/*63994*/     OPC_MoveChild, 1,
/*63996*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63999*/     OPC_MoveParent,
/*64000*/     OPC_CheckType, MVT::v2i32,
/*64002*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64004*/     OPC_EmitConvertToTarget, 1,
/*64006*/     OPC_EmitInteger, MVT::i32, 14, 
/*64009*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64012*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
              // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*64023*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSLI),// ->64231
/*64028*/   OPC_RecordChild0, // #0 = $src1
/*64029*/   OPC_RecordChild1, // #1 = $Vm
/*64030*/   OPC_RecordChild2, // #2 = $SIMM
/*64031*/   OPC_MoveChild, 2,
/*64033*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64036*/   OPC_MoveParent,
/*64037*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->64062
/*64040*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64042*/     OPC_EmitConvertToTarget, 2,
/*64044*/     OPC_EmitInteger, MVT::i32, 14, 
/*64047*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64050*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64086
/*64064*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64066*/     OPC_EmitConvertToTarget, 2,
/*64068*/     OPC_EmitInteger, MVT::i32, 14, 
/*64071*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64074*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64110
/*64088*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64090*/     OPC_EmitConvertToTarget, 2,
/*64092*/     OPC_EmitInteger, MVT::i32, 14, 
/*64095*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64098*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64134
/*64112*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64114*/     OPC_EmitConvertToTarget, 2,
/*64116*/     OPC_EmitInteger, MVT::i32, 14, 
/*64119*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64122*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64158
/*64136*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64138*/     OPC_EmitConvertToTarget, 2,
/*64140*/     OPC_EmitInteger, MVT::i32, 14, 
/*64143*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64146*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64182
/*64160*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64162*/     OPC_EmitConvertToTarget, 2,
/*64164*/     OPC_EmitInteger, MVT::i32, 14, 
/*64167*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64170*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64206
/*64184*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64186*/     OPC_EmitConvertToTarget, 2,
/*64188*/     OPC_EmitInteger, MVT::i32, 14, 
/*64191*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64194*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64230
/*64208*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64210*/     OPC_EmitConvertToTarget, 2,
/*64212*/     OPC_EmitInteger, MVT::i32, 14, 
/*64215*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64218*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VSRI),// ->64438
/*64235*/   OPC_RecordChild0, // #0 = $src1
/*64236*/   OPC_RecordChild1, // #1 = $Vm
/*64237*/   OPC_RecordChild2, // #2 = $SIMM
/*64238*/   OPC_MoveChild, 2,
/*64240*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64243*/   OPC_MoveParent,
/*64244*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->64269
/*64247*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64249*/     OPC_EmitConvertToTarget, 2,
/*64251*/     OPC_EmitInteger, MVT::i32, 14, 
/*64254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i16,// ->64293
/*64271*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64273*/     OPC_EmitConvertToTarget, 2,
/*64275*/     OPC_EmitInteger, MVT::i32, 14, 
/*64278*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64281*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i32,// ->64317
/*64295*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64297*/     OPC_EmitConvertToTarget, 2,
/*64299*/     OPC_EmitInteger, MVT::i32, 14, 
/*64302*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64305*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v1i64,// ->64341
/*64319*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64321*/     OPC_EmitConvertToTarget, 2,
/*64323*/     OPC_EmitInteger, MVT::i32, 14, 
/*64326*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64329*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v16i8,// ->64365
/*64343*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64345*/     OPC_EmitConvertToTarget, 2,
/*64347*/     OPC_EmitInteger, MVT::i32, 14, 
/*64350*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64353*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v8i16,// ->64389
/*64367*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64369*/     OPC_EmitConvertToTarget, 2,
/*64371*/     OPC_EmitInteger, MVT::i32, 14, 
/*64374*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64377*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v4i32,// ->64413
/*64391*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64393*/     OPC_EmitConvertToTarget, 2,
/*64395*/     OPC_EmitInteger, MVT::i32, 14, 
/*64398*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64401*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
            /*SwitchType*/ 22,  MVT::v2i64,// ->64437
/*64415*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64417*/     OPC_EmitConvertToTarget, 2,
/*64419*/     OPC_EmitInteger, MVT::i32, 14, 
/*64422*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64425*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
              // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 41|128,1/*169*/,  TARGET_VAL(ARMISD::VMOVIMM),// ->64611
/*64442*/   OPC_RecordChild0, // #0 = $SIMM
/*64443*/   OPC_MoveChild, 0,
/*64445*/   OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*64448*/   OPC_MoveParent,
/*64449*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->64470
/*64452*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64454*/     OPC_EmitInteger, MVT::i32, 14, 
/*64457*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64460*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v16i8,// ->64490
/*64472*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64474*/     OPC_EmitInteger, MVT::i32, 14, 
/*64477*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64480*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i16,// ->64510
/*64492*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64494*/     OPC_EmitInteger, MVT::i32, 14, 
/*64497*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64500*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v8i16,// ->64530
/*64512*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64514*/     OPC_EmitInteger, MVT::i32, 14, 
/*64517*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64520*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i32,// ->64550
/*64532*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64534*/     OPC_EmitInteger, MVT::i32, 14, 
/*64537*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64540*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v4i32,// ->64570
/*64552*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64554*/     OPC_EmitInteger, MVT::i32, 14, 
/*64557*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64560*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v1i64,// ->64590
/*64572*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64574*/     OPC_EmitInteger, MVT::i32, 14, 
/*64577*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64580*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                  1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
            /*SwitchType*/ 18,  MVT::v2i64,// ->64610
/*64592*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64594*/     OPC_EmitInteger, MVT::i32, 14, 
/*64597*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64600*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
              // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43|128,3/*427*/,  TARGET_VAL(ARMISD::VDUPLANE),// ->65042
/*64615*/   OPC_RecordChild0, // #0 = $Vm
/*64616*/   OPC_Scope, 57, /*->64675*/ // 8 children in Scope
/*64618*/     OPC_CheckChild0Type, MVT::v8i8,
/*64620*/     OPC_RecordChild1, // #1 = $lane
/*64621*/     OPC_MoveChild, 1,
/*64623*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64626*/     OPC_MoveParent,
/*64627*/     OPC_SwitchType /*2 cases */, 21,  MVT::v8i8,// ->64651
/*64630*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64632*/       OPC_EmitConvertToTarget, 1,
/*64634*/       OPC_EmitInteger, MVT::i32, 14, 
/*64637*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64640*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v16i8,// ->64674
/*64653*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64655*/       OPC_EmitConvertToTarget, 1,
/*64657*/       OPC_EmitInteger, MVT::i32, 14, 
/*64660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64675*/   /*Scope*/ 57, /*->64733*/
/*64676*/     OPC_CheckChild0Type, MVT::v4i16,
/*64678*/     OPC_RecordChild1, // #1 = $lane
/*64679*/     OPC_MoveChild, 1,
/*64681*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64684*/     OPC_MoveParent,
/*64685*/     OPC_SwitchType /*2 cases */, 21,  MVT::v4i16,// ->64709
/*64688*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64690*/       OPC_EmitConvertToTarget, 1,
/*64692*/       OPC_EmitInteger, MVT::i32, 14, 
/*64695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v8i16,// ->64732
/*64711*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64713*/       OPC_EmitConvertToTarget, 1,
/*64715*/       OPC_EmitInteger, MVT::i32, 14, 
/*64718*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64721*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64733*/   /*Scope*/ 57, /*->64791*/
/*64734*/     OPC_CheckChild0Type, MVT::v2i32,
/*64736*/     OPC_RecordChild1, // #1 = $lane
/*64737*/     OPC_MoveChild, 1,
/*64739*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64742*/     OPC_MoveParent,
/*64743*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2i32,// ->64767
/*64746*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64748*/       OPC_EmitConvertToTarget, 1,
/*64750*/       OPC_EmitInteger, MVT::i32, 14, 
/*64753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4i32,// ->64790
/*64769*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64771*/       OPC_EmitConvertToTarget, 1,
/*64773*/       OPC_EmitInteger, MVT::i32, 14, 
/*64776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64791*/   /*Scope*/ 47, /*->64839*/
/*64792*/     OPC_CheckChild0Type, MVT::v16i8,
/*64794*/     OPC_RecordChild1, // #1 = $lane
/*64795*/     OPC_MoveChild, 1,
/*64797*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64800*/     OPC_MoveParent,
/*64801*/     OPC_CheckType, MVT::v16i8,
/*64803*/     OPC_EmitConvertToTarget, 1,
/*64805*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*64808*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64817*/     OPC_EmitConvertToTarget, 1,
/*64819*/     OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*64822*/     OPC_EmitInteger, MVT::i32, 14, 
/*64825*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64828*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*64839*/   /*Scope*/ 47, /*->64887*/
/*64840*/     OPC_CheckChild0Type, MVT::v8i16,
/*64842*/     OPC_RecordChild1, // #1 = $lane
/*64843*/     OPC_MoveChild, 1,
/*64845*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64848*/     OPC_MoveParent,
/*64849*/     OPC_CheckType, MVT::v8i16,
/*64851*/     OPC_EmitConvertToTarget, 1,
/*64853*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*64856*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64865*/     OPC_EmitConvertToTarget, 1,
/*64867*/     OPC_EmitNodeXForm, 5, 5, // SubReg_i16_lane
/*64870*/     OPC_EmitInteger, MVT::i32, 14, 
/*64873*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64876*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*64887*/   /*Scope*/ 47, /*->64935*/
/*64888*/     OPC_CheckChild0Type, MVT::v4i32,
/*64890*/     OPC_RecordChild1, // #1 = $lane
/*64891*/     OPC_MoveChild, 1,
/*64893*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64896*/     OPC_MoveParent,
/*64897*/     OPC_CheckType, MVT::v4i32,
/*64899*/     OPC_EmitConvertToTarget, 1,
/*64901*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*64904*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*64913*/     OPC_EmitConvertToTarget, 1,
/*64915*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*64918*/     OPC_EmitInteger, MVT::i32, 14, 
/*64921*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64924*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*64935*/   /*Scope*/ 57, /*->64993*/
/*64936*/     OPC_CheckChild0Type, MVT::v2f32,
/*64938*/     OPC_RecordChild1, // #1 = $lane
/*64939*/     OPC_MoveChild, 1,
/*64941*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64944*/     OPC_MoveParent,
/*64945*/     OPC_SwitchType /*2 cases */, 21,  MVT::v2f32,// ->64969
/*64948*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64950*/       OPC_EmitConvertToTarget, 1,
/*64952*/       OPC_EmitInteger, MVT::i32, 14, 
/*64955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfd), 0,
                    1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfd:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              /*SwitchType*/ 21,  MVT::v4f32,// ->64992
/*64971*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*64973*/       OPC_EmitConvertToTarget, 1,
/*64975*/       OPC_EmitInteger, MVT::i32, 14, 
/*64978*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64981*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLNfq:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
              0, // EndSwitchType
/*64993*/   /*Scope*/ 47, /*->65041*/
/*64994*/     OPC_CheckChild0Type, MVT::v4f32,
/*64996*/     OPC_RecordChild1, // #1 = $lane
/*64997*/     OPC_MoveChild, 1,
/*64999*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65002*/     OPC_MoveParent,
/*65003*/     OPC_CheckType, MVT::v4f32,
/*65005*/     OPC_EmitConvertToTarget, 1,
/*65007*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*65010*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4 
/*65019*/     OPC_EmitConvertToTarget, 1,
/*65021*/     OPC_EmitNodeXForm, 7, 5, // SubReg_i32_lane
/*65024*/     OPC_EmitInteger, MVT::i32, 14, 
/*65027*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65030*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLNfq), 0,
                  1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
              // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
              // Dst: (VDUPLNfq:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65041*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 15|128,1/*143*/,  TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->65189
/*65046*/   OPC_RecordChild0, // #0 = $src
/*65047*/   OPC_Scope, 27, /*->65076*/ // 5 children in Scope
/*65049*/     OPC_CheckChild0Type, MVT::v16i8,
/*65051*/     OPC_RecordChild1, // #1 = $start
/*65052*/     OPC_MoveChild, 1,
/*65054*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65057*/     OPC_CheckType, MVT::i32,
/*65059*/     OPC_MoveParent,
/*65060*/     OPC_CheckType, MVT::v8i8,
/*65062*/     OPC_EmitConvertToTarget, 1,
/*65064*/     OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*65067*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*65076*/   /*Scope*/ 27, /*->65104*/
/*65077*/     OPC_CheckChild0Type, MVT::v8i16,
/*65079*/     OPC_RecordChild1, // #1 = $start
/*65080*/     OPC_MoveChild, 1,
/*65082*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65085*/     OPC_CheckType, MVT::i32,
/*65087*/     OPC_MoveParent,
/*65088*/     OPC_CheckType, MVT::v4i16,
/*65090*/     OPC_EmitConvertToTarget, 1,
/*65092*/     OPC_EmitNodeXForm, 4, 2, // DSubReg_i16_reg
/*65095*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*65104*/   /*Scope*/ 27, /*->65132*/
/*65105*/     OPC_CheckChild0Type, MVT::v4i32,
/*65107*/     OPC_RecordChild1, // #1 = $start
/*65108*/     OPC_MoveChild, 1,
/*65110*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65113*/     OPC_CheckType, MVT::i32,
/*65115*/     OPC_MoveParent,
/*65116*/     OPC_CheckType, MVT::v2i32,
/*65118*/     OPC_EmitConvertToTarget, 1,
/*65120*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*65123*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65132*/   /*Scope*/ 27, /*->65160*/
/*65133*/     OPC_CheckChild0Type, MVT::v2i64,
/*65135*/     OPC_RecordChild1, // #1 = $start
/*65136*/     OPC_MoveChild, 1,
/*65138*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65141*/     OPC_CheckType, MVT::i32,
/*65143*/     OPC_MoveParent,
/*65144*/     OPC_CheckType, MVT::v1i64,
/*65146*/     OPC_EmitConvertToTarget, 1,
/*65148*/     OPC_EmitNodeXForm, 15, 2, // DSubReg_f64_reg
/*65151*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*65160*/   /*Scope*/ 27, /*->65188*/
/*65161*/     OPC_CheckChild0Type, MVT::v4f32,
/*65163*/     OPC_RecordChild1, // #1 = $start
/*65164*/     OPC_MoveChild, 1,
/*65166*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65169*/     OPC_CheckType, MVT::i32,
/*65171*/     OPC_MoveParent,
/*65172*/     OPC_CheckType, MVT::v2f32,
/*65174*/     OPC_EmitConvertToTarget, 1,
/*65176*/     OPC_EmitNodeXForm, 6, 2, // DSubReg_i32_reg
/*65179*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
              // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
              // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*65188*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 75|128,1/*203*/,  TARGET_VAL(ARMISD::VEXT),// ->65396
/*65193*/   OPC_RecordChild0, // #0 = $Vn
/*65194*/   OPC_RecordChild1, // #1 = $Vm
/*65195*/   OPC_RecordChild2, // #2 = $index
/*65196*/   OPC_MoveChild, 2,
/*65198*/   OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65201*/   OPC_MoveParent,
/*65202*/   OPC_SwitchType /*8 cases */, 22,  MVT::v8i8,// ->65227
/*65205*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65207*/     OPC_EmitConvertToTarget, 2,
/*65209*/     OPC_EmitInteger, MVT::i32, 14, 
/*65212*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65215*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                  1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65251
/*65229*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65231*/     OPC_EmitConvertToTarget, 2,
/*65233*/     OPC_EmitInteger, MVT::i32, 14, 
/*65236*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65239*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                  1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2i32,// ->65275
/*65253*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65255*/     OPC_EmitConvertToTarget, 2,
/*65257*/     OPC_EmitInteger, MVT::i32, 14, 
/*65260*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65263*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                  1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v16i8,// ->65299
/*65277*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65279*/     OPC_EmitConvertToTarget, 2,
/*65281*/     OPC_EmitInteger, MVT::i32, 14, 
/*65284*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65287*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                  1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65323
/*65301*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65303*/     OPC_EmitConvertToTarget, 2,
/*65305*/     OPC_EmitInteger, MVT::i32, 14, 
/*65308*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65311*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                  1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4i32,// ->65347
/*65325*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65327*/     OPC_EmitConvertToTarget, 2,
/*65329*/     OPC_EmitInteger, MVT::i32, 14, 
/*65332*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65335*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                  1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v2f32,// ->65371
/*65349*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65351*/     OPC_EmitConvertToTarget, 2,
/*65353*/     OPC_EmitInteger, MVT::i32, 14, 
/*65356*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65359*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTdf), 0,
                  1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTdf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
            /*SwitchType*/ 22,  MVT::v4f32,// ->65395
/*65373*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65375*/     OPC_EmitConvertToTarget, 2,
/*65377*/     OPC_EmitInteger, MVT::i32, 14, 
/*65380*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65383*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTqf), 0,
                  1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
              // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
              // Dst: (VEXTqf:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
            0, // EndSwitchType
          /*SwitchOpcode*/ 23,  TARGET_VAL(ISD::TRAP),// ->65422
/*65399*/   OPC_RecordNode,   // #0 = 'trap' chained node
/*65400*/   OPC_Scope, 9, /*->65411*/ // 2 children in Scope
/*65402*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*65404*/     OPC_EmitMergeInputChains1_0,
/*65405*/     OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (TRAP)
/*65411*/   /*Scope*/ 9, /*->65421*/
/*65412*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65414*/     OPC_EmitMergeInputChains1_0,
/*65415*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (trap) - Complexity = 3
              // Dst: (tTRAP)
/*65421*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 50,  TARGET_VAL(ARMISD::RET_FLAG),// ->65475
/*65425*/   OPC_RecordNode,   // #0 = 'ARMretflag' chained node
/*65426*/   OPC_CaptureGlueInput,
/*65427*/   OPC_Scope, 17, /*->65446*/ // 3 children in Scope
/*65429*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*65431*/     OPC_EmitMergeInputChains1_0,
/*65432*/     OPC_EmitInteger, MVT::i32, 14, 
/*65435*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65438*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (BX_RET)
/*65446*/   /*Scope*/ 17, /*->65464*/
/*65447*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65449*/     OPC_EmitMergeInputChains1_0,
/*65450*/     OPC_EmitInteger, MVT::i32, 14, 
/*65453*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65456*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 2/*#Ops*/, 1, 2, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (MOVPCLR)
/*65464*/   /*Scope*/ 9, /*->65474*/
/*65465*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65467*/     OPC_EmitMergeInputChains1_0,
/*65468*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput,
                  0/*#VTs*/, 0/*#Ops*/, 
              // Src: (ARMretflag) - Complexity = 3
              // Dst: (tBX_RET)
/*65474*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 39,  TARGET_VAL(ISD::BRIND),// ->65517
/*65478*/   OPC_RecordNode,   // #0 = 'brind' chained node
/*65479*/   OPC_RecordChild1, // #1 = $dst
/*65480*/   OPC_CheckChild1Type, MVT::i32,
/*65482*/   OPC_Scope, 10, /*->65494*/ // 3 children in Scope
/*65484*/     OPC_CheckPatternPredicate, 48, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*65486*/     OPC_EmitMergeInputChains1_0,
/*65487*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (BX GPR:i32:$dst)
/*65494*/   /*Scope*/ 10, /*->65505*/
/*65495*/     OPC_CheckPatternPredicate, 49, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*65497*/     OPC_EmitMergeInputChains1_0,
/*65498*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$dst) - Complexity = 3
              // Dst: (MOVPCRX GPR:i32:$dst)
/*65505*/   /*Scope*/ 10, /*->65516*/
/*65506*/     OPC_CheckPatternPredicate, 16, // (Subtarget->isThumb())
/*65508*/     OPC_EmitMergeInputChains1_0,
/*65509*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (brind GPR:i32:$Rm) - Complexity = 3
              // Dst: (tBRIND GPR:i32:$Rm)
/*65516*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 79,  TARGET_VAL(ARMISD::CALL_NOLINK),// ->65599
/*65520*/   OPC_RecordNode,   // #0 = 'ARMcall_nolink' chained node
/*65521*/   OPC_CaptureGlueInput,
/*65522*/   OPC_RecordChild1, // #1 = $func
/*65523*/   OPC_CheckChild1Type, MVT::i32,
/*65525*/   OPC_Scope, 11, /*->65538*/ // 6 children in Scope
/*65527*/     OPC_CheckPatternPredicate, 50, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*65529*/     OPC_EmitMergeInputChains1_0,
/*65530*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*65538*/   /*Scope*/ 11, /*->65550*/
/*65539*/     OPC_CheckPatternPredicate, 51, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin())
/*65541*/     OPC_EmitMergeInputChains1_0,
/*65542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*65550*/   /*Scope*/ 11, /*->65562*/
/*65551*/     OPC_CheckPatternPredicate, 52, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*65553*/     OPC_EmitMergeInputChains1_0,
/*65554*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BXr9_CALL:i32 tGPR:i32:$func)
/*65562*/   /*Scope*/ 11, /*->65574*/
/*65563*/     OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin())
/*65565*/     OPC_EmitMergeInputChains1_0,
/*65566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRXr9_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (BMOVPCRXr9_CALL:i32 tGPR:i32:$func)
/*65574*/   /*Scope*/ 11, /*->65586*/
/*65575*/     OPC_CheckPatternPredicate, 54, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin())
/*65577*/     OPC_EmitMergeInputChains1_0,
/*65578*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBX:i32 tGPR:i32:$func)
/*65586*/   /*Scope*/ 11, /*->65598*/
/*65587*/     OPC_CheckPatternPredicate, 55, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin())
/*65589*/     OPC_EmitMergeInputChains1_0,
/*65590*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tBXr9), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                  1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
              // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
              // Dst: (tBXr9:i32 tGPR:i32:$func)
/*65598*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ISD::BR),// ->65645
/*65602*/   OPC_RecordNode,   // #0 = 'br' chained node
/*65603*/   OPC_RecordChild1, // #1 = $target
/*65604*/   OPC_MoveChild, 1,
/*65606*/   OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*65609*/   OPC_MoveParent,
/*65610*/   OPC_Scope, 10, /*->65622*/ // 3 children in Scope
/*65612*/     OPC_CheckPatternPredicate, 5, // (!Subtarget->isThumb())
/*65614*/     OPC_EmitMergeInputChains1_0,
/*65615*/     OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (B (bb:Other):$target)
/*65622*/   /*Scope*/ 10, /*->65633*/
/*65623*/     OPC_CheckPatternPredicate, 7, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*65625*/     OPC_EmitMergeInputChains1_0,
/*65626*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (tB (bb:Other):$target)
/*65633*/   /*Scope*/ 10, /*->65644*/
/*65634*/     OPC_CheckPatternPredicate, 2, // (Subtarget->isThumb2())
/*65636*/     OPC_EmitMergeInputChains1_0,
/*65637*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                  0/*#VTs*/, 1/*#Ops*/, 1, 
              // Src: (br (bb:Other):$target) - Complexity = 3
              // Dst: (t2B (bb:Other):$target)
/*65644*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->65662
/*65648*/   OPC_RecordNode,   // #0 = 'ARMMemBarrierMCR' chained node
/*65649*/   OPC_RecordChild1, // #1 = $zero
/*65650*/   OPC_CheckChild1Type, MVT::i32,
/*65652*/   OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*65654*/   OPC_EmitMergeInputChains1_0,
/*65655*/   OPC_MorphNodeTo, TARGET_VAL(ARM::DMB_MCR), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
            // Dst: (DMB_MCR GPR:i32:$zero)
          /*SwitchOpcode*/ 35,  TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->65700
/*65665*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_longjmp' chained node
/*65666*/   OPC_RecordChild1, // #1 = $src
/*65667*/   OPC_CheckChild1Type, MVT::i32,
/*65669*/   OPC_RecordChild2, // #2 = $scratch
/*65670*/   OPC_CheckChild2Type, MVT::i32,
/*65672*/   OPC_Scope, 12, /*->65686*/ // 2 children in Scope
/*65674*/     OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*65676*/     OPC_EmitMergeInputChains1_0,
/*65677*/     OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65686*/   /*Scope*/ 12, /*->65699*/
/*65687*/     OPC_CheckPatternPredicate, 47, // (Subtarget->isThumb()) && (Subtarget->isTargetDarwin())
/*65689*/     OPC_EmitMergeInputChains1_0,
/*65690*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
              // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
              // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*65699*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 14,  TARGET_VAL(ARMISD::EH_SJLJ_DISPATCHSETUP),// ->65717
/*65703*/   OPC_RecordNode,   // #0 = 'ARMeh_sjlj_dispatchsetup' chained node
/*65704*/   OPC_RecordChild1, // #1 = $src
/*65705*/   OPC_CheckChild1Type, MVT::i32,
/*65707*/   OPC_CheckPatternPredicate, 44, // (Subtarget->isTargetDarwin())
/*65709*/   OPC_EmitMergeInputChains1_0,
/*65710*/   OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_dispatchsetup), 0|OPFL_Chain,
                0/*#VTs*/, 1/*#Ops*/, 1, 
            // Src: (ARMeh_sjlj_dispatchsetup GPR:i32:$src) - Complexity = 3
            // Dst: (Int_eh_sjlj_dispatchsetup GPR:i32:$src)
          /*SwitchOpcode*/ 47,  TARGET_VAL(ARMISD::CMPFP),// ->65767
/*65720*/   OPC_RecordChild0, // #0 = $Dd
/*65721*/   OPC_Scope, 21, /*->65744*/ // 2 children in Scope
/*65723*/     OPC_CheckChild0Type, MVT::f64,
/*65725*/     OPC_RecordChild1, // #1 = $Dm
/*65726*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65728*/     OPC_EmitInteger, MVT::i32, 14, 
/*65731*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65734*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*65744*/   /*Scope*/ 21, /*->65766*/
/*65745*/     OPC_CheckChild0Type, MVT::f32,
/*65747*/     OPC_RecordChild1, // #1 = $Sm
/*65748*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65750*/     OPC_EmitInteger, MVT::i32, 14, 
/*65753*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65756*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*65766*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::CMPFPw0),// ->65813
/*65770*/   OPC_RecordChild0, // #0 = $Dd
/*65771*/   OPC_Scope, 19, /*->65792*/ // 2 children in Scope
/*65773*/     OPC_CheckChild0Type, MVT::f64,
/*65775*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65777*/     OPC_EmitInteger, MVT::i32, 14, 
/*65780*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
              // Dst: (VCMPEZD DPR:f64:$Dd)
/*65792*/   /*Scope*/ 19, /*->65812*/
/*65793*/     OPC_CheckChild0Type, MVT::f32,
/*65795*/     OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65797*/     OPC_EmitInteger, MVT::i32, 14, 
/*65800*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65803*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                  0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
              // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
              // Dst: (VCMPEZS SPR:f32:$Sd)
/*65812*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 18,  TARGET_VAL(ARMISD::FMSTAT),// ->65834
/*65816*/   OPC_CaptureGlueInput,
/*65817*/   OPC_CheckPatternPredicate, 14, // (Subtarget->hasVFP2())
/*65819*/   OPC_EmitInteger, MVT::i32, 14, 
/*65822*/   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65825*/   OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
            // Src: (arm_fmstat) - Complexity = 3
            // Dst: (FMSTAT:i32)
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCEQ),// ->66037
/*65838*/   OPC_RecordChild0, // #0 = $Vn
/*65839*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->65864
/*65842*/     OPC_CheckChild0Type, MVT::v8i8,
/*65844*/     OPC_RecordChild1, // #1 = $Vm
/*65845*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65847*/     OPC_EmitInteger, MVT::i32, 14, 
/*65850*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65853*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->65888
/*65866*/     OPC_CheckChild0Type, MVT::v4i16,
/*65868*/     OPC_RecordChild1, // #1 = $Vm
/*65869*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65871*/     OPC_EmitInteger, MVT::i32, 14, 
/*65874*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65877*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->65938
/*65890*/     OPC_Scope, 22, /*->65914*/ // 2 children in Scope
/*65892*/       OPC_CheckChild0Type, MVT::v2i32,
/*65894*/       OPC_RecordChild1, // #1 = $Vm
/*65895*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65897*/       OPC_EmitInteger, MVT::i32, 14, 
/*65900*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65903*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*65914*/     /*Scope*/ 22, /*->65937*/
/*65915*/       OPC_CheckChild0Type, MVT::v2f32,
/*65917*/       OPC_RecordChild1, // #1 = $Vm
/*65918*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65920*/       OPC_EmitInteger, MVT::i32, 14, 
/*65923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65937*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->65962
/*65940*/     OPC_CheckChild0Type, MVT::v16i8,
/*65942*/     OPC_RecordChild1, // #1 = $Vm
/*65943*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65945*/     OPC_EmitInteger, MVT::i32, 14, 
/*65948*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65951*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->65986
/*65964*/     OPC_CheckChild0Type, MVT::v8i16,
/*65966*/     OPC_RecordChild1, // #1 = $Vm
/*65967*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65969*/     OPC_EmitInteger, MVT::i32, 14, 
/*65972*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65975*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66036
/*65988*/     OPC_Scope, 22, /*->66012*/ // 2 children in Scope
/*65990*/       OPC_CheckChild0Type, MVT::v4i32,
/*65992*/       OPC_RecordChild1, // #1 = $Vm
/*65993*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*65995*/       OPC_EmitInteger, MVT::i32, 14, 
/*65998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66012*/     /*Scope*/ 22, /*->66035*/
/*66013*/       OPC_CheckChild0Type, MVT::v4f32,
/*66015*/       OPC_RecordChild1, // #1 = $Vm
/*66016*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66018*/       OPC_EmitInteger, MVT::i32, 14, 
/*66021*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66035*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCEQZ),// ->66224
/*66041*/   OPC_RecordChild0, // #0 = $Vm
/*66042*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66065
/*66045*/     OPC_CheckChild0Type, MVT::v8i8,
/*66047*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66049*/     OPC_EmitInteger, MVT::i32, 14, 
/*66052*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66055*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66087
/*66067*/     OPC_CheckChild0Type, MVT::v4i16,
/*66069*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66071*/     OPC_EmitInteger, MVT::i32, 14, 
/*66074*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66077*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66133
/*66089*/     OPC_Scope, 20, /*->66111*/ // 2 children in Scope
/*66091*/       OPC_CheckChild0Type, MVT::v2i32,
/*66093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66095*/       OPC_EmitInteger, MVT::i32, 14, 
/*66098*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66101*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*66111*/     /*Scope*/ 20, /*->66132*/
/*66112*/       OPC_CheckChild0Type, MVT::v2f32,
/*66114*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66116*/       OPC_EmitInteger, MVT::i32, 14, 
/*66119*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66122*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*66132*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66155
/*66135*/     OPC_CheckChild0Type, MVT::v16i8,
/*66137*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66139*/     OPC_EmitInteger, MVT::i32, 14, 
/*66142*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66145*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66177
/*66157*/     OPC_CheckChild0Type, MVT::v8i16,
/*66159*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66161*/     OPC_EmitInteger, MVT::i32, 14, 
/*66164*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66167*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66223
/*66179*/     OPC_Scope, 20, /*->66201*/ // 2 children in Scope
/*66181*/       OPC_CheckChild0Type, MVT::v4i32,
/*66183*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66185*/       OPC_EmitInteger, MVT::i32, 14, 
/*66188*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66191*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*66201*/     /*Scope*/ 20, /*->66222*/
/*66202*/       OPC_CheckChild0Type, MVT::v4f32,
/*66204*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66206*/       OPC_EmitInteger, MVT::i32, 14, 
/*66209*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66212*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*66222*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGE),// ->66427
/*66228*/   OPC_RecordChild0, // #0 = $Vn
/*66229*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66254
/*66232*/     OPC_CheckChild0Type, MVT::v8i8,
/*66234*/     OPC_RecordChild1, // #1 = $Vm
/*66235*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66237*/     OPC_EmitInteger, MVT::i32, 14, 
/*66240*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66243*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66278
/*66256*/     OPC_CheckChild0Type, MVT::v4i16,
/*66258*/     OPC_RecordChild1, // #1 = $Vm
/*66259*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66261*/     OPC_EmitInteger, MVT::i32, 14, 
/*66264*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66267*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->66328
/*66280*/     OPC_Scope, 22, /*->66304*/ // 2 children in Scope
/*66282*/       OPC_CheckChild0Type, MVT::v2i32,
/*66284*/       OPC_RecordChild1, // #1 = $Vm
/*66285*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66287*/       OPC_EmitInteger, MVT::i32, 14, 
/*66290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*66304*/     /*Scope*/ 22, /*->66327*/
/*66305*/       OPC_CheckChild0Type, MVT::v2f32,
/*66307*/       OPC_RecordChild1, // #1 = $Vm
/*66308*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66310*/       OPC_EmitInteger, MVT::i32, 14, 
/*66313*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66316*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66327*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->66352
/*66330*/     OPC_CheckChild0Type, MVT::v16i8,
/*66332*/     OPC_RecordChild1, // #1 = $Vm
/*66333*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66335*/     OPC_EmitInteger, MVT::i32, 14, 
/*66338*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66341*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66376
/*66354*/     OPC_CheckChild0Type, MVT::v8i16,
/*66356*/     OPC_RecordChild1, // #1 = $Vm
/*66357*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66359*/     OPC_EmitInteger, MVT::i32, 14, 
/*66362*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66365*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->66426
/*66378*/     OPC_Scope, 22, /*->66402*/ // 2 children in Scope
/*66380*/       OPC_CheckChild0Type, MVT::v4i32,
/*66382*/       OPC_RecordChild1, // #1 = $Vm
/*66383*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66385*/       OPC_EmitInteger, MVT::i32, 14, 
/*66388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*66402*/     /*Scope*/ 22, /*->66425*/
/*66403*/       OPC_CheckChild0Type, MVT::v4f32,
/*66405*/       OPC_RecordChild1, // #1 = $Vm
/*66406*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66408*/       OPC_EmitInteger, MVT::i32, 14, 
/*66411*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66414*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66425*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGEU),// ->66578
/*66431*/   OPC_RecordChild0, // #0 = $Vn
/*66432*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66457
/*66435*/     OPC_CheckChild0Type, MVT::v8i8,
/*66437*/     OPC_RecordChild1, // #1 = $Vm
/*66438*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66440*/     OPC_EmitInteger, MVT::i32, 14, 
/*66443*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66446*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->66481
/*66459*/     OPC_CheckChild0Type, MVT::v4i16,
/*66461*/     OPC_RecordChild1, // #1 = $Vm
/*66462*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66464*/     OPC_EmitInteger, MVT::i32, 14, 
/*66467*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66470*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->66505
/*66483*/     OPC_CheckChild0Type, MVT::v2i32,
/*66485*/     OPC_RecordChild1, // #1 = $Vm
/*66486*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66488*/     OPC_EmitInteger, MVT::i32, 14, 
/*66491*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66494*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->66529
/*66507*/     OPC_CheckChild0Type, MVT::v16i8,
/*66509*/     OPC_RecordChild1, // #1 = $Vm
/*66510*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66512*/     OPC_EmitInteger, MVT::i32, 14, 
/*66515*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66518*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->66553
/*66531*/     OPC_CheckChild0Type, MVT::v8i16,
/*66533*/     OPC_RecordChild1, // #1 = $Vm
/*66534*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66536*/     OPC_EmitInteger, MVT::i32, 14, 
/*66539*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66542*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->66577
/*66555*/     OPC_CheckChild0Type, MVT::v4i32,
/*66557*/     OPC_RecordChild1, // #1 = $Vm
/*66558*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66560*/     OPC_EmitInteger, MVT::i32, 14, 
/*66563*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66566*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGEZ),// ->66765
/*66582*/   OPC_RecordChild0, // #0 = $Vm
/*66583*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66606
/*66586*/     OPC_CheckChild0Type, MVT::v8i8,
/*66588*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66590*/     OPC_EmitInteger, MVT::i32, 14, 
/*66593*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66596*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66628
/*66608*/     OPC_CheckChild0Type, MVT::v4i16,
/*66610*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66612*/     OPC_EmitInteger, MVT::i32, 14, 
/*66615*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66618*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66674
/*66630*/     OPC_Scope, 20, /*->66652*/ // 2 children in Scope
/*66632*/       OPC_CheckChild0Type, MVT::v2i32,
/*66634*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66636*/       OPC_EmitInteger, MVT::i32, 14, 
/*66639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66652*/     /*Scope*/ 20, /*->66673*/
/*66653*/       OPC_CheckChild0Type, MVT::v2f32,
/*66655*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66657*/       OPC_EmitInteger, MVT::i32, 14, 
/*66660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66673*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66696
/*66676*/     OPC_CheckChild0Type, MVT::v16i8,
/*66678*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66680*/     OPC_EmitInteger, MVT::i32, 14, 
/*66683*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66686*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66718
/*66698*/     OPC_CheckChild0Type, MVT::v8i16,
/*66700*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66702*/     OPC_EmitInteger, MVT::i32, 14, 
/*66705*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66708*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66764
/*66720*/     OPC_Scope, 20, /*->66742*/ // 2 children in Scope
/*66722*/       OPC_CheckChild0Type, MVT::v4i32,
/*66724*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66726*/       OPC_EmitInteger, MVT::i32, 14, 
/*66729*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66732*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66742*/     /*Scope*/ 20, /*->66763*/
/*66743*/       OPC_CheckChild0Type, MVT::v4f32,
/*66745*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66747*/       OPC_EmitInteger, MVT::i32, 14, 
/*66750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66763*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLEZ),// ->66952
/*66769*/   OPC_RecordChild0, // #0 = $Vm
/*66770*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->66793
/*66773*/     OPC_CheckChild0Type, MVT::v8i8,
/*66775*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66777*/     OPC_EmitInteger, MVT::i32, 14, 
/*66780*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66783*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->66815
/*66795*/     OPC_CheckChild0Type, MVT::v4i16,
/*66797*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66799*/     OPC_EmitInteger, MVT::i32, 14, 
/*66802*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66805*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->66861
/*66817*/     OPC_Scope, 20, /*->66839*/ // 2 children in Scope
/*66819*/       OPC_CheckChild0Type, MVT::v2i32,
/*66821*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66823*/       OPC_EmitInteger, MVT::i32, 14, 
/*66826*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66829*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*66839*/     /*Scope*/ 20, /*->66860*/
/*66840*/       OPC_CheckChild0Type, MVT::v2f32,
/*66842*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66844*/       OPC_EmitInteger, MVT::i32, 14, 
/*66847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*66860*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->66883
/*66863*/     OPC_CheckChild0Type, MVT::v16i8,
/*66865*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66867*/     OPC_EmitInteger, MVT::i32, 14, 
/*66870*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66873*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->66905
/*66885*/     OPC_CheckChild0Type, MVT::v8i16,
/*66887*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66889*/     OPC_EmitInteger, MVT::i32, 14, 
/*66892*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66895*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->66951
/*66907*/     OPC_Scope, 20, /*->66929*/ // 2 children in Scope
/*66909*/       OPC_CheckChild0Type, MVT::v4i32,
/*66911*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66913*/       OPC_EmitInteger, MVT::i32, 14, 
/*66916*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66919*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*66929*/     /*Scope*/ 20, /*->66950*/
/*66930*/       OPC_CheckChild0Type, MVT::v4f32,
/*66932*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66934*/       OPC_EmitInteger, MVT::i32, 14, 
/*66937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*66950*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 71|128,1/*199*/,  TARGET_VAL(ARMISD::VCGT),// ->67155
/*66956*/   OPC_RecordChild0, // #0 = $Vn
/*66957*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->66982
/*66960*/     OPC_CheckChild0Type, MVT::v8i8,
/*66962*/     OPC_RecordChild1, // #1 = $Vm
/*66963*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66965*/     OPC_EmitInteger, MVT::i32, 14, 
/*66968*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66971*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67006
/*66984*/     OPC_CheckChild0Type, MVT::v4i16,
/*66986*/     OPC_RecordChild1, // #1 = $Vm
/*66987*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*66989*/     OPC_EmitInteger, MVT::i32, 14, 
/*66992*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66995*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 48,  MVT::v2i32,// ->67056
/*67008*/     OPC_Scope, 22, /*->67032*/ // 2 children in Scope
/*67010*/       OPC_CheckChild0Type, MVT::v2i32,
/*67012*/       OPC_RecordChild1, // #1 = $Vm
/*67013*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67015*/       OPC_EmitInteger, MVT::i32, 14, 
/*67018*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67021*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*67032*/     /*Scope*/ 22, /*->67055*/
/*67033*/       OPC_CheckChild0Type, MVT::v2f32,
/*67035*/       OPC_RecordChild1, // #1 = $Vm
/*67036*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67038*/       OPC_EmitInteger, MVT::i32, 14, 
/*67041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*67055*/     0, /*End of Scope*/
            /*SwitchType*/ 22,  MVT::v16i8,// ->67080
/*67058*/     OPC_CheckChild0Type, MVT::v16i8,
/*67060*/     OPC_RecordChild1, // #1 = $Vm
/*67061*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67063*/     OPC_EmitInteger, MVT::i32, 14, 
/*67066*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67069*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67104
/*67082*/     OPC_CheckChild0Type, MVT::v8i16,
/*67084*/     OPC_RecordChild1, // #1 = $Vm
/*67085*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67087*/     OPC_EmitInteger, MVT::i32, 14, 
/*67090*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67093*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 48,  MVT::v4i32,// ->67154
/*67106*/     OPC_Scope, 22, /*->67130*/ // 2 children in Scope
/*67108*/       OPC_CheckChild0Type, MVT::v4i32,
/*67110*/       OPC_RecordChild1, // #1 = $Vm
/*67111*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67113*/       OPC_EmitInteger, MVT::i32, 14, 
/*67116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*67130*/     /*Scope*/ 22, /*->67153*/
/*67131*/       OPC_CheckChild0Type, MVT::v4f32,
/*67133*/       OPC_RecordChild1, // #1 = $Vm
/*67134*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67136*/       OPC_EmitInteger, MVT::i32, 14, 
/*67139*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67142*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*67153*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VCGTU),// ->67306
/*67159*/   OPC_RecordChild0, // #0 = $Vn
/*67160*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67185
/*67163*/     OPC_CheckChild0Type, MVT::v8i8,
/*67165*/     OPC_RecordChild1, // #1 = $Vm
/*67166*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67168*/     OPC_EmitInteger, MVT::i32, 14, 
/*67171*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67174*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67209
/*67187*/     OPC_CheckChild0Type, MVT::v4i16,
/*67189*/     OPC_RecordChild1, // #1 = $Vm
/*67190*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67192*/     OPC_EmitInteger, MVT::i32, 14, 
/*67195*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67198*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67233
/*67211*/     OPC_CheckChild0Type, MVT::v2i32,
/*67213*/     OPC_RecordChild1, // #1 = $Vm
/*67214*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67216*/     OPC_EmitInteger, MVT::i32, 14, 
/*67219*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67222*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67257
/*67235*/     OPC_CheckChild0Type, MVT::v16i8,
/*67237*/     OPC_RecordChild1, // #1 = $Vm
/*67238*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67240*/     OPC_EmitInteger, MVT::i32, 14, 
/*67243*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67246*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67281
/*67259*/     OPC_CheckChild0Type, MVT::v8i16,
/*67261*/     OPC_RecordChild1, // #1 = $Vm
/*67262*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67264*/     OPC_EmitInteger, MVT::i32, 14, 
/*67267*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67270*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67305
/*67283*/     OPC_CheckChild0Type, MVT::v4i32,
/*67285*/     OPC_RecordChild1, // #1 = $Vm
/*67286*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67288*/     OPC_EmitInteger, MVT::i32, 14, 
/*67291*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67294*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCGTZ),// ->67493
/*67310*/   OPC_RecordChild0, // #0 = $Vm
/*67311*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67334
/*67314*/     OPC_CheckChild0Type, MVT::v8i8,
/*67316*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67318*/     OPC_EmitInteger, MVT::i32, 14, 
/*67321*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67324*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67356
/*67336*/     OPC_CheckChild0Type, MVT::v4i16,
/*67338*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67340*/     OPC_EmitInteger, MVT::i32, 14, 
/*67343*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67346*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67402
/*67358*/     OPC_Scope, 20, /*->67380*/ // 2 children in Scope
/*67360*/       OPC_CheckChild0Type, MVT::v2i32,
/*67362*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67364*/       OPC_EmitInteger, MVT::i32, 14, 
/*67367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67380*/     /*Scope*/ 20, /*->67401*/
/*67381*/       OPC_CheckChild0Type, MVT::v2f32,
/*67383*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67385*/       OPC_EmitInteger, MVT::i32, 14, 
/*67388*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67391*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67401*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67424
/*67404*/     OPC_CheckChild0Type, MVT::v16i8,
/*67406*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67408*/     OPC_EmitInteger, MVT::i32, 14, 
/*67411*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67414*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67446
/*67426*/     OPC_CheckChild0Type, MVT::v8i16,
/*67428*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67430*/     OPC_EmitInteger, MVT::i32, 14, 
/*67433*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67436*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67492
/*67448*/     OPC_Scope, 20, /*->67470*/ // 2 children in Scope
/*67450*/       OPC_CheckChild0Type, MVT::v4i32,
/*67452*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67454*/       OPC_EmitInteger, MVT::i32, 14, 
/*67457*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67460*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67470*/     /*Scope*/ 20, /*->67491*/
/*67471*/       OPC_CheckChild0Type, MVT::v4f32,
/*67473*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67475*/       OPC_EmitInteger, MVT::i32, 14, 
/*67478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67491*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 55|128,1/*183*/,  TARGET_VAL(ARMISD::VCLTZ),// ->67680
/*67497*/   OPC_RecordChild0, // #0 = $Vm
/*67498*/   OPC_SwitchType /*6 cases */, 20,  MVT::v8i8,// ->67521
/*67501*/     OPC_CheckChild0Type, MVT::v8i8,
/*67503*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67505*/     OPC_EmitInteger, MVT::i32, 14, 
/*67508*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67511*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67543
/*67523*/     OPC_CheckChild0Type, MVT::v4i16,
/*67525*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67527*/     OPC_EmitInteger, MVT::i32, 14, 
/*67530*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67533*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 44,  MVT::v2i32,// ->67589
/*67545*/     OPC_Scope, 20, /*->67567*/ // 2 children in Scope
/*67547*/       OPC_CheckChild0Type, MVT::v2i32,
/*67549*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67551*/       OPC_EmitInteger, MVT::i32, 14, 
/*67554*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67557*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*67567*/     /*Scope*/ 20, /*->67588*/
/*67568*/       OPC_CheckChild0Type, MVT::v2f32,
/*67570*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67572*/       OPC_EmitInteger, MVT::i32, 14, 
/*67575*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67578*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*67588*/     0, /*End of Scope*/
            /*SwitchType*/ 20,  MVT::v16i8,// ->67611
/*67591*/     OPC_CheckChild0Type, MVT::v16i8,
/*67593*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67595*/     OPC_EmitInteger, MVT::i32, 14, 
/*67598*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67601*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 20,  MVT::v8i16,// ->67633
/*67613*/     OPC_CheckChild0Type, MVT::v8i16,
/*67615*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67617*/     OPC_EmitInteger, MVT::i32, 14, 
/*67620*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67623*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 44,  MVT::v4i32,// ->67679
/*67635*/     OPC_Scope, 20, /*->67657*/ // 2 children in Scope
/*67637*/       OPC_CheckChild0Type, MVT::v4i32,
/*67639*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67641*/       OPC_EmitInteger, MVT::i32, 14, 
/*67644*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67647*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*67657*/     /*Scope*/ 20, /*->67678*/
/*67658*/       OPC_CheckChild0Type, MVT::v4f32,
/*67660*/       OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67662*/       OPC_EmitInteger, MVT::i32, 14, 
/*67665*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67668*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*67678*/     0, /*End of Scope*/
            0, // EndSwitchType
          /*SwitchOpcode*/ 19|128,1/*147*/,  TARGET_VAL(ARMISD::VTST),// ->67831
/*67684*/   OPC_RecordChild0, // #0 = $Vn
/*67685*/   OPC_SwitchType /*6 cases */, 22,  MVT::v8i8,// ->67710
/*67688*/     OPC_CheckChild0Type, MVT::v8i8,
/*67690*/     OPC_RecordChild1, // #1 = $Vm
/*67691*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67693*/     OPC_EmitInteger, MVT::i32, 14, 
/*67696*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67699*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
            /*SwitchType*/ 22,  MVT::v4i16,// ->67734
/*67712*/     OPC_CheckChild0Type, MVT::v4i16,
/*67714*/     OPC_RecordChild1, // #1 = $Vm
/*67715*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67717*/     OPC_EmitInteger, MVT::i32, 14, 
/*67720*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67723*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
            /*SwitchType*/ 22,  MVT::v2i32,// ->67758
/*67736*/     OPC_CheckChild0Type, MVT::v2i32,
/*67738*/     OPC_RecordChild1, // #1 = $Vm
/*67739*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67741*/     OPC_EmitInteger, MVT::i32, 14, 
/*67744*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67747*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
            /*SwitchType*/ 22,  MVT::v16i8,// ->67782
/*67760*/     OPC_CheckChild0Type, MVT::v16i8,
/*67762*/     OPC_RecordChild1, // #1 = $Vm
/*67763*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67765*/     OPC_EmitInteger, MVT::i32, 14, 
/*67768*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67771*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                  1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
            /*SwitchType*/ 22,  MVT::v8i16,// ->67806
/*67784*/     OPC_CheckChild0Type, MVT::v8i16,
/*67786*/     OPC_RecordChild1, // #1 = $Vm
/*67787*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67789*/     OPC_EmitInteger, MVT::i32, 14, 
/*67792*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67795*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
            /*SwitchType*/ 22,  MVT::v4i32,// ->67830
/*67808*/     OPC_CheckChild0Type, MVT::v4i32,
/*67810*/     OPC_RecordChild1, // #1 = $Vm
/*67811*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67813*/     OPC_EmitInteger, MVT::i32, 14, 
/*67816*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67819*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::TRUNCATE),// ->67903
/*67834*/   OPC_RecordChild0, // #0 = $Vm
/*67835*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i8,// ->67858
/*67838*/     OPC_CheckChild0Type, MVT::v8i16,
/*67840*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67842*/     OPC_EmitInteger, MVT::i32, 14, 
/*67845*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67848*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
            /*SwitchType*/ 20,  MVT::v4i16,// ->67880
/*67860*/     OPC_CheckChild0Type, MVT::v4i32,
/*67862*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67864*/     OPC_EmitInteger, MVT::i32, 14, 
/*67867*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67870*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
            /*SwitchType*/ 20,  MVT::v2i32,// ->67902
/*67882*/     OPC_CheckChild0Type, MVT::v2i64,
/*67884*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67886*/     OPC_EmitInteger, MVT::i32, 14, 
/*67889*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67892*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
              // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 69,  TARGET_VAL(ISD::SIGN_EXTEND),// ->67975
/*67906*/   OPC_RecordChild0, // #0 = $Vm
/*67907*/   OPC_SwitchType /*3 cases */, 20,  MVT::v8i16,// ->67930
/*67910*/     OPC_CheckChild0Type, MVT::v8i8,
/*67912*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67914*/     OPC_EmitInteger, MVT::i32, 14, 
/*67917*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67920*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->67952
/*67932*/     OPC_CheckChild0Type, MVT::v4i16,
/*67934*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67936*/     OPC_EmitInteger, MVT::i32, 14, 
/*67939*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67942*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
            /*SwitchType*/ 20,  MVT::v2i64,// ->67974
/*67954*/     OPC_CheckChild0Type, MVT::v2i32,
/*67956*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67958*/     OPC_EmitInteger, MVT::i32, 14, 
/*67961*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67964*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                  1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_SINT),// ->68025
/*67978*/   OPC_RecordChild0, // #0 = $Vm
/*67979*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68002
/*67982*/     OPC_CheckChild0Type, MVT::v2f32,
/*67984*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*67986*/     OPC_EmitInteger, MVT::i32, 14, 
/*67989*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67992*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68024
/*68004*/     OPC_CheckChild0Type, MVT::v4f32,
/*68006*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68008*/     OPC_EmitInteger, MVT::i32, 14, 
/*68011*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68014*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::FP_TO_UINT),// ->68075
/*68028*/   OPC_RecordChild0, // #0 = $Vm
/*68029*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2i32,// ->68052
/*68032*/     OPC_CheckChild0Type, MVT::v2f32,
/*68034*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68036*/     OPC_EmitInteger, MVT::i32, 14, 
/*68039*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68042*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
            /*SwitchType*/ 20,  MVT::v4i32,// ->68074
/*68054*/     OPC_CheckChild0Type, MVT::v4f32,
/*68056*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68058*/     OPC_EmitInteger, MVT::i32, 14, 
/*68061*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68064*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 35|128,1/*163*/,  TARGET_VAL(ARMISD::VREV64),// ->68242
/*68079*/   OPC_RecordChild0, // #0 = $Vm
/*68080*/   OPC_SwitchType /*8 cases */, 18,  MVT::v8i8,// ->68101
/*68083*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68085*/     OPC_EmitInteger, MVT::i32, 14, 
/*68088*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68091*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68121
/*68103*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68105*/     OPC_EmitInteger, MVT::i32, 14, 
/*68108*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68111*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v2i32,// ->68141
/*68123*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68125*/     OPC_EmitInteger, MVT::i32, 14, 
/*68128*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68131*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                  1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68161
/*68143*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68145*/     OPC_EmitInteger, MVT::i32, 14, 
/*68148*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68151*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68181
/*68163*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68165*/     OPC_EmitInteger, MVT::i32, 14, 
/*68168*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68171*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
            /*SwitchType*/ 18,  MVT::v4i32,// ->68201
/*68183*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68185*/     OPC_EmitInteger, MVT::i32, 14, 
/*68188*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68191*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                  1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
            /*SwitchType*/ 18,  MVT::v2f32,// ->68221
/*68203*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68205*/     OPC_EmitInteger, MVT::i32, 14, 
/*68208*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68211*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64df), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
              // Dst: (VREV64df:v2f32 DPR:v2f32:$Vm)
            /*SwitchType*/ 18,  MVT::v4f32,// ->68241
/*68223*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68225*/     OPC_EmitInteger, MVT::i32, 14, 
/*68228*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68231*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64qf), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
              // Dst: (VREV64qf:v4f32 QPR:v4f32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 83,  TARGET_VAL(ARMISD::VREV32),// ->68328
/*68245*/   OPC_RecordChild0, // #0 = $Vm
/*68246*/   OPC_SwitchType /*4 cases */, 18,  MVT::v8i8,// ->68267
/*68249*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68251*/     OPC_EmitInteger, MVT::i32, 14, 
/*68254*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68257*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v4i16,// ->68287
/*68269*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68271*/     OPC_EmitInteger, MVT::i32, 14, 
/*68274*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68277*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                  1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
              // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68307
/*68289*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68291*/     OPC_EmitInteger, MVT::i32, 14, 
/*68294*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68297*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
            /*SwitchType*/ 18,  MVT::v8i16,// ->68327
/*68309*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68311*/     OPC_EmitInteger, MVT::i32, 14, 
/*68314*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68317*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                  1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
              // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 43,  TARGET_VAL(ARMISD::VREV16),// ->68374
/*68331*/   OPC_RecordChild0, // #0 = $Vm
/*68332*/   OPC_SwitchType /*2 cases */, 18,  MVT::v8i8,// ->68353
/*68335*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68337*/     OPC_EmitInteger, MVT::i32, 14, 
/*68340*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68343*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                  1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
              // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
            /*SwitchType*/ 18,  MVT::v16i8,// ->68373
/*68355*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68357*/     OPC_EmitInteger, MVT::i32, 14, 
/*68360*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68363*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                  1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
              // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
              // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 67|128,2/*323*/,  TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->68701
/*68378*/   OPC_RecordChild0, // #0 = $src
/*68379*/   OPC_Scope, 116|128,1/*244*/, /*->68626*/ // 3 children in Scope
/*68382*/     OPC_CheckChild0Type, MVT::i32,
/*68384*/     OPC_SwitchType /*6 cases */, 28,  MVT::v8i8,// ->68415
/*68387*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1 
/*68394*/       OPC_EmitInteger, MVT::i32, 0, 
/*68397*/       OPC_EmitInteger, MVT::i32, 14, 
/*68400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v4i16,// ->68445
/*68417*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1 
/*68424*/       OPC_EmitInteger, MVT::i32, 0, 
/*68427*/       OPC_EmitInteger, MVT::i32, 14, 
/*68430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 28,  MVT::v2i32,// ->68475
/*68447*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1 
/*68454*/       OPC_EmitInteger, MVT::i32, 0, 
/*68457*/       OPC_EmitInteger, MVT::i32, 14, 
/*68460*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68463*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
              /*SwitchType*/ 48,  MVT::v16i8,// ->68525
/*68477*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1 
/*68484*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2 
/*68491*/       OPC_EmitInteger, MVT::i32, 0, 
/*68494*/       OPC_EmitInteger, MVT::i32, 14, 
/*68497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68500*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68512*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68515*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v8i16,// ->68575
/*68527*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1 
/*68534*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2 
/*68541*/       OPC_EmitInteger, MVT::i32, 0, 
/*68544*/       OPC_EmitInteger, MVT::i32, 14, 
/*68547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68550*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68562*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68565*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
              /*SwitchType*/ 48,  MVT::v4i32,// ->68625
/*68577*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1 
/*68584*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2 
/*68591*/       OPC_EmitInteger, MVT::i32, 0, 
/*68594*/       OPC_EmitInteger, MVT::i32, 14, 
/*68597*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68600*/       OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                    1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6 
/*68612*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68615*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
              0, // EndSwitchType
/*68626*/   /*Scope*/ 48, /*->68675*/
/*68627*/     OPC_CheckChild0Type, MVT::f32,
/*68629*/     OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68652
/*68632*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1 
/*68639*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68642*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
              /*SwitchType*/ 20,  MVT::v4f32,// ->68674
/*68654*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1 
/*68661*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68664*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
              0, // EndSwitchType
/*68675*/   /*Scope*/ 24, /*->68700*/
/*68676*/     OPC_CheckChild0Type, MVT::f64,
/*68678*/     OPC_CheckType, MVT::v2f64,
/*68680*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1 
/*68687*/     OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*68690*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
              // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
              // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*68700*/   0, /*End of Scope*/
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::SINT_TO_FP),// ->68751
/*68704*/   OPC_RecordChild0, // #0 = $Vm
/*68705*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68728
/*68708*/     OPC_CheckChild0Type, MVT::v2i32,
/*68710*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68712*/     OPC_EmitInteger, MVT::i32, 14, 
/*68715*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68718*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68750
/*68730*/     OPC_CheckChild0Type, MVT::v4i32,
/*68732*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68734*/     OPC_EmitInteger, MVT::i32, 14, 
/*68737*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68740*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          /*SwitchOpcode*/ 47,  TARGET_VAL(ISD::UINT_TO_FP),// ->68801
/*68754*/   OPC_RecordChild0, // #0 = $Vm
/*68755*/   OPC_SwitchType /*2 cases */, 20,  MVT::v2f32,// ->68778
/*68758*/     OPC_CheckChild0Type, MVT::v2i32,
/*68760*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68762*/     OPC_EmitInteger, MVT::i32, 14, 
/*68765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
            /*SwitchType*/ 20,  MVT::v4f32,// ->68800
/*68780*/     OPC_CheckChild0Type, MVT::v4i32,
/*68782*/     OPC_CheckPatternPredicate, 6, // (Subtarget->hasNEON())
/*68784*/     OPC_EmitInteger, MVT::i32, 14, 
/*68787*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68790*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                  1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
              // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
            0, // EndSwitchType
          0, // EndSwitchOpcode
    0
  }; // Total Array size is 68803 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 552
  // #OPC_RecordNode                     = 41
  // #OPC_RecordChild                    = 1839
  // #OPC_RecordMemRef                   = 14
  // #OPC_CaptureGlueInput               = 11
  // #OPC_MoveChild                      = 2029
  // #OPC_MoveParent                     = 2707
  // #OPC_CheckSame                      = 228
  // #OPC_CheckPatternPredicate          = 1805
  // #OPC_CheckPredicate                 = 517
  // #OPC_CheckOpcode                    = 1102
  // #OPC_SwitchOpcode                   = 49
  // #OPC_CheckType                      = 1187
  // #OPC_SwitchType                     = 194
  // #OPC_CheckChildType                 = 1131
  // #OPC_CheckInteger                   = 498
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 52
  // #OPC_CheckComplexPat                = 236
  // #OPC_CheckAndImm                    = 286
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 3
  // #OPC_EmitInteger                    = 1872
  // #OPC_EmitStringInteger              = 90
  // #OPC_EmitRegister                   = 2015
  // #OPC_EmitConvertToTarget            = 601
  // #OPC_EmitMergeInputChains           = 265
  // #OPC_EmitCopyToReg                  = 0
  // #OPC_EmitNode                       = 193
  // #OPC_EmitNodeXForm                  = 148
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 68
  // #OPC_MorphNodeTo                    = 1963

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 1: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->isThumb2());
  case 3: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 4: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 5: return (!Subtarget->isThumb());
  case 6: return (Subtarget->hasNEON());
  case 7: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 11: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 14: return (Subtarget->hasVFP2());
  case 15: return (!Subtarget->isThumb()) && (Subtarget->useMovt());
  case 16: return (Subtarget->isThumb());
  case 17: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 18: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 19: return (Subtarget->hasVFP2()) && (Subtarget->useFPVMLx());
  case 20: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 21: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 22: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx());
  case 23: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 24: return (Subtarget->isThumb2()) && (Subtarget->useMovt());
  case 25: return (!Subtarget->isThumb()) && (!Subtarget->useMovt());
  case 26: return (Subtarget->isThumb2()) && (!Subtarget->useMovt());
  case 27: return (Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 28: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 29: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 30: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 31: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 32: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 33: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 34: return (!HonorSignDependentRoundingFPMath());
  case 35: return (Subtarget->hasVFP3());
  case 36: return (!Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 37: return (!Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 38: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 39: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 40: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (!Subtarget->isTargetDarwin());
  case 41: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps()) && (Subtarget->isTargetDarwin());
  case 42: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 43: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 44: return (Subtarget->isTargetDarwin());
  case 45: return (!Subtarget->isTargetDarwin());
  case 46: return (Subtarget->isThumb()) && (!Subtarget->isTargetDarwin());
  case 47: return (Subtarget->isThumb()) && (Subtarget->isTargetDarwin());
  case 48: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 49: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 50: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 51: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (!Subtarget->isTargetDarwin());
  case 52: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 53: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps()) && (Subtarget->isTargetDarwin());
  case 54: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (!Subtarget->isTargetDarwin());
  case 55: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->isTargetDarwin());
  }
}

bool CheckNodePredicate(SDNode *Node, unsigned PredNo) const {
  switch (PredNo) {
  default: assert(0 && "Invalid predicate in table?");
  case 0: { // Predicate_lsl_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() < 32);

  }
  case 1: { // Predicate_asr_amt
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (N->getZExtValue() <= 32);

  }
  case 2: { // Predicate_imm1_15
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 16;

  }
  case 3: { // Predicate_imm16_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 16 && (int32_t)N->getZExtValue() < 32;

  }
  case 4: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 5: { // Predicate_t2_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_t2_so_imm(N); 
  }
  case 6: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 7: { // Predicate_so_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);
 return Pred_so_imm(N); 
  }
  case 8: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 9: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = (int32_t)N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 10: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 11: { // Predicate_imm0_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(-N->getZExtValue()) < 255;

  }
  case 12: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(-(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 13: { // Predicate_imm0_7
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 8;

  }
  case 14: { // Predicate_imm8_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() >= 8 && (uint32_t)N->getZExtValue() < 256;

  }
  case 15: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 16: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 17: { // Predicate_imm0_4095
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 4096;

  }
  case 18: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(-((uint32_t)N->getZExtValue())) != -1;

  }
  case 19: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 20: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 21: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 22: { // Predicate_imm1_31
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (int32_t)N->getZExtValue() >= 1 && (int32_t)N->getZExtValue() < 32;

  }
  case 23: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 24: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 25: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 26: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 27: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 28: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 29: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 30: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 31: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 32: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 33: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 34: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 36: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 37: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 38: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 39: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 40: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 41: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 42: { // Predicate_imm0_255
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 256;

  }
  case 43: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 44: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 45: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 47: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 48: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 50: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 51: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 52: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 53: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 54: { // Predicate_adde_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 55: { // Predicate_adde_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 56: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 57: { // Predicate_sube_dead_carry
    SDNode *N = Node;
return !N->hasAnyUseOfValue(1);
  }
  case 58: { // Predicate_sube_live_carry
    SDNode *N = Node;
return N->hasAnyUseOfValue(1);
  }
  case 59: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 60: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 61: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 62: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 63: { // Predicate_imm0_65535
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)N->getZExtValue() < 65536;

  }
  case 64: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->hasV6T2Ops())
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 65: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 66: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 67: { // Predicate_atomic_load_add_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 68: { // Predicate_atomic_load_add_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 69: { // Predicate_atomic_load_add_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 70: { // Predicate_atomic_load_sub_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 71: { // Predicate_atomic_load_sub_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 72: { // Predicate_atomic_load_sub_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 73: { // Predicate_atomic_load_and_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 74: { // Predicate_atomic_load_and_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 75: { // Predicate_atomic_load_and_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 76: { // Predicate_atomic_load_or_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 77: { // Predicate_atomic_load_or_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 78: { // Predicate_atomic_load_or_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 79: { // Predicate_atomic_load_xor_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 80: { // Predicate_atomic_load_xor_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 81: { // Predicate_atomic_load_xor_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 82: { // Predicate_atomic_load_nand_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 83: { // Predicate_atomic_load_nand_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 84: { // Predicate_atomic_load_nand_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 85: { // Predicate_atomic_swap_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 86: { // Predicate_atomic_swap_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 87: { // Predicate_atomic_swap_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 88: { // Predicate_atomic_cmp_swap_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_atomic_cmp_swap_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_atomic_cmp_swap_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf64Imm(N->getValueAPF()) != -1;
    
  }
  case 92: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM::getVFPf32Imm(N->getValueAPF()) != -1;
    
  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent, SDValue N,
                         unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: assert(0 && "Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 1:
    Result.resize(NextRes+3);
    return SelectShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 2:
    Result.resize(NextRes+3);
    return SelectShiftShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 3:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 4:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 5:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 6:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 16:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 17:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 18:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) {
  switch (XFormNo) {
  default: assert(0 && "Invalid xform # in table?");
  case 0: {  // lsl_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::lsl, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 1: {  // asr_shift_imm
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Sh = ARM_AM::getSORegOpc(ARM_AM::asr, N->getZExtValue());
  return CurDAG->getTargetConstant(Sh, MVT::i32);

  }
  case 2: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 3: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 4: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 5: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 6: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 7: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 8: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 9: {  // so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 10: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 11: {  // so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  }
}

