Verilator Statistics Report

Information:
  Verilator 4.204 2021-06-12 rev v4.204
  Arguments: --cc --exe --top-module SimTop --compiler clang +define+VERILATOR=1 +define+PRINTF_COND=1 +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_GARBAGE_ASSIGN +define+RANDOMIZE_DELAY=0 -Wno-STMTDLY -Wno-WIDTH -I/home/yuyake/oscpu/projects/cpu/build --x-assign unique -O3 -CFLAGS -std=c++11 -static -Wall -I/home/yuyake/oscpu/libraries/difftest/src/test/csrc -I/home/yuyake/oscpu/libraries/difftest/src/test/csrc/common -I/home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest -DVERILATOR -Wno-maybe-uninitialized  -DNUM_CORES=1 -I/usr/include/SDL2 -D_REENTRANT -fPIE -I/home/yuyake/oscpu/libraries/DRAMsim3/src -DWITH_DRAMSIM3 -DDRAMSIM3_CONFIG=\"/home/yuyake/oscpu/libraries/DRAMsim3/configs/XiangShan.ini\" -DDRAMSIM3_OUTDIR=\"/home/yuyake/oscpu/projects/cpu/build\" -LDFLAGS -lpthread -lSDL2 -ldl -lz /home/yuyake/oscpu/libraries/DRAMsim3/build/libdramsim3.a --assert --stats-vars --output-split 30000 --output-split-cfuncs 30000 -o /home/yuyake/oscpu/projects/cpu/build/emu -Mdir /home/yuyake/oscpu/projects/cpu/build/emu-compile /home/yuyake/oscpu/projects/cpu/build/SimTop.v ./src/test/vsrc/common/SimJTAG.v ./src/test/vsrc/common/ram.v ./src/test/vsrc/common/assert.v ./src/test/vsrc/common/difftest.v ./src/test/vsrc/common/EICG_wrapper.v ./src/test/vsrc/common/ref.v /home/yuyake/oscpu/libraries/difftest/src/test/csrc/verilator/emu.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/verilator/main.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/verilator/snapshot.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/ram.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/common.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/uart.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/axi4.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/flash.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/vga.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/device.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/compress.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/interface.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/vcs/main.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/keyboard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/ram.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/common.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/sdcard.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/uart.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/axi4.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/flash.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/vga.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/SimJTAG.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/device.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/compress.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/common/remote_bitbang.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/spikedasm.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/goldenmem.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/difftest.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/nemuproxy.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/ref.cpp /home/yuyake/oscpu/libraries/difftest/src/test/csrc/difftest/interface.cpp

Global Statistics:

  Assertions, assert immediate statements                   0
  Assertions, assert non-immediate statements               0
  Assertions, cover statements                              0
  Assertions, full/parallel case                            0
  Optimizations, Cases complex                              8
  Optimizations, Cases parallelized                         3
  Optimizations, Clocker decomposed vectors                 0
  Optimizations, Clocker seen vectors                       0
  Optimizations, Combined CFuncs                            0
  Optimizations, Const bit op reduction                   548
  Optimizations, Const bit op reduction                     0
  Optimizations, Delayed shared-sets                       31
  Optimizations, Gate assign merged                         0
  Optimizations, Gate inputs replaced                    1997
  Optimizations, Gate sigs deduped                          1
  Optimizations, Gate sigs deleted                       1358
  Optimizations, Inline unsupported                         0
  Optimizations, Inlined instances                         24
  Optimizations, Lifetime assign deletions                  1
  Optimizations, Lifetime constant prop                     0
  Optimizations, Lifetime postassign deletions             79
  Optimizations, MergeCond longest merge                    7
  Optimizations, MergeCond merged items                    23
  Optimizations, MergeCond merges                           6
  Optimizations, Prelim static constants extracted          2
  Optimizations, Prelim static constants reused            78
  Optimizations, Reloop iterations                          0
  Optimizations, Reloops                                    0
  Optimizations, Split always                              47
  Optimizations, Split always                               0
  Optimizations, Substituted temps                       4290
  Optimizations, Tables created                             6
  Optimizations, Unrolled Iterations                        1
  Optimizations, Unrolled Loops                             1
  Optimizations, Vars localized                            17
  Optimizations, expand limited                             0
  Optimizations, expand wide words                       5132
  Optimizations, expand wides                             658
  Optimizations, isolate_assignments blocks                 0
  SplitVar, Split packed variables                          0
  SplitVar, Split unpacked arrays                           0
  Tristate, Tristate resolved nets                          0
  Unknowns, variables created                               0
  Warnings, Suppressed ASSIGNDLY                            6
  Warnings, Suppressed DECLFILENAME                         3
  Warnings, Suppressed EOFNEWLINE                          10
  Warnings, Suppressed LATCH                                1
  Warnings, Suppressed UNDRIVEN                             4
  Warnings, Suppressed UNUSED                              65
  Warnings, Suppressed WIDTH                               28

Performance Statistics:

  Stage, Elapsed time (sec), 001_cells               0.000000
  Stage, Elapsed time (sec), 002_linkparse           0.002700
  Stage, Elapsed time (sec), 003_linkdot             0.004905
  Stage, Elapsed time (sec), 004_linkresolve         0.000581
  Stage, Elapsed time (sec), 005_linklvalue          0.000345
  Stage, Elapsed time (sec), 006_link                0.000265
  Stage, Elapsed time (sec), 007_linkInc             0.000305
  Stage, Elapsed time (sec), 008_param               0.001459
  Stage, Elapsed time (sec), 009_paramlink           0.002344
  Stage, Elapsed time (sec), 010_deadModules         0.000561
  Stage, Elapsed time (sec), 011_width               0.003282
  Stage, Elapsed time (sec), 012_widthcommit         0.000897
  Stage, Elapsed time (sec), 013_const               0.000296
  Stage, Elapsed time (sec), 014_assertpre           0.001305
  Stage, Elapsed time (sec), 015_assert              0.000238
  Stage, Elapsed time (sec), 016_wraptop             0.000061
  Stage, Elapsed time (sec), 017_const               0.001800
  Stage, Elapsed time (sec), 018_split_var           0.000433
  Stage, Elapsed time (sec), 019_split_var           0.000065
  Stage, Elapsed time (sec), 020_dearray             0.000241
  Stage, Elapsed time (sec), 021_linkdot             0.002842
  Stage, Elapsed time (sec), 022_begin               0.000575
  Stage, Elapsed time (sec), 023_tristate            0.001292
  Stage, Elapsed time (sec), 024_unknown             0.000594
  Stage, Elapsed time (sec), 025_inline              0.012196
  Stage, Elapsed time (sec), 026_linkdot             0.002523
  Stage, Elapsed time (sec), 027_const               0.000664
  Stage, Elapsed time (sec), 028_deadDtypes          0.000455
  Stage, Elapsed time (sec), 029_inst                0.000076
  Stage, Elapsed time (sec), 030_const               0.000364
  Stage, Elapsed time (sec), 031_scope               0.004998
  Stage, Elapsed time (sec), 032_linkdot             0.001909
  Stage, Elapsed time (sec), 033_class               0.000127
  Stage, Elapsed time (sec), 034_const               0.000400
  Stage, Elapsed time (sec), 035_deadDtypesScoped    0.000535
  Stage, Elapsed time (sec), 036_case                0.000349
  Stage, Elapsed time (sec), 037_task                0.000960
  Stage, Elapsed time (sec), 038_name                0.000678
  Stage, Elapsed time (sec), 039_unroll              0.000280
  Stage, Elapsed time (sec), 040_slice               0.000331
  Stage, Elapsed time (sec), 041_const               0.000586
  Stage, Elapsed time (sec), 042_life                0.000266
  Stage, Elapsed time (sec), 043_table               0.002271
  Stage, Elapsed time (sec), 044_const               0.000519
  Stage, Elapsed time (sec), 045_deadDtypesScoped    0.000835
  Stage, Elapsed time (sec), 046_active              0.000336
  Stage, Elapsed time (sec), 047_split               0.001021
  Stage, Elapsed time (sec), 048_splitas             0.000251
  Stage, Elapsed time (sec), 049_gate                0.008290
  Stage, Elapsed time (sec), 050_const               0.000715
  Stage, Elapsed time (sec), 051_deadAllScoped       0.000885
  Stage, Elapsed time (sec), 052_reorder             0.000533
  Stage, Elapsed time (sec), 053_delayed             0.000450
  Stage, Elapsed time (sec), 054_activetop           0.001385
  Stage, Elapsed time (sec), 055_order               0.005864
  Stage, Elapsed time (sec), 056_genclk              0.000896
  Stage, Elapsed time (sec), 057_clock               0.000475
  Stage, Elapsed time (sec), 058_const               0.000751
  Stage, Elapsed time (sec), 059_life                0.000623
  Stage, Elapsed time (sec), 060_life_post           0.001236
  Stage, Elapsed time (sec), 061_const               0.000754
  Stage, Elapsed time (sec), 062_deadAllScoped       0.000716
  Stage, Elapsed time (sec), 063_changed             0.000158
  Stage, Elapsed time (sec), 064_descope             0.002427
  Stage, Elapsed time (sec), 065_deepblock           0.000133
  Stage, Elapsed time (sec), 066_localize            0.000886
  Stage, Elapsed time (sec), 067_combine             0.001076
  Stage, Elapsed time (sec), 068_const               0.000686
  Stage, Elapsed time (sec), 069_deadAll             0.000557
  Stage, Elapsed time (sec), 070_clean               0.001617
  Stage, Elapsed time (sec), 071_premit              0.001668
  Stage, Elapsed time (sec), 072_expand              0.009980
  Stage, Elapsed time (sec), 073_const_cpp           0.007345
  Stage, Elapsed time (sec), 074_subst               0.013514
  Stage, Elapsed time (sec), 075_const_cpp           0.002578
  Stage, Elapsed time (sec), 076_deadAll             0.001588
  Stage, Elapsed time (sec), 077_merge_cond          0.000210
  Stage, Elapsed time (sec), 078_reloop              0.000159
  Stage, Elapsed time (sec), 079_depth               0.000790
  Stage, Elapsed time (sec), 080_cast                0.002186
  Stage, Elapsed time (sec), 081_cuse                0.001214
  Stage, Memory (MB), 001_cells                     23.750000
  Stage, Memory (MB), 002_linkparse                 24.750000
  Stage, Memory (MB), 003_linkdot                   25.750000
  Stage, Memory (MB), 004_linkresolve               25.750000
  Stage, Memory (MB), 005_linklvalue                25.750000
  Stage, Memory (MB), 006_link                      25.750000
  Stage, Memory (MB), 007_linkInc                   25.750000
  Stage, Memory (MB), 008_param                     26.382812
  Stage, Memory (MB), 009_paramlink                 26.382812
  Stage, Memory (MB), 010_deadModules               26.382812
  Stage, Memory (MB), 011_width                     26.382812
  Stage, Memory (MB), 012_widthcommit               26.382812
  Stage, Memory (MB), 013_const                     26.382812
  Stage, Memory (MB), 014_assertpre                 26.382812
  Stage, Memory (MB), 015_assert                    26.382812
  Stage, Memory (MB), 016_wraptop                   26.382812
  Stage, Memory (MB), 017_const                     26.382812
  Stage, Memory (MB), 018_split_var                 26.382812
  Stage, Memory (MB), 019_split_var                 26.382812
  Stage, Memory (MB), 020_dearray                   26.382812
  Stage, Memory (MB), 021_linkdot                   26.382812
  Stage, Memory (MB), 022_begin                     26.382812
  Stage, Memory (MB), 023_tristate                  26.382812
  Stage, Memory (MB), 024_unknown                   26.382812
  Stage, Memory (MB), 025_inline                    36.382812
  Stage, Memory (MB), 026_linkdot                   36.382812
  Stage, Memory (MB), 027_const                     36.382812
  Stage, Memory (MB), 028_deadDtypes                36.382812
  Stage, Memory (MB), 029_inst                      36.382812
  Stage, Memory (MB), 030_const                     36.382812
  Stage, Memory (MB), 031_scope                     36.382812
  Stage, Memory (MB), 032_linkdot                   36.382812
  Stage, Memory (MB), 033_class                     36.382812
  Stage, Memory (MB), 034_const                     36.382812
  Stage, Memory (MB), 035_deadDtypesScoped          36.382812
  Stage, Memory (MB), 036_case                      36.382812
  Stage, Memory (MB), 037_task                      36.382812
  Stage, Memory (MB), 038_name                      36.382812
  Stage, Memory (MB), 039_unroll                    36.382812
  Stage, Memory (MB), 040_slice                     36.382812
  Stage, Memory (MB), 041_const                     36.382812
  Stage, Memory (MB), 042_life                      36.382812
  Stage, Memory (MB), 043_table                     36.382812
  Stage, Memory (MB), 044_const                     36.382812
  Stage, Memory (MB), 045_deadDtypesScoped          36.382812
  Stage, Memory (MB), 046_active                    36.382812
  Stage, Memory (MB), 047_split                     36.382812
  Stage, Memory (MB), 048_splitas                   36.382812
  Stage, Memory (MB), 049_gate                      36.382812
  Stage, Memory (MB), 050_const                     36.382812
  Stage, Memory (MB), 051_deadAllScoped             36.382812
  Stage, Memory (MB), 052_reorder                   36.382812
  Stage, Memory (MB), 053_delayed                   36.382812
  Stage, Memory (MB), 054_activetop                 36.382812
  Stage, Memory (MB), 055_order                     36.382812
  Stage, Memory (MB), 056_genclk                    36.382812
  Stage, Memory (MB), 057_clock                     36.382812
  Stage, Memory (MB), 058_const                     36.382812
  Stage, Memory (MB), 059_life                      36.382812
  Stage, Memory (MB), 060_life_post                 36.382812
  Stage, Memory (MB), 061_const                     36.382812
  Stage, Memory (MB), 062_deadAllScoped             36.382812
  Stage, Memory (MB), 063_changed                   36.382812
  Stage, Memory (MB), 064_descope                   36.382812
  Stage, Memory (MB), 065_deepblock                 36.382812
  Stage, Memory (MB), 066_localize                  36.382812
  Stage, Memory (MB), 067_combine                   36.382812
  Stage, Memory (MB), 068_const                     36.382812
  Stage, Memory (MB), 069_deadAll                   36.382812
  Stage, Memory (MB), 070_clean                     36.382812
  Stage, Memory (MB), 071_premit                    36.382812
  Stage, Memory (MB), 072_expand                    45.382812
  Stage, Memory (MB), 073_const_cpp                 45.382812
  Stage, Memory (MB), 074_subst                     50.382812
  Stage, Memory (MB), 075_const_cpp                 50.382812
  Stage, Memory (MB), 076_deadAll                   50.382812
  Stage, Memory (MB), 077_merge_cond                50.382812
  Stage, Memory (MB), 078_reloop                    50.382812
  Stage, Memory (MB), 079_depth                     50.382812
  Stage, Memory (MB), 080_cast                      50.382812
  Stage, Memory (MB), 081_cuse                      50.382812

Stage Statistics:
  Stat                                                                    Link       PreOrder   Scoped     Final      Final_Fast
  --------                                                                -------    -------    -------    -------    -------  

  Branch prediction,                                                          131        116        117        123        110
  Branch prediction, VL_UNLIKELY                                                                                16

  Instruction count, TOTAL                                                  18426      55237      54148      74452      33025
  Instruction count, fast critical                                              0      17040      38053      51216      32981

  Node count, ACTIVE                                                                      93
  Node count, ADD                                                              41         23         23         35         21
  Node count, ALWAYS                                                           60        104
  Node count, ALWAYSPOST                                                                   1
  Node count, AND                                                             468       1111       1113       2922       1628
  Node count, ARG                                                             220
  Node count, ARRAYSEL                                                                   350        350        350        209
  Node count, ASSIGN                                                           55         74         76        415        263
  Node count, ASSIGNDLY                                                       200        132        132        144         84
  Node count, ASSIGNPOST                                                                  88          9          9          9
  Node count, ASSIGNPRE                                                                   90         11         11         11
  Node count, ASSIGNW                                                         769        676        666        611        299
  Node count, ATTROF                                                          431
  Node count, BASICDTYPE                                                     2010        110        109        106
  Node count, BEGIN                                                           234
  Node count, CASE                                                             10
  Node count, CASEITEM                                                         41
  Node count, CCALL                                                                        7         11         11          9
  Node count, CCAST                                                                                           4446       2514
  Node count, CELL                                                             23          1          1          1
  Node count, CFILE                                                                                             10
  Node count, CFUNC                                                                       34         43         46          9
  Node count, CHANGEDET                                                                               1          1
  Node count, CLOG2                                                             3
  Node count, CMATH                                                                       10         10         10
  Node count, CONCAT                                                          409        530        530
  Node count, COND                                                             48        169        169        164         87
  Node count, CONST                                                          3400       6817       6804       7817       3551
  Node count, CRESET                                                                                           391
  Node count, CRETURN                                                                                 1          1
  Node count, CSTMT                                                                      457        459        477        233
  Node count, CUSE                                                                                               1
  Node count, DIV                                                              16
  Node count, EQ                                                              176        898        898        817        454
  Node count, EXTEND                                                                      46         46          1          1
  Node count, FUNC                                                              4
  Node count, FUNCREF                                                           4
  Node count, GENFOR                                                            1
  Node count, GTE                                                               1          2          2          2          1
  Node count, IF                                                              131        116        117        139        110
  Node count, INITARRAY                                                                   11         11         11
  Node count, INITITEM                                                                  1664       1664       1664
  Node count, LOGAND                                                          177
  Node count, LOGNOT                                                            7
  Node count, LOGOR                                                            37
  Node count, LT                                                                1
  Node count, MODULE                                                           32          1          1          1
  Node count, MUL                                                               3
  Node count, NEGATE                                                                       2          2        685        388
  Node count, NEQ                                                               9         25         25        102         55
  Node count, NETLIST                                                           1          1          1          1
  Node count, NOT                                                              56        154        156        220        124
  Node count, OR                                                              327        471        471       1382        815
  Node count, PACKAGE                                                           1          1          1          1
  Node count, PARSEREF                                                        180
  Node count, PIN                                                             631
  Node count, PORT                                                            129
  Node count, RAND                                                              1
  Node count, RANGE                                                           972         16         16         16
  Node count, REDOR                                                            22         45         45
  Node count, REPLICATE                                                       405        527        527
  Node count, SCOPE                                                                        2          2          2
  Node count, SEL                                                                       1464       1462
  Node count, SELBIT                                                          333
  Node count, SELEXTRACT                                                       97
  Node count, SELPLUS                                                           2
  Node count, SENITEM                                                          55          4
  Node count, SENTREE                                                          55          4
  Node count, SHIFTL                                                            7         25         25        870        517
  Node count, SHIFTR                                                            3          8          8        882        505
  Node count, SUB                                                             235
  Node count, TASK                                                             13
  Node count, TASKREF                                                          12
  Node count, TEXT                                                                       467        469        487        233
  Node count, TOPSCOPE                                                                     1          1          1
  Node count, TYPETABLE                                                         1          1          1          1
  Node count, UNPACKARRAYDTYPE                                                  5         16         16         16
  Node count, VAR                                                            1959        931        853        891        153
  Node count, VARREF                                                         5047       4573       4253       5919       3103
  Node count, VARSCOPE                                                                   710        632
  Node count, WORDSEL                                                                                         1194        719
  Node count, XOR                                                               1          2          2          2          1

  Node pairs, ACTIVE_ALWAYS                                                                1
  Node pairs, ACTIVE_ALWAYSPOST                                                            1
  Node pairs, ACTIVE_ASSIGNPRE                                                            88
  Node pairs, ACTIVE_ASSIGNW                                                               2
  Node pairs, ADD_ADD                                                          19          2          2
  Node pairs, ADD_AND                                                                      4          4          6          3
  Node pairs, ADD_CCAST                                                                                          9          7
  Node pairs, ADD_COND                                                          1          4          4          8          4
  Node pairs, ADD_CONST                                                        45         12         12          6          5
  Node pairs, ADD_EXTEND                                                                   7          7
  Node pairs, ADD_LOGAND                                                        1
  Node pairs, ADD_OR                                                                       2          2         18          9
  Node pairs, ADD_SEL                                                                      6          6
  Node pairs, ADD_VARREF                                                       16          9          9         23         14
  Node pairs, ALWAYSPOST_IF                                                                1
  Node pairs, ALWAYS_ASSIGN                                                                8
  Node pairs, ALWAYS_ASSIGNDLY                                                            32
  Node pairs, ALWAYS_BEGIN                                                     60
  Node pairs, ALWAYS_CCALL                                                                 5
  Node pairs, ALWAYS_IF                                                                   59
  Node pairs, ALWAYS_SENTREE                                                   55
  Node pairs, AND_ADD                                                           1          2          2         12          7
  Node pairs, AND_AND                                                          16        160        160        346        177
  Node pairs, AND_ARRAYSEL                                                                 2          2          2          1
  Node pairs, AND_CCAST                                                                                        725        387
  Node pairs, AND_CMATH                                                                                          6
  Node pairs, AND_CONCAT                                                                  40         40
  Node pairs, AND_COND                                                          6         14         14         18          9
  Node pairs, AND_CONST                                                        57        121        121       1676        960
  Node pairs, AND_EQ                                                            2        549        549        337        173
  Node pairs, AND_EXTEND                                                                   6          6
  Node pairs, AND_NEGATE                                                                                       576        317
  Node pairs, AND_NEQ                                                           1         17         17         39         20
  Node pairs, AND_NOT                                                          24        107        109        198        113
  Node pairs, AND_OR                                                           16         61         61        257        155
  Node pairs, AND_REDOR                                                         1         22         22
  Node pairs, AND_REPLICATE                                                   322        372        372
  Node pairs, AND_SEL                                                                    263        263
  Node pairs, AND_SELBIT                                                        3
  Node pairs, AND_SELEXTRACT                                                    9
  Node pairs, AND_SHIFTL                                                                   2          2        463        266
  Node pairs, AND_SHIFTR                                                                                       434        255
  Node pairs, AND_VARREF                                                      478        484        486        378        221
  Node pairs, AND_WORDSEL                                                                                      377        195
  Node pairs, ARG_LOGAND                                                        1
  Node pairs, ARG_PARSEREF                                                    106
  Node pairs, ARG_REPLICATE                                                     2
  Node pairs, ARG_VARREF                                                      111
  Node pairs, ARRAYSEL_CONST                                                             325        325        325        195
  Node pairs, ARRAYSEL_VARREF                                                            375        375        375        223
  Node pairs, ASSIGNDLY_ADD                                                     5          2          2          2          2
  Node pairs, ASSIGNDLY_AND                                                     5         12         12         18         17
  Node pairs, ASSIGNDLY_ARRAYSEL                                                           4          4          4          4
  Node pairs, ASSIGNDLY_CCAST                                                                                    1          1
  Node pairs, ASSIGNDLY_CONCAT                                                             3          3
  Node pairs, ASSIGNDLY_COND                                                              30         30         13         13
  Node pairs, ASSIGNDLY_CONST                                                  73         40         40         57          5
  Node pairs, ASSIGNDLY_EQ                                                                 1          1          1
  Node pairs, ASSIGNDLY_EXTEND                                                             1          1
  Node pairs, ASSIGNDLY_FUNCREF                                                 2
  Node pairs, ASSIGNDLY_LOGAND                                                  1
  Node pairs, ASSIGNDLY_LOGOR                                                   1
  Node pairs, ASSIGNDLY_OR                                                      7          6          6         21         21
  Node pairs, ASSIGNDLY_PARSEREF                                               10
  Node pairs, ASSIGNDLY_REPLICATE                                               5
  Node pairs, ASSIGNDLY_SEL                                                                7          7
  Node pairs, ASSIGNDLY_SELBIT                                                 33
  Node pairs, ASSIGNDLY_SELEXTRACT                                              3
  Node pairs, ASSIGNDLY_SELPLUS                                                 2
  Node pairs, ASSIGNDLY_SHIFTL                                                  1          2          2
  Node pairs, ASSIGNDLY_VARREF                                                252        156        156        171        105
  Node pairs, ASSIGNPOST_VARREF                                                          176         18         18         18
  Node pairs, ASSIGNPRE_CONST                                                              2          2          2          2
  Node pairs, ASSIGNPRE_VARREF                                                           178         20         20         20
  Node pairs, ASSIGNW_ADD                                                       3          4          4
  Node pairs, ASSIGNW_AND                                                     199        292        292        259        130
  Node pairs, ASSIGNW_ARRAYSEL                                                           258        258        258        129
  Node pairs, ASSIGNW_CCAST                                                                                     98         49
  Node pairs, ASSIGNW_CONCAT                                                   11         48         48
  Node pairs, ASSIGNW_COND                                                     21         24         24         30         12
  Node pairs, ASSIGNW_CONST                                                    25         18          9          8
  Node pairs, ASSIGNW_EQ                                                      116          2          2
  Node pairs, ASSIGNW_EXTEND                                                               2          2
  Node pairs, ASSIGNW_FUNCREF                                                   1
  Node pairs, ASSIGNW_GTE                                                       1          2          2
  Node pairs, ASSIGNW_LOGAND                                                   66
  Node pairs, ASSIGNW_LOGOR                                                    11
  Node pairs, ASSIGNW_NEQ                                                       5
  Node pairs, ASSIGNW_NOT                                                       9
  Node pairs, ASSIGNW_OR                                                       94         88         88         76         38
  Node pairs, ASSIGNW_PARSEREF                                                 13
  Node pairs, ASSIGNW_RAND                                                      1
  Node pairs, ASSIGNW_REDOR                                                     4
  Node pairs, ASSIGNW_REPLICATE                                                36
  Node pairs, ASSIGNW_SEL                                                                 92         90
  Node pairs, ASSIGNW_SELBIT                                                   77
  Node pairs, ASSIGNW_SELEXTRACT                                               19
  Node pairs, ASSIGNW_SHIFTL                                                    6          4          4          2          1
  Node pairs, ASSIGNW_SHIFTR                                                    3          8          8          8          4
  Node pairs, ASSIGNW_SUB                                                       1
  Node pairs, ASSIGNW_VARREF                                                  815        508        499        481        234
  Node pairs, ASSIGNW_XOR                                                       1          2          2          2          1
  Node pairs, ASSIGN_ADD                                                        1                                4          2
  Node pairs, ASSIGN_AND                                                                                        28         13
  Node pairs, ASSIGN_ARRAYSEL                                                             37         37         37         35
  Node pairs, ASSIGN_CCAST                                                                                      68         46
  Node pairs, ASSIGN_CMATH                                                                 6          6          4
  Node pairs, ASSIGN_CONCAT                                                                8          8
  Node pairs, ASSIGN_COND                                                       7          8          8         10          5
  Node pairs, ASSIGN_CONST                                                      2         42         42         62         45
  Node pairs, ASSIGN_EXTEND                                                                                      1          1
  Node pairs, ASSIGN_FUNCREF                                                    1
  Node pairs, ASSIGN_LOGNOT                                                     1
  Node pairs, ASSIGN_LOGOR                                                      1
  Node pairs, ASSIGN_NEGATE                                                                                      2          1
  Node pairs, ASSIGN_OR                                                                                        179        111
  Node pairs, ASSIGN_PARSEREF                                                   4
  Node pairs, ASSIGN_SEL                                                                   4          4
  Node pairs, ASSIGN_SHIFTL                                                                                      5          3
  Node pairs, ASSIGN_VARREF                                                    93         43         47         98         44
  Node pairs, ASSIGN_WORDSEL                                                                                   332        220
  Node pairs, ATTROF_VARREF                                                   431
  Node pairs, BASICDTYPE_RANGE                                                967
  Node pairs, BEGIN_ASSIGN                                                     45
  Node pairs, BEGIN_ASSIGNDLY                                                  96
  Node pairs, BEGIN_CASE                                                        8
  Node pairs, BEGIN_GENFOR                                                      1
  Node pairs, BEGIN_IF                                                         72
  Node pairs, BEGIN_TASKREF                                                    12
  Node pairs, BEGIN_VAR                                                         1
  Node pairs, CASEITEM_ASSIGN                                                   5
  Node pairs, CASEITEM_ASSIGNDLY                                                7
  Node pairs, CASEITEM_BEGIN                                                   16
  Node pairs, CASEITEM_IF                                                      13
  Node pairs, CASEITEM_VARREF                                                  32
  Node pairs, CASE_CASEITEM                                                    10
  Node pairs, CASE_VARREF                                                      10
  Node pairs, CCALL_CONST                                                                  7          7          7          7
  Node pairs, CCAST_AND                                                                                        489        278
  Node pairs, CCAST_ARRAYSEL                                                                                     1          1
  Node pairs, CCAST_CCAST                                                                                      907        541
  Node pairs, CCAST_COND                                                                                         6          3
  Node pairs, CCAST_CONST                                                                                        7          5
  Node pairs, CCAST_EQ                                                                                         335        189
  Node pairs, CCAST_NEGATE                                                                                      13          7
  Node pairs, CCAST_NEQ                                                                                         44         25
  Node pairs, CCAST_OR                                                                                          38         21
  Node pairs, CCAST_SHIFTR                                                                                     354        190
  Node pairs, CCAST_VARREF                                                                                    2015       1108
  Node pairs, CCAST_WORDSEL                                                                                    237        146
  Node pairs, CELL_PIN                                                         23
  Node pairs, CFUNC_ASSIGN                                                                            2          2          1
  Node pairs, CFUNC_ASSIGNPRE                                                                         1          1          1
  Node pairs, CFUNC_ASSIGNW                                                                           2          2          1
  Node pairs, CFUNC_CCALL                                                                             1          1
  Node pairs, CFUNC_CHANGEDET                                                                         1          1
  Node pairs, CFUNC_CRETURN                                                                           1          1
  Node pairs, CFUNC_CSTMT                                                                 17         18         20          7
  Node pairs, CFUNC_IF                                                                                1          2          1
  Node pairs, CFUNC_VAR                                                                   34         34         37          9
  Node pairs, CLOG2_DIV                                                         2
  Node pairs, CLOG2_VARREF                                                      1
  Node pairs, CMATH_TEXT                                                                  10         10         10
  Node pairs, CONCAT_AND                                                        5         31         31
  Node pairs, CONCAT_CONCAT                                                   326        428        428
  Node pairs, CONCAT_COND                                                       4          7          7
  Node pairs, CONCAT_CONST                                                     51         25         25
  Node pairs, CONCAT_EQ                                                                    8          8
  Node pairs, CONCAT_EXTEND                                                                2          2
  Node pairs, CONCAT_LOGOR                                                      3
  Node pairs, CONCAT_NOT                                                                   6          6
  Node pairs, CONCAT_OR                                                         2         21         21
  Node pairs, CONCAT_REDOR                                                                 4          4
  Node pairs, CONCAT_REPLICATE                                                 33         38         38
  Node pairs, CONCAT_SEL                                                                 358        358
  Node pairs, CONCAT_SELBIT                                                   132
  Node pairs, CONCAT_SELEXTRACT                                                20
  Node pairs, CONCAT_SHIFTL                                                                1          1
  Node pairs, CONCAT_VARREF                                                   242        131        131
  Node pairs, COND_ADD                                                          2          9          9         13          8
  Node pairs, COND_AND                                                          1         47         47         69         37
  Node pairs, COND_ARRAYSEL                                                                4          4          4          2
  Node pairs, COND_CCAST                                                                                        80         46
  Node pairs, COND_CONCAT                                                                  2          2
  Node pairs, COND_COND                                                         8         74         74         68         35
  Node pairs, COND_CONST                                                        7        114        114         97         54
  Node pairs, COND_EQ                                                           2         37         37         37         19
  Node pairs, COND_EXTEND                                                                 11         11
  Node pairs, COND_LOGAND                                                       3
  Node pairs, COND_LOGOR                                                        1
  Node pairs, COND_NEGATE                                                                                        4          2
  Node pairs, COND_NEQ                                                                     8          8          8          4
  Node pairs, COND_NOT                                                          2          2          2          6          3
  Node pairs, COND_OR                                                                      7          7         31         18
  Node pairs, COND_PARSEREF                                                     3
  Node pairs, COND_REPLICATE                                                    6          4          4
  Node pairs, COND_SEL                                                                    47         47
  Node pairs, COND_SELBIT                                                       4
  Node pairs, COND_SELEXTRACT                                                   2
  Node pairs, COND_SUB                                                          2
  Node pairs, COND_VARREF                                                     101        141        141         69         30
  Node pairs, COND_WORDSEL                                                                                       6          3
  Node pairs, CRESET_VARREF                                                                                    391
  Node pairs, CRETURN_CCALL                                                                           1          1
  Node pairs, CSTMT_TEXT                                                                 457        459        477        233
  Node pairs, DIV_CONST                                                        16
  Node pairs, DIV_VARREF                                                       16
  Node pairs, EQ_AND                                                                                           339        207
  Node pairs, EQ_CCAST                                                                                         485        250
  Node pairs, EQ_CONST                                                        128        878        878        797        444
  Node pairs, EQ_PARSEREF                                                       3
  Node pairs, EQ_SEL                                                                     422        422
  Node pairs, EQ_SELBIT                                                         2
  Node pairs, EQ_SELEXTRACT                                                    19
  Node pairs, EQ_VARREF                                                       200        496        496         13          7
  Node pairs, EXTEND_AND                                                                   3          3
  Node pairs, EXTEND_CONCAT                                                                1          1
  Node pairs, EXTEND_REPLICATE                                                             6          6
  Node pairs, EXTEND_SEL                                                                  32         32
  Node pairs, EXTEND_VARREF                                                                4          4          1          1
  Node pairs, FUNCREF_ARG                                                       4
  Node pairs, FUNC_VAR                                                          8
  Node pairs, GENFOR_ALWAYS                                                     1
  Node pairs, GENFOR_ASSIGN                                                     2
  Node pairs, GENFOR_LT                                                         1
  Node pairs, GTE_VARREF                                                        2          4          4          4          2
  Node pairs, IF_AND                                                            2         42         44         88         28
  Node pairs, IF_ARRAYSEL                                                                 12         12         12          5
  Node pairs, IF_ASSIGN                                                                   13         13         19         11
  Node pairs, IF_ASSIGNDLY                                                     11        100        100        102         55
  Node pairs, IF_ASSIGNW                                                                                         4          1
  Node pairs, IF_BEGIN                                                        157
  Node pairs, IF_CCALL                                                                     2          3          3          3
  Node pairs, IF_CSTMT                                                                                          16
  Node pairs, IF_EQ                                                            26          6          6          6          1
  Node pairs, IF_IF                                                            39         49         49         49         40
  Node pairs, IF_LOGAND                                                        36
  Node pairs, IF_LOGNOT                                                         2
  Node pairs, IF_LOGOR                                                          4
  Node pairs, IF_NOT                                                                      10         10
  Node pairs, IF_OR                                                                        4          4          4          2
  Node pairs, IF_PARSEREF                                                      12
  Node pairs, IF_SEL                                                                       2          2
  Node pairs, IF_SELBIT                                                         2
  Node pairs, IF_VARREF                                                       178        156        156        168         74
  Node pairs, INITARRAY_INITITEM                                                          11         11         11
  Node pairs, INITITEM_CONST                                                            1664       1664       1664
  Node pairs, LOGAND_EQ                                                        20
  Node pairs, LOGAND_LOGAND                                                    45
  Node pairs, LOGAND_LOGOR                                                      6
  Node pairs, LOGAND_NEQ                                                        2
  Node pairs, LOGAND_NOT                                                       13
  Node pairs, LOGAND_PARSEREF                                                   8
  Node pairs, LOGAND_REDOR                                                     10
  Node pairs, LOGAND_SELBIT                                                    17
  Node pairs, LOGAND_VARREF                                                   233
  Node pairs, LOGNOT_PARSEREF                                                   3
  Node pairs, LOGNOT_VARREF                                                     4
  Node pairs, LOGOR_EQ                                                          7
  Node pairs, LOGOR_LOGAND                                                      7
  Node pairs, LOGOR_LOGNOT                                                      4
  Node pairs, LOGOR_LOGOR                                                       6
  Node pairs, LOGOR_NOT                                                         1
  Node pairs, LOGOR_PARSEREF                                                    6
  Node pairs, LOGOR_VARREF                                                     43
  Node pairs, LT_VARREF                                                         2
  Node pairs, MODULE_PORT                                                       8
  Node pairs, MODULE_VAR                                                       24          1          1          1
  Node pairs, MUL_CONST                                                         1
  Node pairs, MUL_VARREF                                                        5
  Node pairs, NEGATE_AND                                                                                         2          2
  Node pairs, NEGATE_CCAST                                                                                     683        386
  Node pairs, NEGATE_SHIFTL                                                                2          2
  Node pairs, NEQ_AND                                                                                           47         24
  Node pairs, NEQ_CCAST                                                                                         47         25
  Node pairs, NEQ_CONST                                                         8         21         21         98         53
  Node pairs, NEQ_OR                                                                                             2          2
  Node pairs, NEQ_SEL                                                                     19         19
  Node pairs, NEQ_SELEXTRACT                                                    5
  Node pairs, NEQ_VARREF                                                        5         10         10         10          6
  Node pairs, NETLIST_CFILE                                                                                      1
  Node pairs, NETLIST_MODULE                                                    1          1          1          1
  Node pairs, NETLIST_TYPETABLE                                                 1          1          1          1
  Node pairs, NOT_AND                                                                                            2          1
  Node pairs, NOT_CCAST                                                                                        200        113
  Node pairs, NOT_CONST                                                         1
  Node pairs, NOT_EQ                                                            1
  Node pairs, NOT_REDOR                                                         7         14         14
  Node pairs, NOT_SEL                                                                     15         15
  Node pairs, NOT_SELBIT                                                        2
  Node pairs, NOT_SELEXTRACT                                                    1
  Node pairs, NOT_SHIFTR                                                                                         6          3
  Node pairs, NOT_VARREF                                                       44        125        127          6          4
  Node pairs, NOT_WORDSEL                                                                                        6          3
  Node pairs, OR_AND                                                          232        327        327       1097        630
  Node pairs, OR_CCAST                                                                                         296        169
  Node pairs, OR_COND                                                                                            4          2
  Node pairs, OR_CONST                                                          6                                7          3
  Node pairs, OR_EQ                                                             1         90         90         90         65
  Node pairs, OR_NEGATE                                                                                         45         31
  Node pairs, OR_NEQ                                                            1                               11          6
  Node pairs, OR_NOT                                                                      12         12         12          6
  Node pairs, OR_OR                                                           202        262        262        713        412
  Node pairs, OR_PARSEREF                                                       2
  Node pairs, OR_REDOR                                                                     2          2
  Node pairs, OR_REPLICATE                                                                29         29
  Node pairs, OR_SEL                                                                      61         61
  Node pairs, OR_SELEXTRACT                                                     1
  Node pairs, OR_SHIFTL                                                                    2          2        399        246
  Node pairs, OR_SHIFTR                                                                                         80         53
  Node pairs, OR_VARREF                                                       209        157        157          6          4
  Node pairs, OR_WORDSEL                                                                                         4          3
  Node pairs, PACKAGE_FUNC                                                      1
  Node pairs, PACKAGE_SCOPE                                                                1          1          1
  Node pairs, PIN_AND                                                           2
  Node pairs, PIN_CONST                                                        55
  Node pairs, PIN_EQ                                                            1
  Node pairs, PIN_LOGAND                                                        2
  Node pairs, PIN_SELBIT                                                       34
  Node pairs, PIN_SELEXTRACT                                                    1
  Node pairs, PIN_VARREF                                                      536
  Node pairs, RANGE_CONST                                                    1727         32         32         32
  Node pairs, RANGE_SUB                                                       217
  Node pairs, REDOR_AND                                                         1          2          2
  Node pairs, REDOR_SEL                                                                    2          2
  Node pairs, REDOR_VARREF                                                     21         41         41
  Node pairs, REPLICATE_AND                                                     3        104        104
  Node pairs, REPLICATE_CONCAT                                                 72
  Node pairs, REPLICATE_CONST                                                 349        527        527
  Node pairs, REPLICATE_DIV                                                     2
  Node pairs, REPLICATE_EQ                                                               204        204
  Node pairs, REPLICATE_LOGAND                                                 15
  Node pairs, REPLICATE_LOGOR                                                   4
  Node pairs, REPLICATE_NOT                                                     7         17         17
  Node pairs, REPLICATE_OR                                                      1         12         12
  Node pairs, REPLICATE_REDOR                                                              3          3
  Node pairs, REPLICATE_SEL                                                              127        127
  Node pairs, REPLICATE_SELBIT                                                 26
  Node pairs, REPLICATE_SELEXTRACT                                             13
  Node pairs, REPLICATE_SUB                                                     6
  Node pairs, REPLICATE_VARREF                                                312         60         60
  Node pairs, SCOPE_CFUNC                                                                  2          2
  Node pairs, SCOPE_VARSCOPE                                                               2          2
  Node pairs, SELBIT_ATTROF                                                   332
  Node pairs, SELBIT_CONST                                                    330
  Node pairs, SELBIT_PARSEREF                                                   1
  Node pairs, SELBIT_VARREF                                                   335
  Node pairs, SELEXTRACT_ATTROF                                                97
  Node pairs, SELEXTRACT_CONST                                                182
  Node pairs, SELEXTRACT_SELBIT                                                 1
  Node pairs, SELEXTRACT_SUB                                                    9
  Node pairs, SELEXTRACT_VARREF                                                99
  Node pairs, SELPLUS_ATTROF                                                    2
  Node pairs, SELPLUS_MUL                                                       2
  Node pairs, SELPLUS_VARREF                                                    4
  Node pairs, SEL_ADD                                                                      4          4
  Node pairs, SEL_AND                                                                     77         77
  Node pairs, SEL_ARRAYSEL                                                                 1          1
  Node pairs, SEL_CMATH                                                                    4          4
  Node pairs, SEL_COND                                                                     6          6
  Node pairs, SEL_CONST                                                                 2928       2924
  Node pairs, SEL_EXTEND                                                                   4          4
  Node pairs, SEL_REPLICATE                                                               78         78
  Node pairs, SEL_SHIFTL                                                                   3          3
  Node pairs, SEL_VARREF                                                                1287       1285
  Node pairs, SENITEM_PARSEREF                                                  8
  Node pairs, SENITEM_VARREF                                                   47          1
  Node pairs, SENTREE_SENITEM                                                  55          4
  Node pairs, SHIFTL_AND                                                        1          2          2         51         34
  Node pairs, SHIFTL_CCAST                                                                                     643        370
  Node pairs, SHIFTL_COND                                                                                        1          1
  Node pairs, SHIFTL_CONST                                                      1         15         15        856        507
  Node pairs, SHIFTL_EQ                                                                                         10          6
  Node pairs, SHIFTL_EXTEND                                                               11         11
  Node pairs, SHIFTL_GTE                                                                                         2          1
  Node pairs, SHIFTL_NEGATE                                                                2          2         45         30
  Node pairs, SHIFTL_NOT                                                                                         4          2
  Node pairs, SHIFTL_OR                                                         4          6          6         31         18
  Node pairs, SHIFTL_REPLICATE                                                  1
  Node pairs, SHIFTL_SEL                                                                   5          5
  Node pairs, SHIFTL_SELEXTRACT                                                 3
  Node pairs, SHIFTL_SHIFTL                                                                5          5          1          1
  Node pairs, SHIFTL_VARREF                                                     4          4          4         11          6
  Node pairs, SHIFTL_WORDSEL                                                                                    85         58
  Node pairs, SHIFTR_ADD                                                                                         4          2
  Node pairs, SHIFTR_AND                                                        1          4          4         76         42
  Node pairs, SHIFTR_CCAST                                                                                     200        120
  Node pairs, SHIFTR_COND                                                       1          2          2          6          3
  Node pairs, SHIFTR_CONST                                                                                     874        501
  Node pairs, SHIFTR_OR                                                         1          2          2         12          8
  Node pairs, SHIFTR_SEL                                                                   2          2
  Node pairs, SHIFTR_SELEXTRACT                                                 1
  Node pairs, SHIFTR_SHIFTL                                                                4          4
  Node pairs, SHIFTR_VARREF                                                     2          2          2        445        243
  Node pairs, SHIFTR_WORDSEL                                                                                   147         91
  Node pairs, SUB_ADD                                                          10
  Node pairs, SUB_CONST                                                       286
  Node pairs, SUB_DIV                                                          11
  Node pairs, SUB_PARSEREF                                                      1
  Node pairs, SUB_VARREF                                                      162
  Node pairs, TASKREF_ARG                                                      12
  Node pairs, TASK_VAR                                                         13
  Node pairs, TOPSCOPE_SCOPE                                                               1          1          1
  Node pairs, TOPSCOPE_SENTREE                                                             1
  Node pairs, TYPETABLE_BASICDTYPE                                              1          1          1          1
  Node pairs, UNPACKARRAYDTYPE_BASICDTYPE                                       5
  Node pairs, UNPACKARRAYDTYPE_RANGE                                            5         16         16         16
  Node pairs, VAR_BASICDTYPE                                                 1954
  Node pairs, VAR_CLOG2                                                         3
  Node pairs, VAR_CONST                                                        50                                2
  Node pairs, VAR_DIV                                                           1
  Node pairs, VAR_INITARRAY                                                               11         11         11
  Node pairs, VAR_MUL                                                           1
  Node pairs, VAR_UNPACKARRAYDTYPE                                              5
  Node pairs, WORDSEL_CONST                                                                                   1194        719
  Node pairs, WORDSEL_VARREF                                                                                  1194        719
  Node pairs, XOR_VARREF                                                        2          4          4          4          2

  Var space, non-arrays, bytes                                                  0       4277       3667       4475       1295
  Var space, scoped, bytes                                                              3270       2660

  Vars, clock attribute                                                         0          1          1          1          0
  Vars, unpacked arrayed                                                        0         16         16         16          0
  Vars, width     1 SimTop.Clint.ar_hs                                                     1          1          1
  Vars, width     1 SimTop.Clint.aw_hs                                                     1          1          1
  Vars, width     1 SimTop.Clint.b_hs                                                      1          1          1
  Vars, width     1 SimTop.Clint.r_state                                                   1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_ar_ready                                            1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_ar_valid                                            1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_aw_ready                                            1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_aw_valid                                            1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_b_ready                                             1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_b_valid                                             1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_r_last                                              1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_r_ready                                             1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_r_valid                                             1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_w_last                                              1          1          1
  Vars, width     1 SimTop.axi_2x2.mid_w_ready                                             1          1          1
  Vars, width     1 SimTop.cli_ar_ready                                                    1          1          1
  Vars, width     1 SimTop.cli_ar_valid                                                    1          1          1
  Vars, width     1 SimTop.cli_aw_ready                                                    1          1          1
  Vars, width     1 SimTop.cli_aw_valid                                                    1          1          1
  Vars, width     1 SimTop.cli_b_ready                                                     1          1          1
  Vars, width     1 SimTop.cli_r_ready                                                     1          1          1
  Vars, width     1 SimTop.cli_w_valid                                                     1          1          1
  Vars, width     1 SimTop.if_axi_b_valid                                                  1          1          1
  Vars, width     1 SimTop.if_axi_rw.ar_hs                                                 1          1          1
  Vars, width     1 SimTop.if_axi_rw.aw_hs                                                 1          1          1
  Vars, width     1 SimTop.if_axi_rw.len_incr_en                                           1          1          1
  Vars, width     1 SimTop.if_axi_rw.r_done                                                1          1          1
  Vars, width     1 SimTop.if_axi_rw.r_hs                                                  1          1          1
  Vars, width     1 SimTop.if_axi_rw.rw_ready                                              1          1          1
  Vars, width     1 SimTop.if_axi_rw.rw_ready_en                                           1          1          1
  Vars, width     1 SimTop.if_axi_rw.w_hs                                                  1          1          1
  Vars, width     1 SimTop.mem_axi_b_valid                                                 1          1          1
  Vars, width     1 SimTop.mem_axi_rw.ar_hs                                                1          1          1
  Vars, width     1 SimTop.mem_axi_rw.aw_hs                                                1          1          1
  Vars, width     1 SimTop.mem_axi_rw.b_hs                                                 1          1          1
  Vars, width     1 SimTop.mem_axi_rw.len_incr_en                                          1          1          1
  Vars, width     1 SimTop.mem_axi_rw.r_done                                               1          1          1
  Vars, width     1 SimTop.mem_axi_rw.r_hs                                                 1          1          1
  Vars, width     1 SimTop.mem_axi_rw.rw_ready                                             1          1          1
  Vars, width     1 SimTop.mem_axi_rw.rw_ready_en                                          1          1          1
  Vars, width     1 SimTop.mem_axi_rw.trans_done                                           1          1          1
  Vars, width     1 SimTop.mem_axi_rw.w_done                                               1          1          1
  Vars, width     1 SimTop.mem_axi_rw.w_hs                                                 1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.excp_enter_wr                                     1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.excp_wr                                           1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mcause_wr_ena                                     1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mcycle_wr_ena                                     1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mepc_wr_ena                                       1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mie_wr_ena                                        1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mscratch_wr_ena                                   1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mstatus_wr_ena                                    1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mtval_wr_ena                                      1          1          1
  Vars, width     1 SimTop.u_cpu.CSRfile.mtvec_wr_ena                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.Excp_handler.meie_allowin                        1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.Excp_handler.msie_allowin                        1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.Excp_handler.mtie_allowin                        1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.Exe_stage_alu.op_addsub                          1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.Exe_stage_alu.op_shift                           1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.Exe_stage_alu.temp_sub                           1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.ex_bj_valid                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.ex_csr_wr_ena                                    1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.ex_excp_enter                                    1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.ex_excp_exit                                     1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.ex_is_word_opt                                   1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.ex_ready_go                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.ex_valid                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.excp_jmp_ena                                     1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.hazard                                           1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.id_to_ex_diffbus_r                               1          1          1
  Vars, width     1 SimTop.u_cpu.Ex_stage.itrp_valid                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.csr_vld                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.id_flush                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.id_valid                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_add                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_addi                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_addiw                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_addw                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_and                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_andi                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_beq                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_bge                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_bgeu                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_blt                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_bltu                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_bne                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_csrrc                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_csrrci                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_csrrs                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_csrrsi                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_csrrw                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_csrrwi                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_ebreak                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_ecall                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_i_csr_imm                                   1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_i_csr_reg                                   1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_i_excp                                      1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_lb                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_lbu                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_ld                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_lh                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_lhu                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_lw                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_lwu                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_mret                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_or                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_ori                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sb                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sd                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sh                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sll                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_slli                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_slliw                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sllw                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_slt                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_slti                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sltiu                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sltu                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sra                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_srai                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sraiw                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sraw                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_srl                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_srli                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_srliw                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_srlw                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sub                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_subw                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_sw                                          1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_xor                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.inst_xori                                        1          1          1
  Vars, width     1 SimTop.u_cpu.Id_stage.reg_wr_ena                                       1          1          1
  Vars, width     1 SimTop.u_cpu.If_stage.if_allowin                                       1          1          1
  Vars, width     1 SimTop.u_cpu.If_stage.if_valid                                         1          1          1
  Vars, width     1 SimTop.u_cpu.Mem_stage.mem_handshake                                   1          1          1
  Vars, width     1 SimTop.u_cpu.Mem_stage.mem_ram_wr_ena                                  1          1          1
  Vars, width     1 SimTop.u_cpu.Mem_stage.mem_ready_go                                    1          1          1
  Vars, width     1 SimTop.u_cpu.Mem_stage.mem_reg_wr_ena                                  1          1          1
  Vars, width     1 SimTop.u_cpu.Mem_stage.mem_valid                                       1          1          1
  Vars, width     1 SimTop.u_cpu.Wb_stage.wb_valid                                         1          1          1
  Vars, width     1 SimTop.u_cpu.buf_w_ena                                                 1          1          1
  Vars, width     1 SimTop.u_cpu.cmt_skip                                                  1          1          1
  Vars, width     1 SimTop.u_cpu.cmt_valid                                                 1          1          1
  Vars, width     1 SimTop.u_cpu.cmt_w_ena                                                 1          1          1
  Vars, width     1 SimTop.u_cpu.cmt_wen                                                   1          1          1
  Vars, width     1 SimTop.u_cpu.ex_allowin                                                1          1          1
  Vars, width     1 SimTop.u_cpu.ex_to_mem_handshake                                       1          1          1
  Vars, width     1 SimTop.u_cpu.ex_to_mem_valid                                           1          1          1
  Vars, width     1 SimTop.u_cpu.id_allowin                                                1          1          1
  Vars, width     1 SimTop.u_cpu.id_to_ex_valid                                            1          1          1
  Vars, width     1 SimTop.u_cpu.if_to_id_valid                                            1          1          1
  Vars, width     1 SimTop.u_cpu.mem_allowin                                               1          1          1
  Vars, width     1 SimTop.u_cpu.mem_to_wb_valid                                           1          1          1
  Vars, width     1 SimTop.u_cpu.reg_wr_ena                                                1          1          1
  Vars, width     1 __Vclklast__TOP__clock                                                            1          1
  Vars, width     1 __Vdly__SimTop.Clint.r_state                                           1          1          1          1
  Vars, width     1 __Vdly__SimTop.if_axi_rw.rw_ready                                      1
  Vars, width     1 __Vdly__SimTop.mem_axi_rw.rw_ready                                     1
  Vars, width     1 __Vdly__SimTop.u_cpu.Ex_stage.ex_valid                                 1
  Vars, width     1 __Vdly__SimTop.u_cpu.Ex_stage.id_to_ex_diffbus_r                       1
  Vars, width     1 __Vdly__SimTop.u_cpu.Ex_stage.itrp_valid                               1          1          1          1
  Vars, width     1 __Vdly__SimTop.u_cpu.Id_stage.id_valid                                 1
  Vars, width     1 __Vdly__SimTop.u_cpu.If_stage.if_valid                                 1
  Vars, width     1 __Vdly__SimTop.u_cpu.Mem_stage.mem_valid                               1
  Vars, width     1 __Vdly__SimTop.u_cpu.Wb_stage.wb_valid                                 1
  Vars, width     1 __Vdly__SimTop.u_cpu.buf_w_ena                                         1
  Vars, width     1 __Vdly__SimTop.u_cpu.cmt_skip                                          1
  Vars, width     1 __Vdly__SimTop.u_cpu.cmt_valid                                         1
  Vars, width     1 __Vdly__SimTop.u_cpu.cmt_w_ena                                         1
  Vars, width     1 __Vdly__SimTop.u_cpu.cmt_wen                                           1
  Vars, width     1 __Vdlyvset__SimTop.u_cpu.Regfile.regs__v0                              1          1          1          1
  Vars, width     1 __Vdlyvset__SimTop.u_cpu.Regfile.regs__v32                             1          1          1          1
  Vars, width     1 __Vtablechg1                                                           1          1          1
  Vars, width     1 __Vtablechg2                                                           1          1          1
  Vars, width     1 __Vtablechg3                                                           1          1          1
  Vars, width     1 __Vtablechg5                                                           1          1          1
  Vars, width     1 __Vtablechg6                                                           1          1          1
  Vars, width     1 atomicResp                                                             2          2          2
  Vars, width     1 clock                                                                  1          1          1
  Vars, width     1 en                                                                     2          2          2
  Vars, width     1 io_memAXI_0_ar_bits_lock                                               1          1          1
  Vars, width     1 io_memAXI_0_ar_bits_user                                               1          1          1
  Vars, width     1 io_memAXI_0_ar_ready                                                   1          1          1
  Vars, width     1 io_memAXI_0_ar_valid                                                   1          1          1
  Vars, width     1 io_memAXI_0_aw_bits_lock                                               1          1          1
  Vars, width     1 io_memAXI_0_aw_bits_user                                               1          1          1
  Vars, width     1 io_memAXI_0_aw_ready                                                   1          1          1
  Vars, width     1 io_memAXI_0_aw_valid                                                   1          1          1
  Vars, width     1 io_memAXI_0_b_bits_user                                                1          1          1
  Vars, width     1 io_memAXI_0_b_ready                                                    1          1          1
  Vars, width     1 io_memAXI_0_b_valid                                                    1          1          1
  Vars, width     1 io_memAXI_0_r_bits_last                                                1          1          1
  Vars, width     1 io_memAXI_0_r_bits_user                                                1          1          1
  Vars, width     1 io_memAXI_0_r_ready                                                    1          1          1
  Vars, width     1 io_memAXI_0_r_valid                                                    1          1          1
  Vars, width     1 io_memAXI_0_w_bits_last                                                1          1          1
  Vars, width     1 io_memAXI_0_w_ready                                                    1          1          1
  Vars, width     1 io_memAXI_0_w_valid                                                    1          1          1
  Vars, width     1 io_perfInfo_clean                                                      1          1          1
  Vars, width     1 io_perfInfo_dump                                                       1          1          1
  Vars, width     1 io_uart_in_valid                                                       1          1          1
  Vars, width     1 io_uart_out_valid                                                      1          1          1
  Vars, width     1 isRVC                                                                  2          2          2          1
  Vars, width     1 jtag_TCK                                                               2          2          2
  Vars, width     1 jtag_TDI                                                               2          2          2
  Vars, width     1 jtag_TDO                                                               2          2          2
  Vars, width     1 jtag_TMS                                                               2          2          2
  Vars, width     1 jtag_TRSTn                                                             2          2          2
  Vars, width     1 ptwResp                                                                2          2          2
  Vars, width     1 reset                                                                  1          1          1
  Vars, width     1 sbufferResp                                                            2          2          2
  Vars, width     1 scFailed                                                               2          2          2          1
  Vars, width     1 skip                                                                   2          2          2          1
  Vars, width     1 valid                                                                  8          8          8          3
  Vars, width     1 wen                                                                    4          4          4          1
  Vars, width     2 SimTop.Clint.w_state                                                   1          1          1
  Vars, width     2 SimTop.axi_2x2.master_r_next_state                                     1          1          1
  Vars, width     2 SimTop.axi_2x2.master_r_state                                          1          1          1
  Vars, width     2 SimTop.axi_2x2.master_w_next_state                                     1          1          1
  Vars, width     2 SimTop.axi_2x2.master_w_state                                          1          1          1
  Vars, width     2 SimTop.axi_2x2.mid_ar_burst                                            1          1          1
  Vars, width     2 SimTop.axi_2x2.mid_aw_burst                                            1          1          1
  Vars, width     2 SimTop.axi_2x2.slave_r_next_state                                      1          1          1
  Vars, width     2 SimTop.axi_2x2.slave_r_state                                           1          1          1
  Vars, width     2 SimTop.axi_2x2.slave_w_next_state                                      1          1          1
  Vars, width     2 SimTop.axi_2x2.slave_w_state                                           1          1          1
  Vars, width     2 SimTop.mem_rw_size                                                     1          1          1
  Vars, width     2 SimTop.u_cpu.If_stage.if_next_state                                    1          1          1
  Vars, width     2 SimTop.u_cpu.If_stage.if_state                                         1          1          1
  Vars, width     2 SimTop.u_cpu.Mem_stage.mem_next_state                                  1          1          1
  Vars, width     2 SimTop.u_cpu.Mem_stage.mem_state                                       1          1          1
  Vars, width     2 __Vdly__SimTop.Clint.w_state                                           1
  Vars, width     2 __Vdly__SimTop.axi_2x2.master_r_state                                  1
  Vars, width     2 __Vdly__SimTop.axi_2x2.master_w_state                                  1
  Vars, width     2 __Vdly__SimTop.axi_2x2.slave_r_state                                   1
  Vars, width     2 __Vdly__SimTop.axi_2x2.slave_w_state                                   1
  Vars, width     2 __Vdly__SimTop.u_cpu.If_stage.if_state                                 1
  Vars, width     2 __Vdly__SimTop.u_cpu.Mem_stage.mem_state                               1
  Vars, width     2 __Vtable4_SimTop.u_cpu.If_stage.if_next_state                          1          1          1
  Vars, width     2 __Vtable5_SimTop.u_cpu.Mem_stage.mem_next_state                        1          1          1
  Vars, width     2 __Vtable6_SimTop.Clint.w_state                                         1          1          1
  Vars, width     2 io_memAXI_0_ar_bits_burst                                              1          1          1
  Vars, width     2 io_memAXI_0_aw_bits_burst                                              1          1          1
  Vars, width     2 io_memAXI_0_b_bits_resp                                                1          1          1
  Vars, width     2 io_memAXI_0_r_bits_resp                                                1          1          1
  Vars, width     3 SimTop.Clint.rd_size_reg                                               1          1          1
  Vars, width     3 SimTop.Clint.wr_size_reg                                               1          1          1
  Vars, width     3 SimTop.axi_2x2.mid_ar_size                                             1          1          1
  Vars, width     3 SimTop.axi_2x2.mid_aw_size                                             1          1          1
  Vars, width     3 SimTop.if_axi_rw.r_state                                               1          1          1
  Vars, width     3 SimTop.if_axi_rw.w_state                                               1          1          1
  Vars, width     3 SimTop.mem_axi_rw.r_state                                              1          1          1
  Vars, width     3 SimTop.mem_axi_rw.w_state                                              1          1          1
  Vars, width     3 SimTop.u_cpu.Mem_stage.mem_reg_wr_ctrl                                 1          1          1
  Vars, width     3 SimTop.u_cpu.Wb_stage.wb_reg_wr_ctrl                                   1          1          1
  Vars, width     3 __Vdly__SimTop.Clint.rd_size_reg                                       1
  Vars, width     3 __Vdly__SimTop.Clint.wr_size_reg                                       1
  Vars, width     3 __Vdly__SimTop.if_axi_rw.r_state                                       1
  Vars, width     3 __Vdly__SimTop.if_axi_rw.w_state                                       1
  Vars, width     3 __Vdly__SimTop.mem_axi_rw.r_state                                      1
  Vars, width     3 __Vdly__SimTop.mem_axi_rw.w_state                                      1
  Vars, width     3 __Vtable1_SimTop.mem_axi_rw.w_state                                    1          1          1
  Vars, width     3 __Vtable2_SimTop.mem_axi_rw.r_state                                    1          1          1
  Vars, width     3 __Vtable3_SimTop.if_axi_rw.r_state                                     1          1          1
  Vars, width     3 io_memAXI_0_ar_bits_prot                                               1          1          1
  Vars, width     3 io_memAXI_0_ar_bits_size                                               1          1          1
  Vars, width     3 io_memAXI_0_aw_bits_prot                                               1          1          1
  Vars, width     3 io_memAXI_0_aw_bits_size                                               1          1          1
  Vars, width     4 SimTop.axi_2x2.mid_ar_id                                               1          1          1
  Vars, width     4 SimTop.axi_2x2.mid_aw_id                                               1          1          1
  Vars, width     4 SimTop.mem_axi_rw.addr_end                                             1          1          1
  Vars, width     4 SimTop.u_cpu.Mem_stage.mem_save_info                                   1          1          1
  Vars, width     4 io_memAXI_0_ar_bits_cache                                              1          1          1
  Vars, width     4 io_memAXI_0_ar_bits_id                                                 1          1          1
  Vars, width     4 io_memAXI_0_ar_bits_qos                                                1          1          1
  Vars, width     4 io_memAXI_0_aw_bits_cache                                              1          1          1
  Vars, width     4 io_memAXI_0_aw_bits_id                                                 1          1          1
  Vars, width     4 io_memAXI_0_aw_bits_qos                                                1          1          1
  Vars, width     4 io_memAXI_0_b_bits_id                                                  1          1          1
  Vars, width     4 io_memAXI_0_r_bits_id                                                  1          1          1
  Vars, width     4 io_memAXI_0_w_bits_id                                                  1          1          1
  Vars, width     5 SimTop.u_cpu.Id_stage.reg_wr_addr                                      1          1          1
  Vars, width     5 SimTop.u_cpu.Mem_stage.mem_reg_wr_addr                                 1          1          1
  Vars, width     5 SimTop.u_cpu.Wb_stage.wb_wdest                                         1          1          1
  Vars, width     5 SimTop.u_cpu.rs1_r_addr                                                1          1          1
  Vars, width     5 SimTop.u_cpu.rs2_r_addr                                                1          1          1
  Vars, width     5 __Vdlyvdim0__SimTop.u_cpu.Regfile.regs__v32                            1          1          1          1
  Vars, width     6 SimTop.u_cpu.Ex_stage.Exe_stage_alu.shifter_in2                        1          1          1
  Vars, width     7 SimTop.u_cpu.Mem_stage.mem_load_info                                   1          1          1
  Vars, width     7 __Vtableidx2                                                           1          1          1          1
  Vars, width     7 __Vtableidx3                                                           1          1          1          1
  Vars, width     7 __Vtableidx4                                                           1          1          1
  Vars, width     7 __Vtableidx5                                                           1          1          1
  Vars, width     7 __Vtableidx6                                                           1          1          1          1
  Vars, width     8 SimTop.Clint.mask_8bits                                                1          1          1
  Vars, width     8 SimTop.axi_2x2.mid_w_strb                                              1          1          1
  Vars, width     8 SimTop.if_axi_rw.axi_len                                               1          1          1
  Vars, width     8 SimTop.if_axi_rw.len                                                   1          1          1
  Vars, width     8 SimTop.if_axi_w_strb                                                   1          1          1
  Vars, width     8 SimTop.mem_axi_rw.axi_len                                              1          1          1
  Vars, width     8 SimTop.mem_axi_rw.len                                                  1          1          1
  Vars, width     8 SimTop.mem_axi_w_strb                                                  1          1          1
  Vars, width     8 SimTop.u_cpu.Ex_stage.ex_bj_data                                       1          1          1
  Vars, width     8 SimTop.u_cpu.Ex_stage.ex_bj_info                                       1          1          1
  Vars, width     8 SimTop.u_cpu.Id_stage.id_bj_info                                       1          1          1
  Vars, width     8 SimTop.u_cpu.buf_w_mask                                                1          1          1
  Vars, width     8 SimTop.u_cpu.cmt_w_mask                                                1          1          1
  Vars, width     8 SimTop.u_cpu.cmt_wdest                                                 1          1          1
  Vars, width     8 __Vdly__SimTop.if_axi_rw.len                                           1          1          1          1
  Vars, width     8 __Vdly__SimTop.if_axi_w_strb                                           1
  Vars, width     8 __Vdly__SimTop.mem_axi_rw.len                                          1          1          1          1
  Vars, width     8 __Vdly__SimTop.mem_axi_w_strb                                          1
  Vars, width     8 __Vdly__SimTop.u_cpu.buf_w_mask                                        1
  Vars, width     8 __Vdly__SimTop.u_cpu.cmt_w_mask                                        1
  Vars, width     8 __Vdly__SimTop.u_cpu.cmt_wdest                                         1
  Vars, width     8 __Vtableidx1                                                           1          1          1          1
  Vars, width     8 atomicFuop                                                             2          2          2
  Vars, width     8 atomicMask                                                             2          2          2
  Vars, width     8 cmd                                                                    2          2          2
  Vars, width     8 code                                                                   2          2          2          1
  Vars, width     8 coreid                                                                22         22         22          7
  Vars, width     8 fuType                                                                 2          2          2
  Vars, width     8 index                                                                  6          6          6          2
  Vars, width     8 io_memAXI_0_ar_bits_len                                                1          1          1
  Vars, width     8 io_memAXI_0_aw_bits_len                                                1          1          1
  Vars, width     8 io_memAXI_0_w_bits_strb                                                1          1          1
  Vars, width     8 io_uart_in_ch                                                          1          1          1
  Vars, width     8 io_uart_out_ch                                                         1          1          1
  Vars, width     8 level                                                                  2          2          2
  Vars, width     8 mask                                                                   2          2          2
  Vars, width     8 opType                                                                 2          2          2
  Vars, width     8 priviledgeMode                                                         2          2          2          1
  Vars, width     8 pte_helper__Vfuncrtn                                                   1          1          1
  Vars, width     8 sbufferData_0                                                          2          2          2
  Vars, width     8 sbufferData_1                                                          2          2          2
  Vars, width     8 sbufferData_10                                                         2          2          2
  Vars, width     8 sbufferData_11                                                         2          2          2
  Vars, width     8 sbufferData_12                                                         2          2          2
  Vars, width     8 sbufferData_13                                                         2          2          2
  Vars, width     8 sbufferData_14                                                         2          2          2
  Vars, width     8 sbufferData_15                                                         2          2          2
  Vars, width     8 sbufferData_16                                                         2          2          2
  Vars, width     8 sbufferData_17                                                         2          2          2
  Vars, width     8 sbufferData_18                                                         2          2          2
  Vars, width     8 sbufferData_19                                                         2          2          2
  Vars, width     8 sbufferData_2                                                          2          2          2
  Vars, width     8 sbufferData_20                                                         2          2          2
  Vars, width     8 sbufferData_21                                                         2          2          2
  Vars, width     8 sbufferData_22                                                         2          2          2
  Vars, width     8 sbufferData_23                                                         2          2          2
  Vars, width     8 sbufferData_24                                                         2          2          2
  Vars, width     8 sbufferData_25                                                         2          2          2
  Vars, width     8 sbufferData_26                                                         2          2          2
  Vars, width     8 sbufferData_27                                                         2          2          2
  Vars, width     8 sbufferData_28                                                         2          2          2
  Vars, width     8 sbufferData_29                                                         2          2          2
  Vars, width     8 sbufferData_3                                                          2          2          2
  Vars, width     8 sbufferData_30                                                         2          2          2
  Vars, width     8 sbufferData_31                                                         2          2          2
  Vars, width     8 sbufferData_32                                                         2          2          2
  Vars, width     8 sbufferData_33                                                         2          2          2
  Vars, width     8 sbufferData_34                                                         2          2          2
  Vars, width     8 sbufferData_35                                                         2          2          2
  Vars, width     8 sbufferData_36                                                         2          2          2
  Vars, width     8 sbufferData_37                                                         2          2          2
  Vars, width     8 sbufferData_38                                                         2          2          2
  Vars, width     8 sbufferData_39                                                         2          2          2
  Vars, width     8 sbufferData_4                                                          2          2          2
  Vars, width     8 sbufferData_40                                                         2          2          2
  Vars, width     8 sbufferData_41                                                         2          2          2
  Vars, width     8 sbufferData_42                                                         2          2          2
  Vars, width     8 sbufferData_43                                                         2          2          2
  Vars, width     8 sbufferData_44                                                         2          2          2
  Vars, width     8 sbufferData_45                                                         2          2          2
  Vars, width     8 sbufferData_46                                                         2          2          2
  Vars, width     8 sbufferData_47                                                         2          2          2
  Vars, width     8 sbufferData_48                                                         2          2          2
  Vars, width     8 sbufferData_49                                                         2          2          2
  Vars, width     8 sbufferData_5                                                          2          2          2
  Vars, width     8 sbufferData_50                                                         2          2          2
  Vars, width     8 sbufferData_51                                                         2          2          2
  Vars, width     8 sbufferData_52                                                         2          2          2
  Vars, width     8 sbufferData_53                                                         2          2          2
  Vars, width     8 sbufferData_54                                                         2          2          2
  Vars, width     8 sbufferData_55                                                         2          2          2
  Vars, width     8 sbufferData_56                                                         2          2          2
  Vars, width     8 sbufferData_57                                                         2          2          2
  Vars, width     8 sbufferData_58                                                         2          2          2
  Vars, width     8 sbufferData_59                                                         2          2          2
  Vars, width     8 sbufferData_6                                                          2          2          2
  Vars, width     8 sbufferData_60                                                         2          2          2
  Vars, width     8 sbufferData_61                                                         2          2          2
  Vars, width     8 sbufferData_62                                                         2          2          2
  Vars, width     8 sbufferData_63                                                         2          2          2
  Vars, width     8 sbufferData_7                                                          2          2          2
  Vars, width     8 sbufferData_8                                                          2          2          2
  Vars, width     8 sbufferData_9                                                          2          2          2
  Vars, width     8 storeMask                                                              2          2          2          1
  Vars, width     8 wdest                                                                  2          2          2          1
  Vars, width    12 SimTop.clint_interupt_bus                                              1          1          1
  Vars, width    12 SimTop.u_cpu.Ex_stage.ex_alu_info                                      1          1          1
  Vars, width    12 SimTop.u_cpu.Ex_stage.ex_csr_wr_addr                                   1          1          1
  Vars, width    12 SimTop.u_cpu.Id_stage.id_alu_info                                      1          1          1
  Vars, width    12 SimTop.u_cpu.Id_stage.immS                                             1          1          1
  Vars, width    13 SimTop.u_cpu.Id_stage.immB                                             1          1          1
  Vars, width    16 SimTop.u_cpu.Ex_stage.ex_excp_bus                                      1          1          1
  Vars, width    16 SimTop.u_cpu.Id_stage.id_excp_bus                                      1          1          1
  Vars, width    21 SimTop.u_cpu.Id_stage.immJ                                             1          1          1
  Vars, width    32 SimTop.Clint.csr_msip                                                  1          1          1
  Vars, width    32 SimTop.u_cpu.Ex_stage.id_to_ex_inst_r                                  1          1          1
  Vars, width    32 SimTop.u_cpu.Id_stage.if_to_id_inst_r                                  1          1          1
  Vars, width    32 SimTop.u_cpu.If_stage.if_inst                                          1          1          1
  Vars, width    32 SimTop.u_cpu.Mem_stage.ex_to_mem_inst_r                                1          1          1
  Vars, width    32 SimTop.u_cpu.Wb_stage.mem_to_wb_inst_r                                 1          1          1
  Vars, width    32 SimTop.u_cpu.cmt_excp_NO                                               1          1          1
  Vars, width    32 SimTop.u_cpu.cmt_inst                                                  1          1          1
  Vars, width    32 SimTop.u_cpu.cmt_itrp_NO                                               1          1          1
  Vars, width    32 __Vdly__SimTop.Clint.csr_msip                                          1          1          1          1
  Vars, width    32 __Vdly__SimTop.u_cpu.Ex_stage.id_to_ex_inst_r                          1
  Vars, width    32 __Vdly__SimTop.u_cpu.Id_stage.if_to_id_inst_r                          1
  Vars, width    32 __Vdly__SimTop.u_cpu.If_stage.if_inst                                  1
  Vars, width    32 __Vdly__SimTop.u_cpu.Mem_stage.ex_to_mem_inst_r                        1
  Vars, width    32 __Vdly__SimTop.u_cpu.Wb_stage.mem_to_wb_inst_r                         1
  Vars, width    32 __Vdly__SimTop.u_cpu.cmt_excp_NO                                       1
  Vars, width    32 __Vdly__SimTop.u_cpu.cmt_inst                                          1
  Vars, width    32 __Vdly__SimTop.u_cpu.cmt_itrp_NO                                       1
  Vars, width    32 cause                                                                  2          2          2          1
  Vars, width    32 instr                                                                  2          2          2          1
  Vars, width    32 intrNo                                                                 2          2          2          1
  Vars, width    32 jtag_tick__Vfuncrtn                                                    1          1          1
  Vars, width    63 SimTop.u_cpu.Ex_stage.Excp_handler.excp_idx                            1          1          1
  Vars, width    63 SimTop.u_cpu.Ex_stage.Excp_handler.itrp_idx                            1          1          1
  Vars, width    64 SimTop.Clint.clint_val                                                 1          1          1
  Vars, width    64 SimTop.Clint.csr_mtime                                                 1          1          1
  Vars, width    64 SimTop.Clint.csr_mtimecmp                                              1          1          1
  Vars, width    64 SimTop.Clint.rd_addr_reg                                               1          1          1
  Vars, width    64 SimTop.Clint.wr_addr_reg                                               1          1          1
  Vars, width    64 SimTop.Clint.wr_mask                                                   1          1          1
  Vars, width    64 SimTop.axi_2x2.mid_ar_addr                                             1          1          1
  Vars, width    64 SimTop.axi_2x2.mid_aw_addr                                             1          1          1
  Vars, width    64 SimTop.axi_2x2.mid_r_data                                              1          1          1
  Vars, width    64 SimTop.axi_2x2.mid_w_data                                              1          1          1
  Vars, width    64 SimTop.cli_w_data                                                      1          1          1
  Vars, width    64 SimTop.if_axi_r_data                                                   1          1          1
  Vars, width    64 SimTop.if_axi_rw.axi_r_data_l                                          1          1          1
  Vars, width    64 SimTop.if_axi_w_data                                                   1          1          1
  Vars, width    64 SimTop.if_r_data                                                       1          1          1
  Vars, width    64 SimTop.if_rw_addr                                                      1          1          1
  Vars, width    64 SimTop.mem_axi_r_data                                                  1          1          1
  Vars, width    64 SimTop.mem_axi_rw.axi_r_data_l                                         1          1          1
  Vars, width    64 SimTop.mem_axi_w_data                                                  1          1          1
  Vars, width    64 SimTop.mem_r_data                                                      1          1          1
  Vars, width    64 SimTop.mem_w_data                                                      1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mcause                                        1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mcycle                                        1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mepc                                          1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mie                                           1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mip                                           1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mscratch                                      1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mstatus                                       1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mtval                                         1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_mtvec                                         1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.csr_wr_data_full                                  1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mcause_rd_data                                    1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mepc_rd_data                                      1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mie_rd_data                                       1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mscratch_rd_data                                  1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mstatus_rd_data                                   1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mstatus_wr_data_full                              1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mtval_rd_data                                     1          1          1
  Vars, width    64 SimTop.u_cpu.CSRfile.mtvec_rd_data                                     1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.Exe_stage_alu.eff_mask                           1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.Exe_stage_alu.shifter_in1                        1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.Exe_stage_alu.shifter_res                        1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.Exe_stage_alu.slt_res                            1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.Exe_stage_alu.srl_res                            1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.Exe_stage_alu.temp_output                        1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.Exe_stage_alu.xor_res                            1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.ex_data                                          1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.id_to_ex_pc_r                                    1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.op1                                              1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.op2                                              1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.rs1_forward                                      1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.rs2_forward                                      1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.true_op1                                         1          1          1
  Vars, width    64 SimTop.u_cpu.Ex_stage.true_op2                                         1          1          1
  Vars, width    64 SimTop.u_cpu.Id_stage.id_op2                                           1          1          1
  Vars, width    64 SimTop.u_cpu.Id_stage.if_to_id_pc_r                                    1          1          1
  Vars, width    64 SimTop.u_cpu.If_stage.if_pc                                            1          1          1
  Vars, width    64 SimTop.u_cpu.Mem_stage.difftest_data                                   1          1          1
  Vars, width    64 SimTop.u_cpu.Mem_stage.ex_to_mem_pc_r                                  1          1          1
  Vars, width    64 SimTop.u_cpu.Mem_stage.mem_addr                                        1          1          1
  Vars, width    64 SimTop.u_cpu.Mem_stage.mem_data                                        1          1          1
  Vars, width    64 SimTop.u_cpu.Regfile.regs                                              1          1          1
  Vars, width    64 SimTop.u_cpu.Wb_stage.mem_to_wb_pc_r                                   1          1          1
  Vars, width    64 SimTop.u_cpu.Wb_stage.wb_ex_data                                       1          1          1
  Vars, width    64 SimTop.u_cpu.Wb_stage.wb_mem_rd_data                                   1          1          1
  Vars, width    64 SimTop.u_cpu.__Vcellout__Regfile__regs_o                               1          1          1
  Vars, width    64 SimTop.u_cpu.buf_rw_addr                                               1          1          1
  Vars, width    64 SimTop.u_cpu.buf_w_data                                                1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_mcause                                                1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_mepc                                                  1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_mie                                                   1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_mscratch                                              1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_mstatus                                               1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_mtval                                                 1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_mtvec                                                 1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_pc                                                    1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_rw_addr                                               1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_w_data                                                1          1          1
  Vars, width    64 SimTop.u_cpu.cmt_wdata                                                 1          1          1
  Vars, width    64 SimTop.u_cpu.csr_rd_data                                               1          1          1
  Vars, width    64 SimTop.u_cpu.cycleCnt                                                  1          1          1
  Vars, width    64 SimTop.u_cpu.instrCnt                                                  1          1          1
  Vars, width    64 SimTop.u_cpu.reg_wr_data                                               1          1          1
  Vars, width    64 SimTop.u_cpu.regs                                                      1          1          1
  Vars, width    64 __Vdly__SimTop.Clint.csr_mtime                                         1
  Vars, width    64 __Vdly__SimTop.Clint.csr_mtimecmp                                      1          1          1          1
  Vars, width    64 __Vdly__SimTop.Clint.rd_addr_reg                                       1
  Vars, width    64 __Vdly__SimTop.Clint.wr_addr_reg                                       1
  Vars, width    64 __Vdly__SimTop.if_axi_w_data                                           1
  Vars, width    64 __Vdly__SimTop.if_r_data                                               1          1          1          1
  Vars, width    64 __Vdly__SimTop.if_rw_addr                                              1
  Vars, width    64 __Vdly__SimTop.mem_axi_w_data                                          1
  Vars, width    64 __Vdly__SimTop.mem_r_data                                              1          1          1          1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mcause                                1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mcycle                                1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mepc                                  1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mie                                   1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mip                                   1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mscratch                              1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mstatus                               1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mtval                                 1
  Vars, width    64 __Vdly__SimTop.u_cpu.CSRfile.csr_mtvec                                 1
  Vars, width    64 __Vdly__SimTop.u_cpu.Ex_stage.id_to_ex_pc_r                            1
  Vars, width    64 __Vdly__SimTop.u_cpu.Id_stage.if_to_id_pc_r                            1
  Vars, width    64 __Vdly__SimTop.u_cpu.If_stage.if_pc                                    1          1          1          1
  Vars, width    64 __Vdly__SimTop.u_cpu.Mem_stage.ex_to_mem_pc_r                          1
  Vars, width    64 __Vdly__SimTop.u_cpu.Mem_stage.mem_data                                1
  Vars, width    64 __Vdly__SimTop.u_cpu.Wb_stage.mem_to_wb_pc_r                           1
  Vars, width    64 __Vdly__SimTop.u_cpu.buf_rw_addr                                       1
  Vars, width    64 __Vdly__SimTop.u_cpu.buf_w_data                                        1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_mcause                                        1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_mepc                                          1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_mie                                           1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_mscratch                                      1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_mstatus                                       1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_mtval                                         1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_mtvec                                         1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_pc                                            1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_rw_addr                                       1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_w_data                                        1
  Vars, width    64 __Vdly__SimTop.u_cpu.cmt_wdata                                         1
  Vars, width    64 __Vdly__SimTop.u_cpu.cycleCnt                                          1
  Vars, width    64 __Vdly__SimTop.u_cpu.instrCnt                                          1
  Vars, width    64 __Vdlyvval__SimTop.u_cpu.Regfile.regs__v32                             1          1          1          1
  Vars, width    64 addr                                                                   2          2          2
  Vars, width    64 amo_helper__Vfuncrtn                                                   1          1          1
  Vars, width    64 atomicAddr                                                             2          2          2
  Vars, width    64 atomicData                                                             2          2          2
  Vars, width    64 atomicOut                                                              2          2          2
  Vars, width    64 cycleCnt                                                               2          2          2          1
  Vars, width    64 exceptionInst                                                          2          2          2          1
  Vars, width    64 exceptionPC                                                            2          2          2          1
  Vars, width    64 fpr_0                                                                  2          2          2          1
  Vars, width    64 fpr_1                                                                  2          2          2          1
  Vars, width    64 fpr_10                                                                 2          2          2          1
  Vars, width    64 fpr_11                                                                 2          2          2          1
  Vars, width    64 fpr_12                                                                 2          2          2          1
  Vars, width    64 fpr_13                                                                 2          2          2          1
  Vars, width    64 fpr_14                                                                 2          2          2          1
  Vars, width    64 fpr_15                                                                 2          2          2          1
  Vars, width    64 fpr_16                                                                 2          2          2          1
  Vars, width    64 fpr_17                                                                 2          2          2          1
  Vars, width    64 fpr_18                                                                 2          2          2          1
  Vars, width    64 fpr_19                                                                 2          2          2          1
  Vars, width    64 fpr_2                                                                  2          2          2          1
  Vars, width    64 fpr_20                                                                 2          2          2          1
  Vars, width    64 fpr_21                                                                 2          2          2          1
  Vars, width    64 fpr_22                                                                 2          2          2          1
  Vars, width    64 fpr_23                                                                 2          2          2          1
  Vars, width    64 fpr_24                                                                 2          2          2          1
  Vars, width    64 fpr_25                                                                 2          2          2          1
  Vars, width    64 fpr_26                                                                 2          2          2          1
  Vars, width    64 fpr_27                                                                 2          2          2          1
  Vars, width    64 fpr_28                                                                 2          2          2          1
  Vars, width    64 fpr_29                                                                 2          2          2          1
  Vars, width    64 fpr_3                                                                  2          2          2          1
  Vars, width    64 fpr_30                                                                 2          2          2          1
  Vars, width    64 fpr_31                                                                 2          2          2          1
  Vars, width    64 fpr_4                                                                  2          2          2          1
  Vars, width    64 fpr_5                                                                  2          2          2          1
  Vars, width    64 fpr_6                                                                  2          2          2          1
  Vars, width    64 fpr_7                                                                  2          2          2          1
  Vars, width    64 fpr_8                                                                  2          2          2          1
  Vars, width    64 fpr_9                                                                  2          2          2          1
  Vars, width    64 gpr_0                                                                  2          2          2          1
  Vars, width    64 gpr_1                                                                  2          2          2          1
  Vars, width    64 gpr_10                                                                 2          2          2          1
  Vars, width    64 gpr_11                                                                 2          2          2          1
  Vars, width    64 gpr_12                                                                 2          2          2          1
  Vars, width    64 gpr_13                                                                 2          2          2          1
  Vars, width    64 gpr_14                                                                 2          2          2          1
  Vars, width    64 gpr_15                                                                 2          2          2          1
  Vars, width    64 gpr_16                                                                 2          2          2          1
  Vars, width    64 gpr_17                                                                 2          2          2          1
  Vars, width    64 gpr_18                                                                 2          2          2          1
  Vars, width    64 gpr_19                                                                 2          2          2          1
  Vars, width    64 gpr_2                                                                  2          2          2          1
  Vars, width    64 gpr_20                                                                 2          2          2          1
  Vars, width    64 gpr_21                                                                 2          2          2          1
  Vars, width    64 gpr_22                                                                 2          2          2          1
  Vars, width    64 gpr_23                                                                 2          2          2          1
  Vars, width    64 gpr_24                                                                 2          2          2          1
  Vars, width    64 gpr_25                                                                 2          2          2          1
  Vars, width    64 gpr_26                                                                 2          2          2          1
  Vars, width    64 gpr_27                                                                 2          2          2          1
  Vars, width    64 gpr_28                                                                 2          2          2          1
  Vars, width    64 gpr_29                                                                 2          2          2          1
  Vars, width    64 gpr_3                                                                  2          2          2          1
  Vars, width    64 gpr_30                                                                 2          2          2          1
  Vars, width    64 gpr_31                                                                 2          2          2          1
  Vars, width    64 gpr_4                                                                  2          2          2          1
  Vars, width    64 gpr_5                                                                  2          2          2          1
  Vars, width    64 gpr_6                                                                  2          2          2          1
  Vars, width    64 gpr_7                                                                  2          2          2          1
  Vars, width    64 gpr_8                                                                  2          2          2          1
  Vars, width    64 gpr_9                                                                  2          2          2          1
  Vars, width    64 instrCnt                                                               2          2          2          1
  Vars, width    64 io_logCtrl_log_begin                                                   1          1          1
  Vars, width    64 io_logCtrl_log_end                                                     1          1          1
  Vars, width    64 io_logCtrl_log_level                                                   1          1          1
  Vars, width    64 io_memAXI_0_ar_bits_addr                                               1          1          1
  Vars, width    64 io_memAXI_0_aw_bits_addr                                               1          1          1
  Vars, width    64 io_memAXI_0_r_bits_data                                                1          1          1
  Vars, width    64 io_memAXI_0_w_bits_data                                                1          1          1
  Vars, width    64 line                                                                   2          2          2
  Vars, width    64 mcause                                                                 2          2          2          1
  Vars, width    64 medeleg                                                                2          2          2          1
  Vars, width    64 mepc                                                                   2          2          2          1
  Vars, width    64 mideleg                                                                2          2          2          1
  Vars, width    64 mie                                                                    2          2          2          1
  Vars, width    64 mip                                                                    2          2          2          1
  Vars, width    64 mscratch                                                               2          2          2          1
  Vars, width    64 mstatus                                                                2          2          2          1
  Vars, width    64 mtval                                                                  2          2          2          1
  Vars, width    64 mtvec                                                                  2          2          2          1
  Vars, width    64 paddr                                                                  2          2          2
  Vars, width    64 pc                                                                     4          4          4          2
  Vars, width    64 pte                                                                    2          2          2
  Vars, width    64 ptwAddr                                                                2          2          2
  Vars, width    64 ptwData_0                                                              2          2          2
  Vars, width    64 ptwData_1                                                              2          2          2
  Vars, width    64 ptwData_2                                                              2          2          2
  Vars, width    64 ptwData_3                                                              2          2          2
  Vars, width    64 rIdx                                                                   2          2          2
  Vars, width    64 ram_read_helper__Vfuncrtn                                              1          1          1
  Vars, width    64 satp                                                                   4          4          4          1
  Vars, width    64 sbufferAddr                                                            2          2          2
  Vars, width    64 sbufferMask                                                            2          2          2
  Vars, width    64 scause                                                                 2          2          2          1
  Vars, width    64 sepc                                                                   2          2          2          1
  Vars, width    64 sscratch                                                               2          2          2          1
  Vars, width    64 sstatus                                                                2          2          2          1
  Vars, width    64 storeAddr                                                              2          2          2          1
  Vars, width    64 storeData                                                              2          2          2          1
  Vars, width    64 stval                                                                  2          2          2          1
  Vars, width    64 stvec                                                                  2          2          2          1
  Vars, width    64 vpn                                                                    2          2          2
  Vars, width    64 wIdx                                                                   2          2          2
  Vars, width    64 wdata                                                                  6          6          6          1
  Vars, width    64 wmask                                                                  2          2          2
  Vars, width    65 SimTop.u_cpu.Ex_stage.Exe_stage_alu.add_res                            1          1          1
  Vars, width    65 SimTop.u_cpu.Ex_stage.Exe_stage_alu.adder_op2                          1          1          1
  Vars, width    66 SimTop.u_cpu.bj_ctrl_bus                                               1          1          1
  Vars, width    73 SimTop.u_cpu.mem_forward_bus                                           1          1          1
  Vars, width    96 __Vtemp212                                                                                   1
  Vars, width    96 __Vtemp216                                                                                   1
  Vars, width    96 __Vtemp217                                                                                   1
  Vars, width    96 __Vtemp220                                                                                   1
  Vars, width    96 __Vtemp221                                                                                   1
  Vars, width    96 __Vtemp229                                                                                   1
  Vars, width    96 __Vtemp304                                                                                   1          1
  Vars, width    96 __Vtemp321                                                                                   1          1
  Vars, width    96 __Vtemp568                                                                                   1          1
  Vars, width    96 __Vtemp572                                                                                   1          1
  Vars, width    96 __Vtemp573                                                                                   1          1
  Vars, width    96 __Vtemp576                                                                                   1          1
  Vars, width    96 __Vtemp577                                                                                   1          1
  Vars, width    96 __Vtemp585                                                                                   1          1
  Vars, width   128 SimTop.mem_axi_rw.mask                                                 1          1          1
  Vars, width   128 __Vtemp180                                                                                   1
  Vars, width   128 __Vtemp181                                                                                   1
  Vars, width   128 __Vtemp182                                                                                   1
  Vars, width   128 __Vtemp183                                                                                   1
  Vars, width   128 __Vtemp298                                                                                   1          1
  Vars, width   128 __Vtemp299                                                                                   1          1
  Vars, width   128 __Vtemp310                                                                                   1          1
  Vars, width   128 __Vtemp533                                                                                   1          1
  Vars, width   128 __Vtemp534                                                                                   1          1
  Vars, width   128 __Vtemp562                                                                                   1          1
  Vars, width   128 __Vtemp563                                                                                   1          1
  Vars, width   137 SimTop.u_cpu.wb_forward_bus                                            1          1          1
  Vars, width   210 SimTop.u_cpu.Wb_stage.mem_to_wb_bus_r                                  1          1          1
  Vars, width   210 __Vdly__SimTop.u_cpu.Wb_stage.mem_to_wb_bus_r                          1
  Vars, width   223 SimTop.u_cpu.Mem_stage.ex_to_mem_bus_r                                 1          1          1
  Vars, width   223 SimTop.u_cpu.ex_to_mem_bus                                             1          1          1
  Vars, width   223 __Vdly__SimTop.u_cpu.Mem_stage.ex_to_mem_bus_r                         1
  Vars, width   224 __Vtemp285                                                                                   1
  Vars, width   224 __Vtemp287                                                                                   1
  Vars, width   224 __Vtemp641                                                                                   1          1
  Vars, width   224 __Vtemp643                                                                                   1          1
  Vars, width   256 __Vtemp311                                                                                   1          1
  Vars, width   256 __Vtemp312                                                                                   1          1
  Vars, width   256 __Vtemp313                                                                                   1          1
  Vars, width   320 SimTop.u_cpu.csr_excp_rd_bus                                           1          1          1
  Vars, width   320 SimTop.u_cpu.csr_excp_wr_bus                                           1          1          1
  Vars, width   320 __Vtemp293                                                                                   1
  Vars, width   320 __Vtemp649                                                                                   1          1
  Vars, width   344 SimTop.u_cpu.Ex_stage.id_to_ex_bus_r                                   1          1          1
  Vars, width   344 __Vdly__SimTop.u_cpu.Ex_stage.id_to_ex_bus_r                           1
  Vars, width   352 __Vconst72                                                                                   1
  Vars, width   352 __Vconst88                                                                                   1
  Vars, width   352 __Vtemp322                                                                                   1          1
  Vars, width   352 __Vtemp323                                                                                   1          1
  Vars, width   577 SimTop.u_cpu.Mem_stage.ex_to_mem_diffbus_r                             1          1          1
  Vars, width   577 __Vdly__SimTop.u_cpu.Mem_stage.ex_to_mem_diffbus_r                     1
  Vars, width   715 SimTop.u_cpu.Wb_stage.mem_to_wb_diffbus_r                              1          1          1
  Vars, width   715 __Vdly__SimTop.u_cpu.Wb_stage.mem_to_wb_diffbus_r                      1
  Vars, width   812 SimTop.u_cpu.difftest_bus                                              1          1          1
