<?xml version="1.0" encoding="utf-8"?>
<!--
  L2 Sleep Low Power Resource/Mode definitions

  Copyright (c) 2016-2017 Qualcomm Technologies, Inc. (QTI).
  All Rights Reserved.
  Qualcomm Confidential and Proprietary.
  Export of this technology or software is regulated by the U.S. Government.
  Diversion contrary to U.S. law prohibited.
-->

<!--
Format of Enter/Exit/Backoff latency fields:
"<Fixed>,<Scaled>"
Fixed - Unscaled value that is always added to each frequency table entry
Scaled - Value that will be scaled at 1:1 ratio according to frequency table entries
         and the initial base profile frequency given via ProfileFreq

Bitwise attribute values (see sleep_mode_attribute enum for full description):
  0x01 - Unused
  0x02 - Multiple Entry
  0x04 - Unused
  0x08 - Unused
  0x10 - LPRM is cacheable
-->

<LPRDefinition>
  <LPR Name="l2" CoreMask="0xFFFFFFFF" InitFn="cacheLPR_initialize">
    <Mode 
      Name="noret"
      Dependency="cpu_config"
      PowerSavings="-10, 2"
      EnterLat="5000,1600"
      ExitLat="75,536"
      Backoff="75,110"
      EnterFn="cacheLPR_L2NonRetentionEnter"
      ExitFn="cacheLPR_L2NonRetentionExit"
      Attributes="0x10"
      Supported="TRUE"
    >
    </Mode>
    <!-- l2.ret is not synthesized with non cpu_vdd APCR modes, since APCR modes are 
         more efficient when l2 retention is required and default setup is for retention -->
    <Mode 
      Name="ret"
      Dependency="cpu_config"
      PowerSavings="0,1"
      EnterLat="200"
      ExitLat="100"
      Backoff="100"
      EnterFn="cacheLPR_L2RetentionEnter"
      Attributes="0x10"
      Supported="FALSE"
    >
    </Mode>
  </LPR>
</LPRDefinition>
