INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'clk_gen' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'clk_gen'...
WARNING:sim - A core named 'clk_gen' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'clk_gen'...
Delivering associated files for 'clk_gen'...
WARNING:sim - Component clk_wiz_v3_6 does not have a valid model name for
   Verilog synthesis
Delivering EJava files for 'clk_gen'...
Delivered 3 files into directory
E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_dir/tm
p/_cg/clk_gen
Delivered 1 file into directory
E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_dir/tm
p/_cg/clk_gen
Generating ASY schematic symbol...
Loading device for application Rf_Device from file '6slx9.nph' in environment
C:\Xilinx\14.5\ISE_DS\ISE\.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'clk_gen'...
Generating ISE project...
XCO file found: clk_gen.xco
XMDF file found: clk_gen_xmdf.tcl
Adding
E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_dir/tm
p/_cg/clk_gen/example_design/clk_gen_exdes.ucf -view all -origin_type created
Adding
E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_dir/tm
p/_cg/clk_gen/example_design/clk_gen_exdes.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_di
   r/tmp/_cg/clk_gen/example_design/clk_gen_exdes.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_dir/tm
p/_cg/clk_gen.asy -view all -origin_type imported
Adding
E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_dir/tm
p/_cg/clk_gen.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_di
   r/tmp/_cg/clk_gen.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
E:/VLSI_Training_CDAC/MOJO_Hardware_Xlinx/Blinky_With_Clock_IPcore/ipcore_dir/tm
p/_cg/clk_gen.veo -view all -origin_type imported
WARNING:coreutil - WARNING: This core does not have a top level called
   "/clk_gen"
   WARNING: Top level has been set to "/clk_gen_exdes"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'clk_gen'.
