
####################################################
# Sites
sites - DSP48_X0Y2 DSP48_X0Y3 DSP48_X0Y4 DSP48_X0Y5 DSP48_X0Y6 DSP48_X0Y7 DSP48_X0Y8 DSP48_X0Y9 RAMB18_X0Y2 RAMB18_X0Y3 RAMB18_X0Y4 RAMB18_X0Y5 RAMB18_X0Y6 RAMB18_X0Y7 RAMB18_X0Y8 RAMB18_X0Y9 RAMB36_X0Y1 RAMB36_X0Y2 RAMB36_X0Y3 RAMB36_X0Y4 SLICE_X10Y10 SLICE_X10Y11 SLICE_X10Y12 SLICE_X10Y13 SLICE_X10Y14 SLICE_X10Y15 SLICE_X10Y16 SLICE_X10Y17 SLICE_X10Y18 SLICE_X10Y19 SLICE_X10Y20 SLICE_X10Y21 SLICE_X10Y22 SLICE_X10Y23 SLICE_X10Y24 SLICE_X10Y25 SLICE_X10Y26 SLICE_X10Y27 SLICE_X10Y5 SLICE_X10Y6 SLICE_X10Y7 SLICE_X10Y8 SLICE_X10Y9 SLICE_X11Y10 SLICE_X11Y11 SLICE_X11Y12 SLICE_X11Y13 SLICE_X11Y14 SLICE_X11Y15 SLICE_X11Y16 SLICE_X11Y17 SLICE_X11Y18 SLICE_X11Y19 SLICE_X11Y20 SLICE_X11Y21 SLICE_X11Y22 SLICE_X11Y23 SLICE_X11Y24 SLICE_X11Y25 SLICE_X11Y26 SLICE_X11Y27 SLICE_X11Y5 SLICE_X11Y6 SLICE_X11Y7 SLICE_X11Y8 SLICE_X11Y9 SLICE_X12Y10 SLICE_X12Y11 SLICE_X12Y12 SLICE_X12Y13 SLICE_X12Y14 SLICE_X12Y15 SLICE_X12Y16 SLICE_X12Y17 SLICE_X12Y18 SLICE_X12Y19 SLICE_X12Y20 SLICE_X12Y21 SLICE_X12Y22 SLICE_X12Y23 SLICE_X12Y24 SLICE_X12Y25 SLICE_X12Y26 SLICE_X12Y27 SLICE_X12Y5 SLICE_X12Y6 SLICE_X12Y7 SLICE_X12Y8 SLICE_X12Y9 SLICE_X13Y10 SLICE_X13Y11 SLICE_X13Y12 SLICE_X13Y13 SLICE_X13Y14 SLICE_X13Y15 SLICE_X13Y16 SLICE_X13Y17 SLICE_X13Y18 SLICE_X13Y19 SLICE_X13Y20 SLICE_X13Y21 SLICE_X13Y22 SLICE_X13Y23 SLICE_X13Y24 SLICE_X13Y25 SLICE_X13Y26 SLICE_X13Y27 SLICE_X13Y5 SLICE_X13Y6 SLICE_X13Y7 SLICE_X13Y8 SLICE_X13Y9 SLICE_X14Y10 SLICE_X14Y11 SLICE_X14Y12 SLICE_X14Y13 SLICE_X14Y14 SLICE_X14Y15 SLICE_X14Y16 SLICE_X14Y17 SLICE_X14Y18 SLICE_X14Y19 SLICE_X14Y20 SLICE_X14Y21 SLICE_X14Y22 SLICE_X14Y23 SLICE_X14Y24 SLICE_X14Y25 SLICE_X14Y26 SLICE_X14Y27 SLICE_X14Y5 SLICE_X14Y6 SLICE_X14Y7 SLICE_X14Y8 SLICE_X14Y9 SLICE_X15Y10 SLICE_X15Y11 SLICE_X15Y12 SLICE_X15Y13 SLICE_X15Y14 SLICE_X15Y15 SLICE_X15Y16 SLICE_X15Y17 SLICE_X15Y18 SLICE_X15Y19 SLICE_X15Y20 SLICE_X15Y21 SLICE_X15Y22 SLICE_X15Y23 SLICE_X15Y24 SLICE_X15Y25 SLICE_X15Y26 SLICE_X15Y27 SLICE_X15Y5 SLICE_X15Y6 SLICE_X15Y7 SLICE_X15Y8 SLICE_X15Y9 SLICE_X16Y10 SLICE_X16Y11 SLICE_X16Y12 SLICE_X16Y13 SLICE_X16Y14 SLICE_X16Y15 SLICE_X16Y16 SLICE_X16Y17 SLICE_X16Y18 SLICE_X16Y19 SLICE_X16Y20 SLICE_X16Y21 SLICE_X16Y22 SLICE_X16Y23 SLICE_X16Y24 SLICE_X16Y25 SLICE_X16Y26 SLICE_X16Y27 SLICE_X16Y5 SLICE_X16Y6 SLICE_X16Y7 SLICE_X16Y8 SLICE_X16Y9 SLICE_X17Y10 SLICE_X17Y11 SLICE_X17Y12 SLICE_X17Y13 SLICE_X17Y14 SLICE_X17Y15 SLICE_X17Y16 SLICE_X17Y17 SLICE_X17Y18 SLICE_X17Y19 SLICE_X17Y20 SLICE_X17Y21 SLICE_X17Y22 SLICE_X17Y23 SLICE_X17Y24 SLICE_X17Y25 SLICE_X17Y26 SLICE_X17Y27 SLICE_X17Y5 SLICE_X17Y6 SLICE_X17Y7 SLICE_X17Y8 SLICE_X17Y9 SLICE_X2Y10 SLICE_X2Y11 SLICE_X2Y12 SLICE_X2Y13 SLICE_X2Y14 SLICE_X2Y15 SLICE_X2Y16 SLICE_X2Y17 SLICE_X2Y18 SLICE_X2Y19 SLICE_X2Y20 SLICE_X2Y21 SLICE_X2Y22 SLICE_X2Y23 SLICE_X2Y24 SLICE_X2Y25 SLICE_X2Y26 SLICE_X2Y27 SLICE_X2Y5 SLICE_X2Y6 SLICE_X2Y7 SLICE_X2Y8 SLICE_X2Y9 SLICE_X3Y10 SLICE_X3Y11 SLICE_X3Y12 SLICE_X3Y13 SLICE_X3Y14 SLICE_X3Y15 SLICE_X3Y16 SLICE_X3Y17 SLICE_X3Y18 SLICE_X3Y19 SLICE_X3Y20 SLICE_X3Y21 SLICE_X3Y22 SLICE_X3Y23 SLICE_X3Y24 SLICE_X3Y25 SLICE_X3Y26 SLICE_X3Y27 SLICE_X3Y5 SLICE_X3Y6 SLICE_X3Y7 SLICE_X3Y8 SLICE_X3Y9 SLICE_X4Y10 SLICE_X4Y11 SLICE_X4Y12 SLICE_X4Y13 SLICE_X4Y14 SLICE_X4Y15 SLICE_X4Y16 SLICE_X4Y17 SLICE_X4Y18 SLICE_X4Y19 SLICE_X4Y20 SLICE_X4Y21 SLICE_X4Y22 SLICE_X4Y23 SLICE_X4Y24 SLICE_X4Y25 SLICE_X4Y26 SLICE_X4Y27 SLICE_X4Y5 SLICE_X4Y6 SLICE_X4Y7 SLICE_X4Y8 SLICE_X4Y9 SLICE_X5Y10 SLICE_X5Y11 SLICE_X5Y12 SLICE_X5Y13 SLICE_X5Y14 SLICE_X5Y15 SLICE_X5Y16 SLICE_X5Y17 SLICE_X5Y18 SLICE_X5Y19 SLICE_X5Y20 SLICE_X5Y21 SLICE_X5Y22 SLICE_X5Y23 SLICE_X5Y24 SLICE_X5Y25 SLICE_X5Y26 SLICE_X5Y27 SLICE_X5Y5 SLICE_X5Y6 SLICE_X5Y7 SLICE_X5Y8 SLICE_X5Y9 SLICE_X6Y10 SLICE_X6Y11 SLICE_X6Y12 SLICE_X6Y13 SLICE_X6Y14 SLICE_X6Y15 SLICE_X6Y16 SLICE_X6Y17 SLICE_X6Y18 SLICE_X6Y19 SLICE_X6Y20 SLICE_X6Y21 SLICE_X6Y22 SLICE_X6Y23 SLICE_X6Y24 SLICE_X6Y25 SLICE_X6Y26 SLICE_X6Y27 SLICE_X6Y5 SLICE_X6Y6 SLICE_X6Y7 SLICE_X6Y8 SLICE_X6Y9 SLICE_X7Y10 SLICE_X7Y11 SLICE_X7Y12 SLICE_X7Y13 SLICE_X7Y14 SLICE_X7Y15 SLICE_X7Y16 SLICE_X7Y17 SLICE_X7Y18 SLICE_X7Y19 SLICE_X7Y20 SLICE_X7Y21 SLICE_X7Y22 SLICE_X7Y23 SLICE_X7Y24 SLICE_X7Y25 SLICE_X7Y26 SLICE_X7Y27 SLICE_X7Y5 SLICE_X7Y6 SLICE_X7Y7 SLICE_X7Y8 SLICE_X7Y9 SLICE_X8Y10 SLICE_X8Y11 SLICE_X8Y12 SLICE_X8Y13 SLICE_X8Y14 SLICE_X8Y15 SLICE_X8Y16 SLICE_X8Y17 SLICE_X8Y18 SLICE_X8Y19 SLICE_X8Y20 SLICE_X8Y21 SLICE_X8Y22 SLICE_X8Y23 SLICE_X8Y24 SLICE_X8Y25 SLICE_X8Y26 SLICE_X8Y27 SLICE_X8Y5 SLICE_X8Y6 SLICE_X8Y7 SLICE_X8Y8 SLICE_X8Y9 SLICE_X9Y10 SLICE_X9Y11 SLICE_X9Y12 SLICE_X9Y13 SLICE_X9Y14 SLICE_X9Y15 SLICE_X9Y16 SLICE_X9Y17 SLICE_X9Y18 SLICE_X9Y19 SLICE_X9Y20 SLICE_X9Y21 SLICE_X9Y22 SLICE_X9Y23 SLICE_X9Y24 SLICE_X9Y25 SLICE_X9Y26 SLICE_X9Y27 SLICE_X9Y5 SLICE_X9Y6 SLICE_X9Y7 SLICE_X9Y8 SLICE_X9Y9

####################################################
# Cells
FSM_sequential_wbw_phase[0]_i_1 - 
nets: {FSM_sequential_wbw_phase[0]_i_1_n_0 FSM_sequential_wbw_phase[0]_i_1/O}, {wbw_phase_reg[1] FSM_sequential_wbw_phase[0]_i_1/I0}, {wbw_phase_reg[0] FSM_sequential_wbw_phase[0]_i_1/I1}, {p_0_in4_out FSM_sequential_wbw_phase[0]_i_1/I2}, {wbwf_state_reg_n_0_[1] FSM_sequential_wbw_phase[0]_i_1/I3}, {wbwf_state_reg_n_0_[0] FSM_sequential_wbw_phase[0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hCC31CC00, 
LOC: SLICE_X8Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

FSM_sequential_wbw_phase[1]_i_1 - 
nets: {FSM_sequential_wbw_phase[1]_i_1_n_0 FSM_sequential_wbw_phase[1]_i_1/O}, {wbw_phase_reg[1] FSM_sequential_wbw_phase[1]_i_1/I0}, {wbw_phase_reg[0] FSM_sequential_wbw_phase[1]_i_1/I1}, {wbwf_state_reg_n_0_[1] FSM_sequential_wbw_phase[1]_i_1/I2}, {wbwf_state_reg_n_0_[0] FSM_sequential_wbw_phase[1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'hA6A0, 
LOC: SLICE_X8Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

FSM_sequential_wbw_phase_reg[0] - 
nets: {wbw_phase_reg[0] FSM_sequential_wbw_phase_reg[0]/Q}, {clk FSM_sequential_wbw_phase_reg[0]/C}, {<const1> FSM_sequential_wbw_phase_reg[0]/CE}, {FSM_sequential_wbw_phase[0]_i_1_n_0 FSM_sequential_wbw_phase_reg[0]/D}, {wb_reset_o FSM_sequential_wbw_phase_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X8Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

FSM_sequential_wbw_phase_reg[1] - 
nets: {wbw_phase_reg[1] FSM_sequential_wbw_phase_reg[1]/Q}, {clk FSM_sequential_wbw_phase_reg[1]/C}, {<const1> FSM_sequential_wbw_phase_reg[1]/CE}, {FSM_sequential_wbw_phase[1]_i_1_n_0 FSM_sequential_wbw_phase_reg[1]/D}, {wb_reset_o FSM_sequential_wbw_phase_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
KEEP: yes, 
LOC: SLICE_X8Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

ad[0]_INST_0 - 
nets: {ad[0] ad[0]_INST_0/O}, {data_reg_n_0_[0] ad[0]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[0]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[10]_INST_0 - 
nets: {ad[10] ad[10]_INST_0/O}, {p_9_in ad[10]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[10]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[11]_INST_0 - 
nets: {ad[11] ad[11]_INST_0/O}, {p_10_in ad[11]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[11]_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[12]_INST_0 - 
nets: {ad[12] ad[12]_INST_0/O}, {p_16_in ad[12]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[12]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[13]_INST_0 - 
nets: {ad[13] ad[13]_INST_0/O}, {p_15_in ad[13]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[13]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[14]_INST_0 - 
nets: {ad[14] ad[14]_INST_0/O}, {p_13_in ad[14]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[14]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[15]_INST_0 - 
nets: {ad[15] ad[15]_INST_0/O}, {p_14_in ad[15]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[15]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[16]_INST_0 - 
nets: {ad[16] ad[16]_INST_0/O}, {p_20_in ad[16]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[16]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[17]_INST_0 - 
nets: {ad[17] ad[17]_INST_0/O}, {p_19_in ad[17]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[17]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[18]_INST_0 - 
nets: {ad[18] ad[18]_INST_0/O}, {p_17_in ad[18]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[18]_INST_0/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[19]_INST_0 - 
nets: {ad[19] ad[19]_INST_0/O}, {p_18_in ad[19]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[19]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[1]_INST_0 - 
nets: {ad[1] ad[1]_INST_0/O}, {p_2_in__0 ad[1]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[1]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[20]_INST_0 - 
nets: {ad[20] ad[20]_INST_0/O}, {p_24_in ad[20]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[20]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[21]_INST_0 - 
nets: {ad[21] ad[21]_INST_0/O}, {p_23_in ad[21]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[21]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[22]_INST_0 - 
nets: {ad[22] ad[22]_INST_0/O}, {p_21_in ad[22]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[22]_INST_0/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[23]_INST_0 - 
nets: {ad[23] ad[23]_INST_0/O}, {p_22_in ad[23]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[23]_INST_0/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[24]_INST_0 - 
nets: {ad[24] ad[24]_INST_0/O}, {p_28_in ad[24]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[24]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[25]_INST_0 - 
nets: {ad[25] ad[25]_INST_0/O}, {p_27_in ad[25]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[25]_INST_0/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[26]_INST_0 - 
nets: {ad[26] ad[26]_INST_0/O}, {p_25_in ad[26]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[26]_INST_0/I1}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[27]_INST_0 - 
nets: {ad[27] ad[27]_INST_0/O}, {p_26_in ad[27]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[27]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[28]_INST_0 - 
nets: {ad[28] ad[28]_INST_0/O}, {p_31_in ad[28]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[28]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[29]_INST_0 - 
nets: {ad[29] ad[29]_INST_0/O}, {p_30_in ad[29]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[29]_INST_0/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[2]_INST_0 - 
nets: {ad[2] ad[2]_INST_0/O}, {data_reg_n_0_[2] ad[2]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[2]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[30]_INST_0 - 
nets: {ad[30] ad[30]_INST_0/O}, {p_29_in ad[30]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[30]_INST_0/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[31]_INST_0 - 
nets: {ad[31] ad[31]_INST_0/O}, {data_reg_n_0_[31] ad[31]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[31]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[31]_INST_0_i_1 - 
nets: {ad[31]_INST_0_i_1_n_0 ad[31]_INST_0_i_1/O}, {enable_reg_n_0_[0] ad[31]_INST_0_i_1/I0}, {enable_reg_n_0_[1] ad[31]_INST_0_i_1/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X11Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[3]_INST_0 - 
nets: {ad[3] ad[3]_INST_0/O}, {data_reg_n_0_[3] ad[3]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[3]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[4]_INST_0 - 
nets: {ad[4] ad[4]_INST_0/O}, {p_8_in ad[4]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[4]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[5]_INST_0 - 
nets: {ad[5] ad[5]_INST_0/O}, {p_7_in ad[5]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[5]_INST_0/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[6]_INST_0 - 
nets: {ad[6] ad[6]_INST_0/O}, {p_5_in ad[6]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[6]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[7]_INST_0 - 
nets: {ad[7] ad[7]_INST_0/O}, {p_6_in ad[7]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[7]_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[8]_INST_0 - 
nets: {ad[8] ad[8]_INST_0/O}, {p_12_in ad[8]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[8]_INST_0/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

ad[9]_INST_0 - 
nets: {ad[9] ad[9]_INST_0/O}, {p_11_in ad[9]_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 ad[9]_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

address[0]_i_1 - 
nets: {address[0]_i_1_n_0 address[0]_i_1/O}, {ad[2] address[0]_i_1/I0}, {state_reg_n_0_[2] address[0]_i_1/I1}, {address_reg_n_0_[0] address[0]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h2E, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

address[1]_i_1 - 
nets: {address[1]_i_1_n_0 address[1]_i_1/O}, {address_reg_n_0_[0] address[1]_i_1/I0}, {address_reg_n_0_[1] address[1]_i_1/I1}, {state_reg_n_0_[2] address[1]_i_1/I2}, {ad[3] address[1]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h6F60, 
LOC: SLICE_X10Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

address[2]_i_1 - 
nets: {address[2]_i_1_n_0 address[2]_i_1/O}, {address_reg_n_0_[2] address[2]_i_1/I0}, {address_reg_n_0_[1] address[2]_i_1/I1}, {address_reg_n_0_[0] address[2]_i_1/I2}, {state_reg_n_0_[2] address[2]_i_1/I3}, {ad[4] address[2]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h6AFF6A00, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

address[3]_i_1 - 
nets: {address[3]_i_1_n_0 address[3]_i_1/O}, {address_reg_n_0_[3] address[3]_i_1/I0}, {address_reg_n_0_[2] address[3]_i_1/I1}, {address_reg_n_0_[0] address[3]_i_1/I2}, {address_reg_n_0_[1] address[3]_i_1/I3}, {state_reg_n_0_[2] address[3]_i_1/I4}, {ad[5] address[3]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h6AAAFFFF6AAA0000, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

address[4]_i_1 - 
nets: {address[4]_i_1_n_0 address[4]_i_1/O}, {state_reg_n_0_[2] address[4]_i_1/I0}, {ad[6] address[4]_i_1/I1}, {address[4]_i_2_n_0 address[4]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'hE4, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

address[4]_i_2 - 
nets: {address[4]_i_2_n_0 address[4]_i_2/O}, {address_reg_n_0_[4] address[4]_i_2/I0}, {address_reg_n_0_[1] address[4]_i_2/I1}, {address_reg_n_0_[0] address[4]_i_2/I2}, {address_reg_n_0_[2] address[4]_i_2/I3}, {address_reg_n_0_[3] address[4]_i_2/I4}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 32'h6AAAAAAA, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

address[5]_i_1 - 
nets: {address address[5]_i_1/O}, {address[5]_i_3_n_0 address[5]_i_1/I0}, {reset address[5]_i_1/I1}, {state_reg_n_0_[2] address[5]_i_1/I2}, {state_reg_n_0_[1] address[5]_i_1/I3}, {frame address[5]_i_1/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h80808088, 
LOC: SLICE_X10Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

address[5]_i_2 - 
nets: {address[5]_i_2_n_0 address[5]_i_2/O}, {state_reg_n_0_[2] address[5]_i_2/I0}, {ad[7] address[5]_i_2/I1}, {address[5]_i_4_n_0 address[5]_i_2/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hE4, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

address[5]_i_3 - 
nets: {address[5]_i_3_n_0 address[5]_i_3/O}, {trdy address[5]_i_3/I0}, {state_reg_n_0_[2] address[5]_i_3/I1}, {state_reg_n_0_[0] address[5]_i_3/I2}, {irdy address[5]_i_3/I3}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 16'h0BCF, 
LOC: SLICE_X10Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

address[5]_i_4 - 
nets: {address[5]_i_4_n_0 address[5]_i_4/O}, {address_reg_n_0_[5] address[5]_i_4/I0}, {address_reg_n_0_[4] address[5]_i_4/I1}, {address_reg_n_0_[3] address[5]_i_4/I2}, {address_reg_n_0_[2] address[5]_i_4/I3}, {address_reg_n_0_[0] address[5]_i_4/I4}, {address_reg_n_0_[1] address[5]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h6AAAAAAAAAAAAAAA, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

address_reg[0] - 
nets: {address_reg_n_0_[0] address_reg[0]/Q}, {clk address_reg[0]/C}, {address address_reg[0]/CE}, {address[0]_i_1_n_0 address_reg[0]/D}, {<const0> address_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

address_reg[1] - 
nets: {address_reg_n_0_[1] address_reg[1]/Q}, {clk address_reg[1]/C}, {address address_reg[1]/CE}, {address[1]_i_1_n_0 address_reg[1]/D}, {<const0> address_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

address_reg[2] - 
nets: {address_reg_n_0_[2] address_reg[2]/Q}, {clk address_reg[2]/C}, {address address_reg[2]/CE}, {address[2]_i_1_n_0 address_reg[2]/D}, {<const0> address_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

address_reg[3] - 
nets: {address_reg_n_0_[3] address_reg[3]/Q}, {clk address_reg[3]/C}, {address address_reg[3]/CE}, {address[3]_i_1_n_0 address_reg[3]/D}, {<const0> address_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

address_reg[4] - 
nets: {address_reg_n_0_[4] address_reg[4]/Q}, {clk address_reg[4]/C}, {address address_reg[4]/CE}, {address[4]_i_1_n_0 address_reg[4]/D}, {<const0> address_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

address_reg[5] - 
nets: {address_reg_n_0_[5] address_reg[5]/Q}, {clk address_reg[5]/C}, {address address_reg[5]/CE}, {address[5]_i_2_n_0 address_reg[5]/D}, {<const0> address_reg[5]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

arb_start_i_1 - 
nets: {arb_start_i_1_n_0 arb_start_i_1/O}, {arb_start_i_2_n_0 arb_start_i_1/I0}, {arb_start_i_3_n_0 arb_start_i_1/I1}, {arb_start_i_4_n_0 arb_start_i_1/I2}, {arb_start_i_5_n_0 arb_start_i_1/I3}, {address[5]_i_3_n_0 arb_start_i_1/I4}, {arb_start_reg_n_0 arb_start_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hEFEEEFEFE0EEE0E0, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

arb_start_i_2 - 
nets: {arb_start_i_2_n_0 arb_start_i_2/O}, {state_reg_n_0_[1] arb_start_i_2/I0}, {state_reg_n_0_[2] arb_start_i_2/I1}, {state[2]_i_7_n_0 arb_start_i_2/I2}, {state[2]_i_6_n_0 arb_start_i_2/I3}, {state[2]_i_5_n_0 arb_start_i_2/I4}, {state[2]_i_4_n_0 arb_start_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000001, 
LOC: SLICE_X8Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

arb_start_i_3 - 
nets: {arb_start_i_3_n_0 arb_start_i_3/O}, {state_reg_n_0_[1] arb_start_i_3/I0}, {irdy arb_start_i_3/I1}, {state_reg_n_0_[0] arb_start_i_3/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h80, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

arb_start_i_4 - 
nets: {arb_start_i_4_n_0 arb_start_i_4/O}, {state_reg_n_0_[2] arb_start_i_4/I0}, {state_reg_n_0_[1] arb_start_i_4/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

arb_start_i_5 - 
nets: {arb_start_i_5_n_0 arb_start_i_5/O}, {state[2]_i_4_n_0 arb_start_i_5/I0}, {state[2]_i_5_n_0 arb_start_i_5/I1}, {state[2]_i_6_n_0 arb_start_i_5/I2}, {state[2]_i_7_n_0 arb_start_i_5/I3}, {frame arb_start_i_5/I4}, {state_reg_n_0_[1] arb_start_i_5/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000000FFFFFFFE, 
LOC: SLICE_X9Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

arb_start_reg - 
nets: {arb_start_reg_n_0 arb_start_reg/Q}, {clk arb_start_reg/C}, {<const1> arb_start_reg/CE}, {arb_start_i_1_n_0 arb_start_reg/D}, {wb_reset_o arb_start_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

arb_state_i_1 - 
nets: {arb_state_i_1_n_0 arb_state_i_1/O}, {arb_stop arb_state_i_1/I0}, {arb_start_reg_n_0 arb_state_i_1/I1}, {arb_state arb_state_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h5C, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

arb_state_reg - 
nets: {arb_state arb_state_reg/Q}, {clk arb_state_reg/C}, {<const1> arb_state_reg/CE}, {arb_state_i_1_n_0 arb_state_reg/D}, {wb_reset_o arb_state_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

arb_stop_i_1 - 
nets: {arb_stop_i_1_n_0 arb_stop_i_1/O}, {arb_stop_i_2_n_0 arb_stop_i_1/I0}, {wbwf_state_reg_n_0_[0] arb_stop_i_1/I1}, {wbwf_state_reg_n_0_[1] arb_stop_i_1/I2}, {wbr_phase[0] arb_stop_i_1/I3}, {wbr_phase[1] arb_stop_i_1/I4}, {arb_stop arb_stop_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFCFCFCFCC8080808, 
LOC: SLICE_X8Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

arb_stop_i_2 - 
nets: {arb_stop_i_2_n_0 arb_stop_i_2/O}, {wbw_phase_reg[0] arb_stop_i_2/I0}, {wbw_phase_reg[1] arb_stop_i_2/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

arb_stop_reg - 
nets: {arb_stop arb_stop_reg/Q}, {clk arb_stop_reg/C}, {<const1> arb_stop_reg/CE}, {arb_stop_i_1_n_0 arb_stop_reg/D}, {wb_reset_o arb_stop_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr[7]_i_1 - 
nets: {baseaddr[7]_i_1_n_0 baseaddr[7]_i_1/O}, {baseaddr[7]_i_2_n_0 baseaddr[7]_i_1/I0}, {address_reg_n_0_[3] baseaddr[7]_i_1/I1}, {state_reg_n_0_[2] baseaddr[7]_i_1/I2}, {irdy baseaddr[7]_i_1/I3}, {address_reg_n_0_[4] baseaddr[7]_i_1/I4}, {address_reg_n_0_[1] baseaddr[7]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000020, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

baseaddr[7]_i_2 - 
nets: {baseaddr[7]_i_2_n_0 baseaddr[7]_i_2/O}, {state_reg_n_0_[1] baseaddr[7]_i_2/I0}, {address_reg_n_0_[5] baseaddr[7]_i_2/I1}, {state_reg_n_0_[0] baseaddr[7]_i_2/I2}, {address_reg_n_0_[0] baseaddr[7]_i_2/I3}, {address_reg_n_0_[2] baseaddr[7]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00200000, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

baseaddr_reg[0] - 
nets: {baseaddr[0] baseaddr_reg[0]/Q}, {clk baseaddr_reg[0]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[0]/CE}, {ad[24] baseaddr_reg[0]/D}, {wb_reset_o baseaddr_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr_reg[1] - 
nets: {baseaddr[1] baseaddr_reg[1]/Q}, {clk baseaddr_reg[1]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[1]/CE}, {ad[25] baseaddr_reg[1]/D}, {wb_reset_o baseaddr_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr_reg[2] - 
nets: {baseaddr[2] baseaddr_reg[2]/Q}, {clk baseaddr_reg[2]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[2]/CE}, {ad[26] baseaddr_reg[2]/D}, {wb_reset_o baseaddr_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr_reg[3] - 
nets: {baseaddr[3] baseaddr_reg[3]/Q}, {clk baseaddr_reg[3]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[3]/CE}, {ad[27] baseaddr_reg[3]/D}, {wb_reset_o baseaddr_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr_reg[4] - 
nets: {baseaddr[4] baseaddr_reg[4]/Q}, {clk baseaddr_reg[4]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[4]/CE}, {ad[28] baseaddr_reg[4]/D}, {wb_reset_o baseaddr_reg[4]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr_reg[5] - 
nets: {baseaddr[5] baseaddr_reg[5]/Q}, {clk baseaddr_reg[5]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[5]/CE}, {ad[29] baseaddr_reg[5]/D}, {wb_reset_o baseaddr_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr_reg[6] - 
nets: {baseaddr[6] baseaddr_reg[6]/Q}, {clk baseaddr_reg[6]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[6]/CE}, {ad[30] baseaddr_reg[6]/D}, {wb_reset_o baseaddr_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

baseaddr_reg[7] - 
nets: {baseaddr[7] baseaddr_reg[7]/Q}, {clk baseaddr_reg[7]/C}, {baseaddr[7]_i_1_n_0 baseaddr_reg[7]/CE}, {ad[31] baseaddr_reg[7]/D}, {wb_reset_o baseaddr_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data[0]_i_1 - 
nets: {data[0]_i_1_n_0 data[0]_i_1/O}, {data[0]_i_2_n_0 data[0]_i_1/I0}, {data[26]_i_2_n_0 data[0]_i_1/I1}, {data[31]_i_6_n_0 data[0]_i_1/I2}, {data[0]_i_3_n_0 data[0]_i_1/I3}, {pci_read_reg[0] data[0]_i_1/I4}, {state_reg_n_0_[1] data[0]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h11F111F1FFFF11F1, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[0]_i_2 - 
nets: {data[0]_i_2_n_0 data[0]_i_2/O}, {baseaddr[0] data[0]_i_2/I0}, {data[22]_i_3_n_0 data[0]_i_2/I1}, {data2[0] data[0]_i_2/I2}, {data[31]_i_7_n_0 data[0]_i_2/I3}, {data[22]_i_2_n_0 data[0]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h0DCCDDCC, 
LOC: SLICE_X11Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[0]_i_3 - 
nets: {data[0]_i_3_n_0 data[0]_i_3/O}, {data[22]_i_2_n_0 data[0]_i_3/I0}, {user_command_reg[0] data[0]_i_3/I1}, {data[22]_i_3_n_0 data[0]_i_3/I2}, {failed_addr_reg__0[0] data[0]_i_3/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[10]_i_1 - 
nets: {data[10]_i_1_n_0 data[10]_i_1/O}, {data[10]_i_2_n_0 data[10]_i_1/I0}, {data[31]_i_6_n_0 data[10]_i_1/I1}, {data[10]_i_3_n_0 data[10]_i_1/I2}, {state_reg_n_0_[1] data[10]_i_1/I3}, {pci_read_reg[10] data[10]_i_1/I4}, {data[10]_i_4_n_0 data[10]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFF4FFF4F4, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[10]_i_2 - 
nets: {data[10]_i_2_n_0 data[10]_i_2/O}, {data[22]_i_2_n_0 data[10]_i_2/I0}, {user_command_reg[10] data[10]_i_2/I1}, {data[22]_i_3_n_0 data[10]_i_2/I2}, {failed_addr_reg__0[10] data[10]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[10]_i_3 - 
nets: {data[10]_i_3_n_0 data[10]_i_3/O}, {address_reg_n_0_[5] data[10]_i_3/I0}, {state_reg_n_0_[1] data[10]_i_3/I1}, {data[31]_i_7_n_0 data[10]_i_3/I2}, {data[31]_i_9_n_0 data[10]_i_3/I3}, {data[31]_i_8_n_0 data[10]_i_3/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00004000, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[10]_i_4 - 
nets: {data[10]_i_4_n_0 data[10]_i_4/O}, {data[31]_i_7_n_0 data[10]_i_4/I0}, {data[31]_i_8_n_0 data[10]_i_4/I1}, {p_2_in[10] data[10]_i_4/I2}, {data[31]_i_9_n_0 data[10]_i_4/I3}, {int_line[7]_i_3_n_0 data[10]_i_4/I4}, {data[26]_i_6_n_0 data[10]_i_4/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000004000, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[11]_i_1 - 
nets: {data[11]_i_1_n_0 data[11]_i_1/O}, {data[22]_i_2_n_0 data[11]_i_1/I0}, {user_command_reg[11] data[11]_i_1/I1}, {data[22]_i_3_n_0 data[11]_i_1/I2}, {failed_addr_reg__0[11] data[11]_i_1/I3}, {data[31]_i_6_n_0 data[11]_i_1/I4}, {data[11]_i_2_n_0 data[11]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[11]_i_2 - 
nets: {data[11]_i_2_n_0 data[11]_i_2/O}, {data[31]_i_8_n_0 data[11]_i_2/I0}, {data[31]_i_9_n_0 data[11]_i_2/I1}, {data[31]_i_7_n_0 data[11]_i_2/I2}, {address_reg_n_0_[5] data[11]_i_2/I3}, {state_reg_n_0_[1] data[11]_i_2/I4}, {pci_read_reg[11] data[11]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400000, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[12]_i_1 - 
nets: {data[12]_i_1_n_0 data[12]_i_1/O}, {data[22]_i_2_n_0 data[12]_i_1/I0}, {user_command_reg[12] data[12]_i_1/I1}, {data[22]_i_3_n_0 data[12]_i_1/I2}, {failed_addr_reg__0[12] data[12]_i_1/I3}, {data[31]_i_6_n_0 data[12]_i_1/I4}, {data[12]_i_2_n_0 data[12]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[12]_i_2 - 
nets: {data[12]_i_2_n_0 data[12]_i_2/O}, {pci_read_reg[12] data[12]_i_2/I0}, {data[26]_i_6_n_0 data[12]_i_2/I1}, {address_reg_n_0_[5] data[12]_i_2/I2}, {state_reg_n_0_[1] data[12]_i_2/I3}, {data[31]_i_9_n_0 data[12]_i_2/I4}, {data[31]_i_8_n_0 data[12]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h00AA00AA03AA00AA, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[13]_i_1 - 
nets: {data[13]_i_1_n_0 data[13]_i_1/O}, {data[22]_i_2_n_0 data[13]_i_1/I0}, {user_command_reg[13] data[13]_i_1/I1}, {data[22]_i_3_n_0 data[13]_i_1/I2}, {failed_addr_reg__0[13] data[13]_i_1/I3}, {data[31]_i_6_n_0 data[13]_i_1/I4}, {data[13]_i_2_n_0 data[13]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[13]_i_2 - 
nets: {data[13]_i_2_n_0 data[13]_i_2/O}, {data[31]_i_8_n_0 data[13]_i_2/I0}, {data[31]_i_9_n_0 data[13]_i_2/I1}, {data[31]_i_7_n_0 data[13]_i_2/I2}, {address_reg_n_0_[5] data[13]_i_2/I3}, {state_reg_n_0_[1] data[13]_i_2/I4}, {pci_read_reg[13] data[13]_i_2/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400000, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[14]_i_1 - 
nets: {data[14]_i_1_n_0 data[14]_i_1/O}, {state_reg_n_0_[1] data[14]_i_1/I0}, {pci_read_reg[14] data[14]_i_1/I1}, {data[14]_i_2_n_0 data[14]_i_1/I2}, {data[22]_i_3_n_0 data[14]_i_1/I3}, {failed_addr_reg__0[14] data[14]_i_1/I4}, {data[31]_i_6_n_0 data[14]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4FFF4F4F44444444, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[14]_i_2 - 
nets: {data[14]_i_2_n_0 data[14]_i_2/O}, {user_command_reg[14] data[14]_i_2/I0}, {address_reg_n_0_[2] data[14]_i_2/I1}, {address_reg_n_0_[4] data[14]_i_2/I2}, {address_reg_n_0_[1] data[14]_i_2/I3}, {address_reg_n_0_[0] data[14]_i_2/I4}, {address_reg_n_0_[3] data[14]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFD7FFF, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[15]_i_1 - 
nets: {data[15]_i_1_n_0 data[15]_i_1/O}, {data[22]_i_2_n_0 data[15]_i_1/I0}, {user_command_reg[15] data[15]_i_1/I1}, {data[22]_i_3_n_0 data[15]_i_1/I2}, {failed_addr_reg__0[15] data[15]_i_1/I3}, {data[31]_i_6_n_0 data[15]_i_1/I4}, {data[15]_i_2_n_0 data[15]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[15]_i_2 - 
nets: {data[15]_i_2_n_0 data[15]_i_2/O}, {data[31]_i_8_n_0 data[15]_i_2/I0}, {data[31]_i_9_n_0 data[15]_i_2/I1}, {data[31]_i_7_n_0 data[15]_i_2/I2}, {address_reg_n_0_[5] data[15]_i_2/I3}, {state_reg_n_0_[1] data[15]_i_2/I4}, {pci_read_reg[15] data[15]_i_2/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400000, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[16]_i_1 - 
nets: {data[16]_i_1_n_0 data[16]_i_1/O}, {data[22]_i_2_n_0 data[16]_i_1/I0}, {user_command_reg[16] data[16]_i_1/I1}, {data[22]_i_3_n_0 data[16]_i_1/I2}, {failed_addr_reg__0[16] data[16]_i_1/I3}, {data[31]_i_6_n_0 data[16]_i_1/I4}, {data[16]_i_2_n_0 data[16]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[16]_i_2 - 
nets: {data[16]_i_2_n_0 data[16]_i_2/O}, {pci_read_reg[16] data[16]_i_2/I0}, {data[31]_i_8_n_0 data[16]_i_2/I1}, {data[31]_i_9_n_0 data[16]_i_2/I2}, {data[31]_i_7_n_0 data[16]_i_2/I3}, {state_reg_n_0_[1] data[16]_i_2/I4}, {address_reg_n_0_[5] data[16]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000AAAA3000AAAA, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[17]_i_1 - 
nets: {data[17]_i_1_n_0 data[17]_i_1/O}, {state_reg_n_0_[1] data[17]_i_1/I0}, {pci_read_reg[17] data[17]_i_1/I1}, {data[17]_i_2_n_0 data[17]_i_1/I2}, {data[22]_i_3_n_0 data[17]_i_1/I3}, {failed_addr_reg__0[17] data[17]_i_1/I4}, {data[31]_i_6_n_0 data[17]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4FFF4F4F44444444, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[17]_i_2 - 
nets: {data[17]_i_2_n_0 data[17]_i_2/O}, {user_command_reg[17] data[17]_i_2/I0}, {address_reg_n_0_[2] data[17]_i_2/I1}, {address_reg_n_0_[4] data[17]_i_2/I2}, {address_reg_n_0_[1] data[17]_i_2/I3}, {address_reg_n_0_[0] data[17]_i_2/I4}, {address_reg_n_0_[3] data[17]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFD7FFF, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[18]_i_1 - 
nets: {data[18]_i_1_n_0 data[18]_i_1/O}, {state_reg_n_0_[1] data[18]_i_1/I0}, {pci_read_reg[18] data[18]_i_1/I1}, {data[18]_i_2_n_0 data[18]_i_1/I2}, {data[22]_i_3_n_0 data[18]_i_1/I3}, {failed_addr_reg__0[18] data[18]_i_1/I4}, {data[31]_i_6_n_0 data[18]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4FFF4F4F44444444, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[18]_i_2 - 
nets: {data[18]_i_2_n_0 data[18]_i_2/O}, {user_command_reg[18] data[18]_i_2/I0}, {address_reg_n_0_[2] data[18]_i_2/I1}, {address_reg_n_0_[4] data[18]_i_2/I2}, {address_reg_n_0_[1] data[18]_i_2/I3}, {address_reg_n_0_[0] data[18]_i_2/I4}, {address_reg_n_0_[3] data[18]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFD7FFF, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[19]_i_1 - 
nets: {data[19]_i_1_n_0 data[19]_i_1/O}, {state_reg_n_0_[1] data[19]_i_1/I0}, {pci_read_reg[19] data[19]_i_1/I1}, {data[31]_i_6_n_0 data[19]_i_1/I2}, {data[19]_i_2_n_0 data[19]_i_1/I3}, {data[19]_i_3_n_0 data[19]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFF44444, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[19]_i_2 - 
nets: {data[19]_i_2_n_0 data[19]_i_2/O}, {data[31]_i_7_n_0 data[19]_i_2/I0}, {data[31]_i_8_n_0 data[19]_i_2/I1}, {data[31]_i_9_n_0 data[19]_i_2/I2}, {state_reg_n_0_[1] data[19]_i_2/I3}, {address_reg_n_0_[5] data[19]_i_2/I4}, {wb_irq data[19]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000400000000000, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[19]_i_3 - 
nets: {data[19]_i_3_n_0 data[19]_i_3/O}, {data[22]_i_3_n_0 data[19]_i_3/I0}, {failed_addr_reg__0[19] data[19]_i_3/I1}, {user_command_reg[19] data[19]_i_3/I2}, {data[22]_i_2_n_0 data[19]_i_3/I3}, {data[26]_i_6_n_0 data[19]_i_3/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'hF444FFFF, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[1]_i_1 - 
nets: {data[1]_i_1_n_0 data[1]_i_1/O}, {pci_read_reg[1] data[1]_i_1/I0}, {data[1]_i_2_n_0 data[1]_i_1/I1}, {data[1]_i_3_n_0 data[1]_i_1/I2}, {address_reg_n_0_[5] data[1]_i_1/I3}, {state_reg_n_0_[1] data[1]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h00F3AAAA, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[1]_i_2 - 
nets: {data[1]_i_2_n_0 data[1]_i_2/O}, {data[31]_i_7_n_0 data[1]_i_2/I0}, {data[31]_i_8_n_0 data[1]_i_2/I1}, {baseaddr[1] data[1]_i_2/I2}, {data[31]_i_9_n_0 data[1]_i_2/I3}, {data2[1] data[1]_i_2/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h55DFFFDF, 
LOC: SLICE_X9Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[1]_i_3 - 
nets: {data[1]_i_3_n_0 data[1]_i_3/O}, {user_command_reg[1] data[1]_i_3/I0}, {data[31]_i_9_n_0 data[1]_i_3/I1}, {failed_addr_reg__0[1] data[1]_i_3/I2}, {data[31]_i_8_n_0 data[1]_i_3/I3}, {data[26]_i_6_n_0 data[1]_i_3/I4}, {data[1]_i_4_n_0 data[1]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h8830FFFF88300000, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[1]_i_4 - 
nets: {data[1]_i_4_n_0 data[1]_i_4/O}, {p_2_in[1] data[1]_i_4/I0}, {address_reg_n_0_[4] data[1]_i_4/I1}, {address_reg_n_0_[3] data[1]_i_4/I2}, {address_reg_n_0_[1] data[1]_i_4/I3}, {address_reg_n_0_[0] data[1]_i_4/I4}, {address_reg_n_0_[2] data[1]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h000C080030020003, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[20]_i_1 - 
nets: {data[20]_i_1_n_0 data[20]_i_1/O}, {state_reg_n_0_[1] data[20]_i_1/I0}, {pci_read_reg[20] data[20]_i_1/I1}, {data[20]_i_2_n_0 data[20]_i_1/I2}, {data[22]_i_3_n_0 data[20]_i_1/I3}, {failed_addr_reg__0[20] data[20]_i_1/I4}, {data[31]_i_6_n_0 data[20]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4FFF4F4F44444444, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[20]_i_2 - 
nets: {data[20]_i_2_n_0 data[20]_i_2/O}, {user_command_reg[20] data[20]_i_2/I0}, {address_reg_n_0_[2] data[20]_i_2/I1}, {address_reg_n_0_[4] data[20]_i_2/I2}, {address_reg_n_0_[1] data[20]_i_2/I3}, {address_reg_n_0_[0] data[20]_i_2/I4}, {address_reg_n_0_[3] data[20]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFD7FFF, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[21]_i_1 - 
nets: {data[21]_i_1_n_0 data[21]_i_1/O}, {state_reg_n_0_[1] data[21]_i_1/I0}, {pci_read_reg[21] data[21]_i_1/I1}, {data[21]_i_2_n_0 data[21]_i_1/I2}, {data[22]_i_3_n_0 data[21]_i_1/I3}, {failed_addr_reg__0[21] data[21]_i_1/I4}, {data[31]_i_6_n_0 data[21]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h4FFF4F4F44444444, 
LOC: SLICE_X14Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[21]_i_2 - 
nets: {data[21]_i_2_n_0 data[21]_i_2/O}, {user_command_reg[21] data[21]_i_2/I0}, {address_reg_n_0_[2] data[21]_i_2/I1}, {address_reg_n_0_[4] data[21]_i_2/I2}, {address_reg_n_0_[1] data[21]_i_2/I3}, {address_reg_n_0_[0] data[21]_i_2/I4}, {address_reg_n_0_[3] data[21]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hF7FFFFFFFFFD7FFF, 
LOC: SLICE_X14Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[22]_i_1 - 
nets: {data[22]_i_1_n_0 data[22]_i_1/O}, {data[22]_i_2_n_0 data[22]_i_1/I0}, {user_command_reg[22] data[22]_i_1/I1}, {data[22]_i_3_n_0 data[22]_i_1/I2}, {failed_addr_reg__0[22] data[22]_i_1/I3}, {data[31]_i_6_n_0 data[22]_i_1/I4}, {data[22]_i_4_n_0 data[22]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X14Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[22]_i_2 - 
nets: {data[22]_i_2_n_0 data[22]_i_2/O}, {address_reg_n_0_[3] data[22]_i_2/I0}, {address_reg_n_0_[0] data[22]_i_2/I1}, {address_reg_n_0_[1] data[22]_i_2/I2}, {address_reg_n_0_[4] data[22]_i_2/I3}, {address_reg_n_0_[2] data[22]_i_2/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h10800004, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[22]_i_3 - 
nets: {data[22]_i_3_n_0 data[22]_i_3/O}, {address_reg_n_0_[2] data[22]_i_3/I0}, {address_reg_n_0_[4] data[22]_i_3/I1}, {address_reg_n_0_[1] data[22]_i_3/I2}, {address_reg_n_0_[0] data[22]_i_3/I3}, {address_reg_n_0_[3] data[22]_i_3/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFF7FEB, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[22]_i_4 - 
nets: {data[22]_i_4_n_0 data[22]_i_4/O}, {pci_read_reg[22] data[22]_i_4/I0}, {data[22]_i_5_n_0 data[22]_i_4/I1}, {data[31]_i_9_n_0 data[22]_i_4/I2}, {data[26]_i_6_n_0 data[22]_i_4/I3}, {address_reg_n_0_[5] data[22]_i_4/I4}, {state_reg_n_0_[1] data[22]_i_4/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h00000003AAAAAAAA, 
LOC: SLICE_X15Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[22]_i_5 - 
nets: {data[22]_i_5_n_0 data[22]_i_5/O}, {data4[22] data[22]_i_5/I0}, {address_reg_n_0_[3] data[22]_i_5/I1}, {address_reg_n_0_[0] data[22]_i_5/I2}, {address_reg_n_0_[1] data[22]_i_5/I3}, {address_reg_n_0_[4] data[22]_i_5/I4}, {address_reg_n_0_[2] data[22]_i_5/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFD7FFFFFFFFFFF, 
LOC: SLICE_X15Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[23]_i_1 - 
nets: {data[23]_i_1_n_0 data[23]_i_1/O}, {data[23]_i_2_n_0 data[23]_i_1/I0}, {data[31]_i_6_n_0 data[23]_i_1/I1}, {data[23]_i_3_n_0 data[23]_i_1/I2}, {pci_read_reg[23] data[23]_i_1/I3}, {state_reg_n_0_[1] data[23]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4F4FFF4, 
LOC: SLICE_X16Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[23]_i_2 - 
nets: {data[23]_i_2_n_0 data[23]_i_2/O}, {user_command_reg[23] data[23]_i_2/I0}, {data[31]_i_9_n_0 data[23]_i_2/I1}, {data[31]_i_8_n_0 data[23]_i_2/I2}, {failed_addr_reg__0[23] data[23]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h7C7F, 
LOC: SLICE_X16Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[23]_i_3 - 
nets: {data[23]_i_3_n_0 data[23]_i_3/O}, {data[31]_i_9_n_0 data[23]_i_3/I0}, {data[26]_i_6_n_0 data[23]_i_3/I1}, {int_line[7]_i_3_n_0 data[23]_i_3/I2}, {data4[23] data[23]_i_3/I3}, {data[31]_i_7_n_0 data[23]_i_3/I4}, {data[31]_i_8_n_0 data[23]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0100000000000101, 
LOC: SLICE_X16Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[24]_i_1 - 
nets: {data[24]_i_1_n_0 data[24]_i_1/O}, {data[24]_i_2_n_0 data[24]_i_1/I0}, {data[31]_i_3_n_0 data[24]_i_1/I1}, {data[31]_i_6_n_0 data[24]_i_1/I2}, {data[24]_i_3_n_0 data[24]_i_1/I3}, {pci_read_reg[24] data[24]_i_1/I4}, {state_reg_n_0_[1] data[24]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h44F444F4FFFF44F4, 
LOC: SLICE_X8Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[24]_i_2 - 
nets: {data[24]_i_2_n_0 data[24]_i_2/O}, {data[31]_i_9_n_0 data[24]_i_2/I0}, {data[31]_i_8_n_0 data[24]_i_2/I1}, {baseaddr[0] data[24]_i_2/I2}, {data4[24] data[24]_i_2/I3}, {data[31]_i_7_n_0 data[24]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h00FF0D0D, 
LOC: SLICE_X8Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[24]_i_3 - 
nets: {data[24]_i_3_n_0 data[24]_i_3/O}, {data[22]_i_2_n_0 data[24]_i_3/I0}, {user_command_reg[24] data[24]_i_3/I1}, {data[22]_i_3_n_0 data[24]_i_3/I2}, {failed_addr_reg__0[24] data[24]_i_3/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[25]_i_1 - 
nets: {data[25]_i_1_n_0 data[25]_i_1/O}, {data[25]_i_2_n_0 data[25]_i_1/I0}, {data[31]_i_6_n_0 data[25]_i_1/I1}, {data[25]_i_3_n_0 data[25]_i_1/I2}, {data[25]_i_4_n_0 data[25]_i_1/I3}, {pci_read_reg[25] data[25]_i_1/I4}, {state_reg_n_0_[1] data[25]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h44F444F4FFFF44F4, 
LOC: SLICE_X8Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[25]_i_2 - 
nets: {data[25]_i_2_n_0 data[25]_i_2/O}, {user_command_reg[25] data[25]_i_2/I0}, {data[31]_i_9_n_0 data[25]_i_2/I1}, {data[31]_i_8_n_0 data[25]_i_2/I2}, {failed_addr_reg__0[25] data[25]_i_2/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h7C7F, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[25]_i_3 - 
nets: {data[25]_i_3_n_0 data[25]_i_3/O}, {int_line[7]_i_3_n_0 data[25]_i_3/I0}, {address_reg_n_0_[0] data[25]_i_3/I1}, {address_reg_n_0_[1] data[25]_i_3/I2}, {address_reg_n_0_[3] data[25]_i_3/I3}, {address_reg_n_0_[4] data[25]_i_3/I4}, {address_reg_n_0_[2] data[25]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0001000100000010, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[25]_i_4 - 
nets: {data[25]_i_4_n_0 data[25]_i_4/O}, {baseaddr[1] data[25]_i_4/I0}, {data[31]_i_8_n_0 data[25]_i_4/I1}, {data4[25] data[25]_i_4/I2}, {data[31]_i_7_n_0 data[25]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0F44, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[26]_i_1 - 
nets: {data[26]_i_1_n_0 data[26]_i_1/O}, {data[26]_i_2_n_0 data[26]_i_1/I0}, {data[26]_i_3_n_0 data[26]_i_1/I1}, {data[26]_i_4_n_0 data[26]_i_1/I2}, {data[26]_i_5_n_0 data[26]_i_1/I3}, {pci_read_reg[26] data[26]_i_1/I4}, {state_reg_n_0_[1] data[26]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFF10FF10FFFFFF10, 
LOC: SLICE_X12Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[26]_i_2 - 
nets: {data[26]_i_2_n_0 data[26]_i_2/O}, {int_line[7]_i_3_n_0 data[26]_i_2/I0}, {address_reg_n_0_[3] data[26]_i_2/I1}, {address_reg_n_0_[1] data[26]_i_2/I2}, {address_reg_n_0_[4] data[26]_i_2/I3}, {address_reg_n_0_[0] data[26]_i_2/I4}, {address_reg_n_0_[2] data[26]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFBFFEFEFFBEFEEE, 
LOC: SLICE_X12Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[26]_i_3 - 
nets: {data[26]_i_3_n_0 data[26]_i_3/O}, {baseaddr[2] data[26]_i_3/I0}, {address_reg_n_0_[3] data[26]_i_3/I1}, {address_reg_n_0_[0] data[26]_i_3/I2}, {address_reg_n_0_[1] data[26]_i_3/I3}, {address_reg_n_0_[4] data[26]_i_3/I4}, {address_reg_n_0_[2] data[26]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h4744155555541474, 
LOC: SLICE_X12Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[26]_i_4 - 
nets: {data[26]_i_4_n_0 data[26]_i_4/O}, {address_reg_n_0_[2] data[26]_i_4/I0}, {data4[26] data[26]_i_4/I1}, {address_reg_n_0_[4] data[26]_i_4/I2}, {address_reg_n_0_[3] data[26]_i_4/I3}, {address_reg_n_0_[1] data[26]_i_4/I4}, {address_reg_n_0_[0] data[26]_i_4/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hF0FFFFFFFFFFFF8F, 
LOC: SLICE_X12Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[26]_i_5 - 
nets: {data[26]_i_5_n_0 data[26]_i_5/O}, {int_line[7]_i_3_n_0 data[26]_i_5/I0}, {data[26]_i_6_n_0 data[26]_i_5/I1}, {failed_addr_reg__0[26] data[26]_i_5/I2}, {data[22]_i_3_n_0 data[26]_i_5/I3}, {user_command_reg[26] data[26]_i_5/I4}, {data[22]_i_2_n_0 data[26]_i_5/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'h4444004000400040, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[26]_i_6 - 
nets: {data[26]_i_6_n_0 data[26]_i_6/O}, {address_reg_n_0_[2] data[26]_i_6/I0}, {address_reg_n_0_[0] data[26]_i_6/I1}, {address_reg_n_0_[4] data[26]_i_6/I2}, {address_reg_n_0_[1] data[26]_i_6/I3}, {address_reg_n_0_[3] data[26]_i_6/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'hF3FFFEC8, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[27]_i_1 - 
nets: {data[27]_i_1_n_0 data[27]_i_1/O}, {data[27]_i_2_n_0 data[27]_i_1/I0}, {data[31]_i_6_n_0 data[27]_i_1/I1}, {data[30]_i_4_n_0 data[27]_i_1/I2}, {data[27]_i_3_n_0 data[27]_i_1/I3}, {pci_read_reg[27] data[27]_i_1/I4}, {state_reg_n_0_[1] data[27]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF444F444FFFFF444, 
LOC: SLICE_X10Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[27]_i_2 - 
nets: {data[27]_i_2_n_0 data[27]_i_2/O}, {data[22]_i_2_n_0 data[27]_i_2/I0}, {user_command_reg[27] data[27]_i_2/I1}, {data[22]_i_3_n_0 data[27]_i_2/I2}, {failed_addr_reg__0[27] data[27]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[27]_i_3 - 
nets: {data[27]_i_3_n_0 data[27]_i_3/O}, {data4[27] data[27]_i_3/I0}, {address_reg_n_0_[0] data[27]_i_3/I1}, {address_reg_n_0_[1] data[27]_i_3/I2}, {address_reg_n_0_[3] data[27]_i_3/I3}, {address_reg_n_0_[4] data[27]_i_3/I4}, {baseaddr[3] data[27]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFEBFFF00028000, 
LOC: SLICE_X10Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[28]_i_1 - 
nets: {data[28]_i_1_n_0 data[28]_i_1/O}, {data[28]_i_2_n_0 data[28]_i_1/I0}, {data[31]_i_3_n_0 data[28]_i_1/I1}, {data[31]_i_6_n_0 data[28]_i_1/I2}, {data[28]_i_3_n_0 data[28]_i_1/I3}, {pci_read_reg[28] data[28]_i_1/I4}, {state_reg_n_0_[1] data[28]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h44F444F4FFFF44F4, 
LOC: SLICE_X9Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[28]_i_2 - 
nets: {data[28]_i_2_n_0 data[28]_i_2/O}, {data[31]_i_9_n_0 data[28]_i_2/I0}, {data[31]_i_8_n_0 data[28]_i_2/I1}, {baseaddr[4] data[28]_i_2/I2}, {data4[28] data[28]_i_2/I3}, {data[31]_i_7_n_0 data[28]_i_2/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00FF0D0D, 
LOC: SLICE_X9Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[28]_i_3 - 
nets: {data[28]_i_3_n_0 data[28]_i_3/O}, {data[22]_i_2_n_0 data[28]_i_3/I0}, {user_command_reg[28] data[28]_i_3/I1}, {data[22]_i_3_n_0 data[28]_i_3/I2}, {failed_addr_reg__0[28] data[28]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[29]_i_1 - 
nets: {data[29]_i_1_n_0 data[29]_i_1/O}, {data[29]_i_2_n_0 data[29]_i_1/I0}, {data[31]_i_6_n_0 data[29]_i_1/I1}, {data[30]_i_4_n_0 data[29]_i_1/I2}, {data[29]_i_3_n_0 data[29]_i_1/I3}, {pci_read_reg[29] data[29]_i_1/I4}, {state_reg_n_0_[1] data[29]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF444F444FFFFF444, 
LOC: SLICE_X10Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[29]_i_2 - 
nets: {data[29]_i_2_n_0 data[29]_i_2/O}, {data[22]_i_2_n_0 data[29]_i_2/I0}, {user_command_reg[29] data[29]_i_2/I1}, {data[22]_i_3_n_0 data[29]_i_2/I2}, {failed_addr_reg__0[29] data[29]_i_2/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[29]_i_3 - 
nets: {data[29]_i_3_n_0 data[29]_i_3/O}, {data4[29] data[29]_i_3/I0}, {address_reg_n_0_[0] data[29]_i_3/I1}, {address_reg_n_0_[1] data[29]_i_3/I2}, {address_reg_n_0_[3] data[29]_i_3/I3}, {address_reg_n_0_[4] data[29]_i_3/I4}, {baseaddr[5] data[29]_i_3/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'hFFFEBFFF00028000, 
LOC: SLICE_X10Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[2]_i_1 - 
nets: {data[2]_i_1_n_0 data[2]_i_1/O}, {data[2]_i_2_n_0 data[2]_i_1/I0}, {data[26]_i_2_n_0 data[2]_i_1/I1}, {data[31]_i_6_n_0 data[2]_i_1/I2}, {data[2]_i_3_n_0 data[2]_i_1/I3}, {pci_read_reg[2] data[2]_i_1/I4}, {state_reg_n_0_[1] data[2]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h11F111F1FFFF11F1, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[2]_i_2 - 
nets: {data[2]_i_2_n_0 data[2]_i_2/O}, {data2[2] data[2]_i_2/I0}, {baseaddr[2] data[2]_i_2/I1}, {data[31]_i_7_n_0 data[2]_i_2/I2}, {data[31]_i_8_n_0 data[2]_i_2/I3}, {data[31]_i_9_n_0 data[2]_i_2/I4}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 32'h5F00FF3F, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[2]_i_3 - 
nets: {data[2]_i_3_n_0 data[2]_i_3/O}, {data[22]_i_2_n_0 data[2]_i_3/I0}, {user_command_reg[2] data[2]_i_3/I1}, {data[22]_i_3_n_0 data[2]_i_3/I2}, {failed_addr_reg__0[2] data[2]_i_3/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[30]_i_1 - 
nets: {data[30]_i_1_n_0 data[30]_i_1/O}, {data[30]_i_2_n_0 data[30]_i_1/I0}, {data[31]_i_6_n_0 data[30]_i_1/I1}, {data[30]_i_3_n_0 data[30]_i_1/I2}, {data[30]_i_4_n_0 data[30]_i_1/I3}, {pci_read_reg[30] data[30]_i_1/I4}, {state_reg_n_0_[1] data[30]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hF444F444FFFFF444, 
LOC: SLICE_X11Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[30]_i_2 - 
nets: {data[30]_i_2_n_0 data[30]_i_2/O}, {data[22]_i_2_n_0 data[30]_i_2/I0}, {user_command_reg[30] data[30]_i_2/I1}, {data[22]_i_3_n_0 data[30]_i_2/I2}, {failed_addr_reg__0[30] data[30]_i_2/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[30]_i_3 - 
nets: {data[30]_i_3_n_0 data[30]_i_3/O}, {data4[30] data[30]_i_3/I0}, {address_reg_n_0_[0] data[30]_i_3/I1}, {address_reg_n_0_[1] data[30]_i_3/I2}, {address_reg_n_0_[3] data[30]_i_3/I3}, {address_reg_n_0_[4] data[30]_i_3/I4}, {baseaddr[6] data[30]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFEBFFF00028000, 
LOC: SLICE_X11Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[30]_i_4 - 
nets: {data[30]_i_4_n_0 data[30]_i_4/O}, {address_reg_n_0_[2] data[30]_i_4/I0}, {address_reg_n_0_[0] data[30]_i_4/I1}, {address_reg_n_0_[1] data[30]_i_4/I2}, {address_reg_n_0_[3] data[30]_i_4/I3}, {int_line[7]_i_3_n_0 data[30]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h00000002, 
LOC: SLICE_X11Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[31]_i_1 - 
nets: {data data[31]_i_1/O}, {state_reg_n_0_[0] data[31]_i_1/I0}, {state_reg_n_0_[2] data[31]_i_1/I1}, {reset data[31]_i_1/I2}, {irdy data[31]_i_1/I3}, {trdy data[31]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h40400040, 
LOC: SLICE_X8Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[31]_i_2 - 
nets: {data[31]_i_2_n_0 data[31]_i_2/O}, {data[31]_i_3_n_0 data[31]_i_2/I0}, {data[31]_i_4_n_0 data[31]_i_2/I1}, {data[31]_i_5_n_0 data[31]_i_2/I2}, {data[31]_i_6_n_0 data[31]_i_2/I3}, {pci_read_reg[31] data[31]_i_2/I4}, {state_reg_n_0_[1] data[31]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hF888F888FFFFF888, 
LOC: SLICE_X8Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[31]_i_3 - 
nets: {data[31]_i_3_n_0 data[31]_i_3/O}, {address_reg_n_0_[2] data[31]_i_3/I0}, {address_reg_n_0_[0] data[31]_i_3/I1}, {address_reg_n_0_[4] data[31]_i_3/I2}, {address_reg_n_0_[1] data[31]_i_3/I3}, {address_reg_n_0_[3] data[31]_i_3/I4}, {int_line[7]_i_3_n_0 data[31]_i_3/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000023, 
LOC: SLICE_X9Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[31]_i_4 - 
nets: {data[31]_i_4_n_0 data[31]_i_4/O}, {data4[31] data[31]_i_4/I0}, {baseaddr[7] data[31]_i_4/I1}, {data[31]_i_7_n_0 data[31]_i_4/I2}, {data[31]_i_8_n_0 data[31]_i_4/I3}, {data[31]_i_9_n_0 data[31]_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hACAFACAC, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[31]_i_5 - 
nets: {data[31]_i_5_n_0 data[31]_i_5/O}, {user_command_reg[31] data[31]_i_5/I0}, {data[31]_i_9_n_0 data[31]_i_5/I1}, {data[31]_i_8_n_0 data[31]_i_5/I2}, {failed_addr_reg__0[31] data[31]_i_5/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h8380, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[31]_i_6 - 
nets: {data[31]_i_6_n_0 data[31]_i_6/O}, {address_reg_n_0_[3] data[31]_i_6/I0}, {address_reg_n_0_[1] data[31]_i_6/I1}, {address_reg_n_0_[4] data[31]_i_6/I2}, {address_reg_n_0_[0] data[31]_i_6/I3}, {address_reg_n_0_[2] data[31]_i_6/I4}, {int_line[7]_i_3_n_0 data[31]_i_6/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h00000000F7EEF6EA, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[31]_i_7 - 
nets: {data[31]_i_7_n_0 data[31]_i_7/O}, {address_reg_n_0_[0] data[31]_i_7/I0}, {address_reg_n_0_[1] data[31]_i_7/I1}, {address_reg_n_0_[3] data[31]_i_7/I2}, {address_reg_n_0_[4] data[31]_i_7/I3}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 16'h0180, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[31]_i_8 - 
nets: {data[31]_i_8_n_0 data[31]_i_8/O}, {address_reg_n_0_[3] data[31]_i_8/I0}, {address_reg_n_0_[0] data[31]_i_8/I1}, {address_reg_n_0_[1] data[31]_i_8/I2}, {address_reg_n_0_[4] data[31]_i_8/I3}, {address_reg_n_0_[2] data[31]_i_8/I4}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 32'hBBFFFE6E, 
LOC: SLICE_X14Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[31]_i_9 - 
nets: {data[31]_i_9_n_0 data[31]_i_9/O}, {address_reg_n_0_[2] data[31]_i_9/I0}, {address_reg_n_0_[4] data[31]_i_9/I1}, {address_reg_n_0_[0] data[31]_i_9/I2}, {address_reg_n_0_[1] data[31]_i_9/I3}, {address_reg_n_0_[3] data[31]_i_9/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h30000891, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[3]_i_1 - 
nets: {data[3]_i_1_n_0 data[3]_i_1/O}, {data[3]_i_2_n_0 data[3]_i_1/I0}, {data[3]_i_3_n_0 data[3]_i_1/I1}, {data[31]_i_6_n_0 data[3]_i_1/I2}, {data[3]_i_4_n_0 data[3]_i_1/I3}, {pci_read_reg[3] data[3]_i_1/I4}, {state_reg_n_0_[1] data[3]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h44F444F4FFFF44F4, 
LOC: SLICE_X10Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[3]_i_2 - 
nets: {data[3]_i_2_n_0 data[3]_i_2/O}, {data[31]_i_7_n_0 data[3]_i_2/I0}, {state_reg_n_0_[1] data[3]_i_2/I1}, {address_reg_n_0_[5] data[3]_i_2/I2}, {data[26]_i_6_n_0 data[3]_i_2/I3}, {data2[3] data[3]_i_2/I4}, {data[31]_i_8_n_0 data[3]_i_2/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFF7FFFFFFF3FFF3, 
LOC: SLICE_X10Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[3]_i_3 - 
nets: {data[3]_i_3_n_0 data[3]_i_3/O}, {address_reg_n_0_[2] data[3]_i_3/I0}, {address_reg_n_0_[4] data[3]_i_3/I1}, {address_reg_n_0_[3] data[3]_i_3/I2}, {address_reg_n_0_[1] data[3]_i_3/I3}, {address_reg_n_0_[0] data[3]_i_3/I4}, {baseaddr[3] data[3]_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h3009080530090801, 
LOC: SLICE_X10Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[3]_i_4 - 
nets: {data[3]_i_4_n_0 data[3]_i_4/O}, {data[22]_i_2_n_0 data[3]_i_4/I0}, {user_command_reg[3] data[3]_i_4/I1}, {data[22]_i_3_n_0 data[3]_i_4/I2}, {failed_addr_reg__0[3] data[3]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[4]_i_1 - 
nets: {data[4]_i_1_n_0 data[4]_i_1/O}, {data[4]_i_2_n_0 data[4]_i_1/I0}, {data[31]_i_6_n_0 data[4]_i_1/I1}, {data[4]_i_3_n_0 data[4]_i_1/I2}, {pci_read_reg[4] data[4]_i_1/I3}, {state_reg_n_0_[1] data[4]_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hF4F4FFF4, 
LOC: SLICE_X13Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[4]_i_2 - 
nets: {data[4]_i_2_n_0 data[4]_i_2/O}, {data[22]_i_2_n_0 data[4]_i_2/I0}, {user_command_reg[4] data[4]_i_2/I1}, {data[22]_i_3_n_0 data[4]_i_2/I2}, {failed_addr_reg__0[4] data[4]_i_2/I3}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[4]_i_3 - 
nets: {data[4]_i_3_n_0 data[4]_i_3/O}, {int_line[7]_i_3_n_0 data[4]_i_3/I0}, {data[31]_i_7_n_0 data[4]_i_3/I1}, {baseaddr[4] data[4]_i_3/I2}, {data[31]_i_8_n_0 data[4]_i_3/I3}, {data[31]_i_9_n_0 data[4]_i_3/I4}, {data2[4] data[4]_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h4444004000440040, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[5]_i_1 - 
nets: {data[5]_i_1_n_0 data[5]_i_1/O}, {data[5]_i_2_n_0 data[5]_i_1/I0}, {data[31]_i_6_n_0 data[5]_i_1/I1}, {pci_read_reg[5] data[5]_i_1/I2}, {state_reg_n_0_[1] data[5]_i_1/I3}, {data[5]_i_3_n_0 data[5]_i_1/I4}, {data[5]_i_4_n_0 data[5]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h44F444F4FFFF44F4, 
LOC: SLICE_X15Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[5]_i_2 - 
nets: {data[5]_i_2_n_0 data[5]_i_2/O}, {data[22]_i_2_n_0 data[5]_i_2/I0}, {user_command_reg[5] data[5]_i_2/I1}, {data[22]_i_3_n_0 data[5]_i_2/I2}, {failed_addr_reg__0[5] data[5]_i_2/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[5]_i_3 - 
nets: {data[5]_i_3_n_0 data[5]_i_3/O}, {address_reg_n_0_[2] data[5]_i_3/I0}, {address_reg_n_0_[4] data[5]_i_3/I1}, {address_reg_n_0_[3] data[5]_i_3/I2}, {address_reg_n_0_[1] data[5]_i_3/I3}, {address_reg_n_0_[0] data[5]_i_3/I4}, {baseaddr[5] data[5]_i_3/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h3009080530090801, 
LOC: SLICE_X12Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[5]_i_4 - 
nets: {data[5]_i_4_n_0 data[5]_i_4/O}, {data[31]_i_7_n_0 data[5]_i_4/I0}, {state_reg_n_0_[1] data[5]_i_4/I1}, {address_reg_n_0_[5] data[5]_i_4/I2}, {data[26]_i_6_n_0 data[5]_i_4/I3}, {data2[5] data[5]_i_4/I4}, {data[31]_i_8_n_0 data[5]_i_4/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hFFF7FFFFFFF3FFF3, 
LOC: SLICE_X15Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[6]_i_1 - 
nets: {data[6]_i_1_n_0 data[6]_i_1/O}, {data[6]_i_2_n_0 data[6]_i_1/I0}, {data[26]_i_2_n_0 data[6]_i_1/I1}, {data[6]_i_3_n_0 data[6]_i_1/I2}, {data[6]_i_4_n_0 data[6]_i_1/I3}, {pci_read_reg[6] data[6]_i_1/I4}, {state_reg_n_0_[1] data[6]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'hFF10FF10FFFFFF10, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[6]_i_2 - 
nets: {data[6]_i_2_n_0 data[6]_i_2/O}, {address_reg_n_0_[3] data[6]_i_2/I0}, {address_reg_n_0_[1] data[6]_i_2/I1}, {address_reg_n_0_[0] data[6]_i_2/I2}, {address_reg_n_0_[4] data[6]_i_2/I3}, {address_reg_n_0_[2] data[6]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'hEE7FFE7E, 
LOC: SLICE_X13Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[6]_i_3 - 
nets: {data[6]_i_3_n_0 data[6]_i_3/O}, {data2[6] data[6]_i_3/I0}, {data[31]_i_7_n_0 data[6]_i_3/I1}, {baseaddr[6] data[6]_i_3/I2}, {data[31]_i_8_n_0 data[6]_i_3/I3}, {data[31]_i_9_n_0 data[6]_i_3/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'hBB3333F3, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[6]_i_4 - 
nets: {data[6]_i_4_n_0 data[6]_i_4/O}, {int_line[7]_i_3_n_0 data[6]_i_4/I0}, {data[26]_i_6_n_0 data[6]_i_4/I1}, {failed_addr_reg__0[6] data[6]_i_4/I2}, {data[22]_i_3_n_0 data[6]_i_4/I3}, {user_command_reg[6] data[6]_i_4/I4}, {data[22]_i_2_n_0 data[6]_i_4/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h4444004000400040, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[7]_i_1 - 
nets: {data[7]_i_1_n_0 data[7]_i_1/O}, {data[7]_i_2_n_0 data[7]_i_1/I0}, {data[7]_i_3_n_0 data[7]_i_1/I1}, {data[31]_i_6_n_0 data[7]_i_1/I2}, {data[7]_i_4_n_0 data[7]_i_1/I3}, {pci_read_reg[7] data[7]_i_1/I4}, {state_reg_n_0_[1] data[7]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h44F444F4FFFF44F4, 
LOC: SLICE_X14Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[7]_i_2 - 
nets: {data[7]_i_2_n_0 data[7]_i_2/O}, {data2[7] data[7]_i_2/I0}, {data[31]_i_8_n_0 data[7]_i_2/I1}, {data[31]_i_7_n_0 data[7]_i_2/I2}, {state_reg_n_0_[1] data[7]_i_2/I3}, {address_reg_n_0_[5] data[7]_i_2/I4}, {data[26]_i_6_n_0 data[7]_i_2/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFF4CFF, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[7]_i_3 - 
nets: {data[7]_i_3_n_0 data[7]_i_3/O}, {address_reg_n_0_[2] data[7]_i_3/I0}, {address_reg_n_0_[4] data[7]_i_3/I1}, {address_reg_n_0_[3] data[7]_i_3/I2}, {address_reg_n_0_[1] data[7]_i_3/I3}, {address_reg_n_0_[0] data[7]_i_3/I4}, {baseaddr[7] data[7]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h3009080530090801, 
LOC: SLICE_X12Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[7]_i_4 - 
nets: {data[7]_i_4_n_0 data[7]_i_4/O}, {data[22]_i_2_n_0 data[7]_i_4/I0}, {user_command_reg[7] data[7]_i_4/I1}, {data[22]_i_3_n_0 data[7]_i_4/I2}, {failed_addr_reg__0[7] data[7]_i_4/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h7077, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

data[8]_i_1 - 
nets: {data[8]_i_1_n_0 data[8]_i_1/O}, {data[22]_i_2_n_0 data[8]_i_1/I0}, {user_command_reg[8] data[8]_i_1/I1}, {data[22]_i_3_n_0 data[8]_i_1/I2}, {failed_addr_reg__0[8] data[8]_i_1/I3}, {data[31]_i_6_n_0 data[8]_i_1/I4}, {data[8]_i_2_n_0 data[8]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[8]_i_2 - 
nets: {data[8]_i_2_n_0 data[8]_i_2/O}, {pci_read_reg[8] data[8]_i_2/I0}, {data[26]_i_6_n_0 data[8]_i_2/I1}, {address_reg_n_0_[5] data[8]_i_2/I2}, {state_reg_n_0_[1] data[8]_i_2/I3}, {data[31]_i_9_n_0 data[8]_i_2/I4}, {data[8]_i_3_n_0 data[8]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h03AA00AA00AA00AA, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[8]_i_3 - 
nets: {data[8]_i_3_n_0 data[8]_i_3/O}, {address_reg_n_0_[2] data[8]_i_3/I0}, {address_reg_n_0_[4] data[8]_i_3/I1}, {address_reg_n_0_[1] data[8]_i_3/I2}, {address_reg_n_0_[0] data[8]_i_3/I3}, {address_reg_n_0_[3] data[8]_i_3/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h20000008, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

data[9]_i_1 - 
nets: {data[9]_i_1_n_0 data[9]_i_1/O}, {data[22]_i_2_n_0 data[9]_i_1/I0}, {user_command_reg[9] data[9]_i_1/I1}, {data[22]_i_3_n_0 data[9]_i_1/I2}, {failed_addr_reg__0[9] data[9]_i_1/I3}, {data[31]_i_6_n_0 data[9]_i_1/I4}, {data[9]_i_2_n_0 data[9]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF8F880000, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data[9]_i_2 - 
nets: {data[9]_i_2_n_0 data[9]_i_2/O}, {data[31]_i_8_n_0 data[9]_i_2/I0}, {data[31]_i_9_n_0 data[9]_i_2/I1}, {data[31]_i_7_n_0 data[9]_i_2/I2}, {address_reg_n_0_[5] data[9]_i_2/I3}, {state_reg_n_0_[1] data[9]_i_2/I4}, {pci_read_reg[9] data[9]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0040FFFF00400000, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

data_reg[0] - 
nets: {data_reg_n_0_[0] data_reg[0]/Q}, {clk data_reg[0]/C}, {data data_reg[0]/CE}, {data[0]_i_1_n_0 data_reg[0]/D}, {<const0> data_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[10] - 
nets: {p_9_in data_reg[10]/Q}, {clk data_reg[10]/C}, {data data_reg[10]/CE}, {data[10]_i_1_n_0 data_reg[10]/D}, {<const0> data_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[11] - 
nets: {p_10_in data_reg[11]/Q}, {clk data_reg[11]/C}, {data data_reg[11]/CE}, {data[11]_i_1_n_0 data_reg[11]/D}, {<const0> data_reg[11]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[12] - 
nets: {p_16_in data_reg[12]/Q}, {clk data_reg[12]/C}, {data data_reg[12]/CE}, {data[12]_i_1_n_0 data_reg[12]/D}, {<const0> data_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[13] - 
nets: {p_15_in data_reg[13]/Q}, {clk data_reg[13]/C}, {data data_reg[13]/CE}, {data[13]_i_1_n_0 data_reg[13]/D}, {<const0> data_reg[13]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[14] - 
nets: {p_13_in data_reg[14]/Q}, {clk data_reg[14]/C}, {data data_reg[14]/CE}, {data[14]_i_1_n_0 data_reg[14]/D}, {<const0> data_reg[14]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[15] - 
nets: {p_14_in data_reg[15]/Q}, {clk data_reg[15]/C}, {data data_reg[15]/CE}, {data[15]_i_1_n_0 data_reg[15]/D}, {<const0> data_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[16] - 
nets: {p_20_in data_reg[16]/Q}, {clk data_reg[16]/C}, {data data_reg[16]/CE}, {data[16]_i_1_n_0 data_reg[16]/D}, {<const0> data_reg[16]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[17] - 
nets: {p_19_in data_reg[17]/Q}, {clk data_reg[17]/C}, {data data_reg[17]/CE}, {data[17]_i_1_n_0 data_reg[17]/D}, {<const0> data_reg[17]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[18] - 
nets: {p_17_in data_reg[18]/Q}, {clk data_reg[18]/C}, {data data_reg[18]/CE}, {data[18]_i_1_n_0 data_reg[18]/D}, {<const0> data_reg[18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[19] - 
nets: {p_18_in data_reg[19]/Q}, {clk data_reg[19]/C}, {data data_reg[19]/CE}, {data[19]_i_1_n_0 data_reg[19]/D}, {<const0> data_reg[19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[1] - 
nets: {p_2_in__0 data_reg[1]/Q}, {clk data_reg[1]/C}, {data data_reg[1]/CE}, {data[1]_i_1_n_0 data_reg[1]/D}, {<const0> data_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[20] - 
nets: {p_24_in data_reg[20]/Q}, {clk data_reg[20]/C}, {data data_reg[20]/CE}, {data[20]_i_1_n_0 data_reg[20]/D}, {<const0> data_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[21] - 
nets: {p_23_in data_reg[21]/Q}, {clk data_reg[21]/C}, {data data_reg[21]/CE}, {data[21]_i_1_n_0 data_reg[21]/D}, {<const0> data_reg[21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[22] - 
nets: {p_21_in data_reg[22]/Q}, {clk data_reg[22]/C}, {data data_reg[22]/CE}, {data[22]_i_1_n_0 data_reg[22]/D}, {<const0> data_reg[22]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[23] - 
nets: {p_22_in data_reg[23]/Q}, {clk data_reg[23]/C}, {data data_reg[23]/CE}, {data[23]_i_1_n_0 data_reg[23]/D}, {<const0> data_reg[23]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[24] - 
nets: {p_28_in data_reg[24]/Q}, {clk data_reg[24]/C}, {data data_reg[24]/CE}, {data[24]_i_1_n_0 data_reg[24]/D}, {<const0> data_reg[24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[25] - 
nets: {p_27_in data_reg[25]/Q}, {clk data_reg[25]/C}, {data data_reg[25]/CE}, {data[25]_i_1_n_0 data_reg[25]/D}, {<const0> data_reg[25]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[26] - 
nets: {p_25_in data_reg[26]/Q}, {clk data_reg[26]/C}, {data data_reg[26]/CE}, {data[26]_i_1_n_0 data_reg[26]/D}, {<const0> data_reg[26]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[27] - 
nets: {p_26_in data_reg[27]/Q}, {clk data_reg[27]/C}, {data data_reg[27]/CE}, {data[27]_i_1_n_0 data_reg[27]/D}, {<const0> data_reg[27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[28] - 
nets: {p_31_in data_reg[28]/Q}, {clk data_reg[28]/C}, {data data_reg[28]/CE}, {data[28]_i_1_n_0 data_reg[28]/D}, {<const0> data_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[29] - 
nets: {p_30_in data_reg[29]/Q}, {clk data_reg[29]/C}, {data data_reg[29]/CE}, {data[29]_i_1_n_0 data_reg[29]/D}, {<const0> data_reg[29]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[2] - 
nets: {data_reg_n_0_[2] data_reg[2]/Q}, {clk data_reg[2]/C}, {data data_reg[2]/CE}, {data[2]_i_1_n_0 data_reg[2]/D}, {<const0> data_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[30] - 
nets: {p_29_in data_reg[30]/Q}, {clk data_reg[30]/C}, {data data_reg[30]/CE}, {data[30]_i_1_n_0 data_reg[30]/D}, {<const0> data_reg[30]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[31] - 
nets: {data_reg_n_0_[31] data_reg[31]/Q}, {clk data_reg[31]/C}, {data data_reg[31]/CE}, {data[31]_i_2_n_0 data_reg[31]/D}, {<const0> data_reg[31]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[3] - 
nets: {data_reg_n_0_[3] data_reg[3]/Q}, {clk data_reg[3]/C}, {data data_reg[3]/CE}, {data[3]_i_1_n_0 data_reg[3]/D}, {<const0> data_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[4] - 
nets: {p_8_in data_reg[4]/Q}, {clk data_reg[4]/C}, {data data_reg[4]/CE}, {data[4]_i_1_n_0 data_reg[4]/D}, {<const0> data_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[5] - 
nets: {p_7_in data_reg[5]/Q}, {clk data_reg[5]/C}, {data data_reg[5]/CE}, {data[5]_i_1_n_0 data_reg[5]/D}, {<const0> data_reg[5]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[6] - 
nets: {p_5_in data_reg[6]/Q}, {clk data_reg[6]/C}, {data data_reg[6]/CE}, {data[6]_i_1_n_0 data_reg[6]/D}, {<const0> data_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[7] - 
nets: {p_6_in data_reg[7]/Q}, {clk data_reg[7]/C}, {data data_reg[7]/CE}, {data[7]_i_1_n_0 data_reg[7]/D}, {<const0> data_reg[7]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[8] - 
nets: {p_12_in data_reg[8]/Q}, {clk data_reg[8]/C}, {data data_reg[8]/CE}, {data[8]_i_1_n_0 data_reg[8]/D}, {<const0> data_reg[8]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

data_reg[9] - 
nets: {p_11_in data_reg[9]/Q}, {clk data_reg[9]/C}, {data data_reg[9]/CE}, {data[9]_i_1_n_0 data_reg[9]/D}, {<const0> data_reg[9]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

devsel_INST_0 - 
nets: {devsel devsel_INST_0/O}, {devsel_retimed_reg_n_0 devsel_INST_0/I0}, {devsel_INST_0_i_1_n_0 devsel_INST_0/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X8Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

devsel_INST_0_i_1 - 
nets: {devsel_INST_0_i_1_n_0 devsel_INST_0_i_1/Q}, {clk devsel_INST_0_i_1/C}, {<const1> devsel_INST_0_i_1/CE}, {devsel_INST_0_i_2_n_0 devsel_INST_0_i_1/D}, {<const0> devsel_INST_0_i_1/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b1, 
LOC: SLICE_X8Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

devsel_INST_0_i_2 - 
nets: {devsel_INST_0_i_2_n_0 devsel_INST_0_i_2/O}, {devsel_INST_0_i_3_n_0 devsel_INST_0_i_2/I0}, {state[2]_i_2_n_0 devsel_INST_0_i_2/I1}, {devsel_INST_0_i_4_n_0 devsel_INST_0_i_2/I2}, {devsel_retimed_i_3_n_0 devsel_INST_0_i_2/I3}, {devsel_INST_0_i_1_n_0 devsel_INST_0_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hF4FFF400, 
LOC: SLICE_X8Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

devsel_INST_0_i_3 - 
nets: {devsel_INST_0_i_3_n_0 devsel_INST_0_i_3/O}, {state_reg_n_0_[0] devsel_INST_0_i_3/I0}, {reset devsel_INST_0_i_3/I1}, {frame devsel_INST_0_i_3/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'hFB, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

devsel_INST_0_i_4 - 
nets: {devsel_INST_0_i_4_n_0 devsel_INST_0_i_4/O}, {trdy devsel_INST_0_i_4/I0}, {irdy devsel_INST_0_i_4/I1}, {state_reg_n_0_[2] devsel_INST_0_i_4/I2}, {reset devsel_INST_0_i_4/I3}, {state_reg_n_0_[0] devsel_INST_0_i_4/I4}, {frame devsel_INST_0_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFF00100000000000, 
LOC: SLICE_X8Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

devsel_retimed_i_1 - 
nets: {devsel_retimed_i_1_n_0 devsel_retimed_i_1/O}, {trdy devsel_retimed_i_1/I0}, {irdy devsel_retimed_i_1/I1}, {devsel_retimed_i_2_n_0 devsel_retimed_i_1/I2}, {frame devsel_retimed_i_1/I3}, {devsel_retimed_i_3_n_0 devsel_retimed_i_1/I4}, {devsel_retimed_reg_n_0 devsel_retimed_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h1F00FFFF1F000000, 
LOC: SLICE_X8Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

devsel_retimed_i_2 - 
nets: {devsel_retimed_i_2_n_0 devsel_retimed_i_2/O}, {state_reg_n_0_[2] devsel_retimed_i_2/I0}, {state_reg_n_0_[0] devsel_retimed_i_2/I1}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

devsel_retimed_i_3 - 
nets: {devsel_retimed_i_3_n_0 devsel_retimed_i_3/O}, {frame devsel_retimed_i_3/I0}, {irdy devsel_retimed_i_3/I1}, {trdy devsel_retimed_i_3/I2}, {reset devsel_retimed_i_3/I3}, {state_reg_n_0_[2] devsel_retimed_i_3/I4}, {state_reg_n_0_[0] devsel_retimed_i_3/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h22FF00FF02FFFFFF, 
LOC: SLICE_X8Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

devsel_retimed_reg - 
nets: {devsel_retimed_reg_n_0 devsel_retimed_reg/Q}, {clk devsel_retimed_reg/C}, {<const1> devsel_retimed_reg/CE}, {devsel_retimed_i_1_n_0 devsel_retimed_reg/D}, {<const0> devsel_retimed_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

enable[0]_i_1 - 
nets: {enable[0]_i_1_n_0 enable[0]_i_1/O}, {irdy enable[0]_i_1/I0}, {frame enable[0]_i_1/I1}, {state_reg_n_0_[2] enable[0]_i_1/I2}, {state_reg_n_0_[0] enable[0]_i_1/I3}, {enable_reg_n_0_[0] enable[0]_i_1/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'h4FF040F0, 
LOC: SLICE_X8Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

enable[1]_i_1 - 
nets: {enable[1]_i_1_n_0 enable[1]_i_1/O}, {enable[1]_i_2_n_0 enable[1]_i_1/I0}, {cbe[0] enable[1]_i_1/I1}, {state[2]_i_2_n_0 enable[1]_i_1/I2}, {frame enable[1]_i_1/I3}, {enable[1]_i_3_n_0 enable[1]_i_1/I4}, {enable_reg_n_0_[1] enable[1]_i_1/I5}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 64'hAAEAFFFFAAEA0000, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

enable[1]_i_2 - 
nets: {enable[1]_i_2_n_0 enable[1]_i_2/O}, {state_reg_n_0_[0] enable[1]_i_2/I0}, {state_reg_n_0_[2] enable[1]_i_2/I1}, {irdy enable[1]_i_2/I2}, {frame enable[1]_i_2/I3}, {trdy enable[1]_i_2/I4}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 32'hAAAAAEAA, 
LOC: SLICE_X10Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

enable[1]_i_3 - 
nets: {enable[1]_i_3_n_0 enable[1]_i_3/O}, {state_reg_n_0_[2] enable[1]_i_3/I0}, {state_reg_n_0_[0] enable[1]_i_3/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X8Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

enable_reg[0] - 
nets: {enable_reg_n_0_[0] enable_reg[0]/Q}, {clk enable_reg[0]/C}, {<const1> enable_reg[0]/CE}, {enable[0]_i_1_n_0 enable_reg[0]/D}, {wb_reset_o enable_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

enable_reg[1] - 
nets: {enable_reg_n_0_[1] enable_reg[1]/Q}, {clk enable_reg[1]/C}, {<const1> enable_reg[1]/CE}, {enable[1]_i_1_n_0 enable_reg[1]/D}, {wb_reset_o enable_reg[1]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg[31]_i_1 - 
nets: {failed_addr_reg[31]_i_1_n_0 failed_addr_reg[31]_i_1/O}, {wbwf_state_reg_n_0_[0] failed_addr_reg[31]_i_1/I0}, {wbwf_state_reg_n_0_[1] failed_addr_reg[31]_i_1/I1}, {failed_addr_reg[31]_i_2_n_0 failed_addr_reg[31]_i_1/I2}, {wbw_phase_reg[0] failed_addr_reg[31]_i_1/I3}, {failed_addr_reg[31]_i_3_n_0 failed_addr_reg[31]_i_1/I4}, {wbw_phase_reg[1] failed_addr_reg[31]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hF0F2F0F0F0F0F0F0, 
LOC: SLICE_X12Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

failed_addr_reg[31]_i_2 - 
nets: {failed_addr_reg[31]_i_2_n_0 failed_addr_reg[31]_i_2/O}, {wbw_timeout_count_new[3]_i_3_n_0 failed_addr_reg[31]_i_2/I0}, {wbw_timeout_count_new_reg_n_0_[3] failed_addr_reg[31]_i_2/I1}, {failed_addr_reg[31]_i_4_n_0 failed_addr_reg[31]_i_2/I2}, {wbr_phase[1] failed_addr_reg[31]_i_2/I3}, {wbr_phase[0] failed_addr_reg[31]_i_2/I4}, {p_0_in3_out failed_addr_reg[31]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000400000000000, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

failed_addr_reg[31]_i_3 - 
nets: {failed_addr_reg[31]_i_3_n_0 failed_addr_reg[31]_i_3/O}, {wbw_timeout_count_new_reg_n_0_[3] failed_addr_reg[31]_i_3/I0}, {wbw_timeout_count_new_reg_n_0_[2] failed_addr_reg[31]_i_3/I1}, {wbw_timeout_count_new_reg_n_0_[0] failed_addr_reg[31]_i_3/I2}, {wbw_timeout_count_new_reg_n_0_[1] failed_addr_reg[31]_i_3/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X11Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

failed_addr_reg[31]_i_4 - 
nets: {failed_addr_reg[31]_i_4_n_0 failed_addr_reg[31]_i_4/O}, {wbwf_state_reg_n_0_[0] failed_addr_reg[31]_i_4/I0}, {wbwf_state_reg_n_0_[1] failed_addr_reg[31]_i_4/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

failed_addr_reg_reg[0] - 
nets: {failed_addr_reg__0[0] failed_addr_reg_reg[0]/Q}, {clk failed_addr_reg_reg[0]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[0]/CE}, {fifo_start_wb_addr_rd[0] failed_addr_reg_reg[0]/D}, {wb_reset_o failed_addr_reg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[10] - 
nets: {failed_addr_reg__0[10] failed_addr_reg_reg[10]/Q}, {clk failed_addr_reg_reg[10]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[10]/CE}, {fifo_start_wb_addr_rd[10] failed_addr_reg_reg[10]/D}, {wb_reset_o failed_addr_reg_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[11] - 
nets: {failed_addr_reg__0[11] failed_addr_reg_reg[11]/Q}, {clk failed_addr_reg_reg[11]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[11]/CE}, {fifo_start_wb_addr_rd[11] failed_addr_reg_reg[11]/D}, {wb_reset_o failed_addr_reg_reg[11]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[12] - 
nets: {failed_addr_reg__0[12] failed_addr_reg_reg[12]/Q}, {clk failed_addr_reg_reg[12]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[12]/CE}, {fifo_start_wb_addr_rd[12] failed_addr_reg_reg[12]/D}, {wb_reset_o failed_addr_reg_reg[12]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[13] - 
nets: {failed_addr_reg__0[13] failed_addr_reg_reg[13]/Q}, {clk failed_addr_reg_reg[13]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[13]/CE}, {fifo_start_wb_addr_rd[13] failed_addr_reg_reg[13]/D}, {wb_reset_o failed_addr_reg_reg[13]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[14] - 
nets: {failed_addr_reg__0[14] failed_addr_reg_reg[14]/Q}, {clk failed_addr_reg_reg[14]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[14]/CE}, {fifo_start_wb_addr_rd[14] failed_addr_reg_reg[14]/D}, {wb_reset_o failed_addr_reg_reg[14]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[15] - 
nets: {failed_addr_reg__0[15] failed_addr_reg_reg[15]/Q}, {clk failed_addr_reg_reg[15]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[15]/CE}, {fifo_start_wb_addr_rd[15] failed_addr_reg_reg[15]/D}, {wb_reset_o failed_addr_reg_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[16] - 
nets: {failed_addr_reg__0[16] failed_addr_reg_reg[16]/Q}, {clk failed_addr_reg_reg[16]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[16]/CE}, {fifo_start_wb_addr_rd[16] failed_addr_reg_reg[16]/D}, {wb_reset_o failed_addr_reg_reg[16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[17] - 
nets: {failed_addr_reg__0[17] failed_addr_reg_reg[17]/Q}, {clk failed_addr_reg_reg[17]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[17]/CE}, {fifo_start_wb_addr_rd[17] failed_addr_reg_reg[17]/D}, {wb_reset_o failed_addr_reg_reg[17]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[18] - 
nets: {failed_addr_reg__0[18] failed_addr_reg_reg[18]/Q}, {clk failed_addr_reg_reg[18]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[18]/CE}, {fifo_start_wb_addr_rd[18] failed_addr_reg_reg[18]/D}, {wb_reset_o failed_addr_reg_reg[18]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[19] - 
nets: {failed_addr_reg__0[19] failed_addr_reg_reg[19]/Q}, {clk failed_addr_reg_reg[19]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[19]/CE}, {fifo_start_wb_addr_rd[19] failed_addr_reg_reg[19]/D}, {wb_reset_o failed_addr_reg_reg[19]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[1] - 
nets: {failed_addr_reg__0[1] failed_addr_reg_reg[1]/Q}, {clk failed_addr_reg_reg[1]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[1]/CE}, {fifo_start_wb_addr_rd[1] failed_addr_reg_reg[1]/D}, {wb_reset_o failed_addr_reg_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[20] - 
nets: {failed_addr_reg__0[20] failed_addr_reg_reg[20]/Q}, {clk failed_addr_reg_reg[20]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[20]/CE}, {fifo_start_wb_addr_rd[20] failed_addr_reg_reg[20]/D}, {wb_reset_o failed_addr_reg_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[21] - 
nets: {failed_addr_reg__0[21] failed_addr_reg_reg[21]/Q}, {clk failed_addr_reg_reg[21]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[21]/CE}, {fifo_start_wb_addr_rd[21] failed_addr_reg_reg[21]/D}, {wb_reset_o failed_addr_reg_reg[21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[22] - 
nets: {failed_addr_reg__0[22] failed_addr_reg_reg[22]/Q}, {clk failed_addr_reg_reg[22]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[22]/CE}, {fifo_start_wb_addr_rd[22] failed_addr_reg_reg[22]/D}, {wb_reset_o failed_addr_reg_reg[22]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[23] - 
nets: {failed_addr_reg__0[23] failed_addr_reg_reg[23]/Q}, {clk failed_addr_reg_reg[23]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[23]/CE}, {fifo_start_wb_addr_rd[23] failed_addr_reg_reg[23]/D}, {wb_reset_o failed_addr_reg_reg[23]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[24] - 
nets: {failed_addr_reg__0[24] failed_addr_reg_reg[24]/Q}, {clk failed_addr_reg_reg[24]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[24]/CE}, {fifo_start_wb_addr_rd[24] failed_addr_reg_reg[24]/D}, {wb_reset_o failed_addr_reg_reg[24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[25] - 
nets: {failed_addr_reg__0[25] failed_addr_reg_reg[25]/Q}, {clk failed_addr_reg_reg[25]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[25]/CE}, {fifo_start_wb_addr_rd[25] failed_addr_reg_reg[25]/D}, {wb_reset_o failed_addr_reg_reg[25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[26] - 
nets: {failed_addr_reg__0[26] failed_addr_reg_reg[26]/Q}, {clk failed_addr_reg_reg[26]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[26]/CE}, {fifo_start_wb_addr_rd[26] failed_addr_reg_reg[26]/D}, {wb_reset_o failed_addr_reg_reg[26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[27] - 
nets: {failed_addr_reg__0[27] failed_addr_reg_reg[27]/Q}, {clk failed_addr_reg_reg[27]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[27]/CE}, {fifo_start_wb_addr_rd[27] failed_addr_reg_reg[27]/D}, {wb_reset_o failed_addr_reg_reg[27]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[28] - 
nets: {failed_addr_reg__0[28] failed_addr_reg_reg[28]/Q}, {clk failed_addr_reg_reg[28]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[28]/CE}, {fifo_start_wb_addr_rd[28] failed_addr_reg_reg[28]/D}, {wb_reset_o failed_addr_reg_reg[28]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[29] - 
nets: {failed_addr_reg__0[29] failed_addr_reg_reg[29]/Q}, {clk failed_addr_reg_reg[29]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[29]/CE}, {fifo_start_wb_addr_rd[29] failed_addr_reg_reg[29]/D}, {wb_reset_o failed_addr_reg_reg[29]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[2] - 
nets: {failed_addr_reg__0[2] failed_addr_reg_reg[2]/Q}, {clk failed_addr_reg_reg[2]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[2]/CE}, {fifo_start_wb_addr_rd[2] failed_addr_reg_reg[2]/D}, {wb_reset_o failed_addr_reg_reg[2]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[30] - 
nets: {failed_addr_reg__0[30] failed_addr_reg_reg[30]/Q}, {clk failed_addr_reg_reg[30]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[30]/CE}, {fifo_start_wb_addr_rd[30] failed_addr_reg_reg[30]/D}, {wb_reset_o failed_addr_reg_reg[30]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[31] - 
nets: {failed_addr_reg__0[31] failed_addr_reg_reg[31]/Q}, {clk failed_addr_reg_reg[31]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[31]/CE}, {fifo_start_wb_addr_rd[31] failed_addr_reg_reg[31]/D}, {wb_reset_o failed_addr_reg_reg[31]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[3] - 
nets: {failed_addr_reg__0[3] failed_addr_reg_reg[3]/Q}, {clk failed_addr_reg_reg[3]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[3]/CE}, {fifo_start_wb_addr_rd[3] failed_addr_reg_reg[3]/D}, {wb_reset_o failed_addr_reg_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[4] - 
nets: {failed_addr_reg__0[4] failed_addr_reg_reg[4]/Q}, {clk failed_addr_reg_reg[4]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[4]/CE}, {fifo_start_wb_addr_rd[4] failed_addr_reg_reg[4]/D}, {wb_reset_o failed_addr_reg_reg[4]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[5] - 
nets: {failed_addr_reg__0[5] failed_addr_reg_reg[5]/Q}, {clk failed_addr_reg_reg[5]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[5]/CE}, {fifo_start_wb_addr_rd[5] failed_addr_reg_reg[5]/D}, {wb_reset_o failed_addr_reg_reg[5]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[6] - 
nets: {failed_addr_reg__0[6] failed_addr_reg_reg[6]/Q}, {clk failed_addr_reg_reg[6]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[6]/CE}, {fifo_start_wb_addr_rd[6] failed_addr_reg_reg[6]/D}, {wb_reset_o failed_addr_reg_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[7] - 
nets: {failed_addr_reg__0[7] failed_addr_reg_reg[7]/Q}, {clk failed_addr_reg_reg[7]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[7]/CE}, {fifo_start_wb_addr_rd[7] failed_addr_reg_reg[7]/D}, {wb_reset_o failed_addr_reg_reg[7]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[8] - 
nets: {failed_addr_reg__0[8] failed_addr_reg_reg[8]/Q}, {clk failed_addr_reg_reg[8]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[8]/CE}, {fifo_start_wb_addr_rd[8] failed_addr_reg_reg[8]/D}, {wb_reset_o failed_addr_reg_reg[8]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

failed_addr_reg_reg[9] - 
nets: {failed_addr_reg__0[9] failed_addr_reg_reg[9]/Q}, {clk failed_addr_reg_reg[9]/C}, {failed_addr_reg[31]_i_1_n_0 failed_addr_reg_reg[9]/CE}, {fifo_start_wb_addr_rd[9] failed_addr_reg_reg[9]/D}, {wb_reset_o failed_addr_reg_reg[9]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_fill_start_rd_i_1 - 
nets: {fifo_fill_start_rd_i_1_n_0 fifo_fill_start_rd_i_1/O}, {state_reg_n_0_[2] fifo_fill_start_rd_i_1/I0}, {fifo_fill_start_rd_i_2_n_0 fifo_fill_start_rd_i_1/I1}, {state_reg_n_0_[1] fifo_fill_start_rd_i_1/I2}, {state_reg_n_0_[0] fifo_fill_start_rd_i_1/I3}, {fifo_fill_start_rd fifo_fill_start_rd_i_1/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFA0008, 
LOC: SLICE_X9Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

fifo_fill_start_rd_i_2 - 
nets: {fifo_fill_start_rd_i_2_n_0 fifo_fill_start_rd_i_2/O}, {irdy fifo_fill_start_rd_i_2/I0}, {frame fifo_fill_start_rd_i_2/I1}, {trdy fifo_fill_start_rd_i_2/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h04, 
LOC: SLICE_X8Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

fifo_fill_start_rd_reg - 
nets: {fifo_fill_start_rd fifo_fill_start_rd_reg/Q}, {clk fifo_fill_start_rd_reg/C}, {<const1> fifo_fill_start_rd_reg/CE}, {fifo_fill_start_rd_i_1_n_0 fifo_fill_start_rd_reg/D}, {wb_reset_o fifo_fill_start_rd_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_flush_start_i_1 - 
nets: {fifo_flush_start_i_1_n_0 fifo_flush_start_i_1/O}, {frame fifo_flush_start_i_1/I0}, {irdy fifo_flush_start_i_1/I1}, {state_reg_n_0_[2] fifo_flush_start_i_1/I2}, {state_reg_n_0_[0] fifo_flush_start_i_1/I3}, {state_reg_n_0_[1] fifo_flush_start_i_1/I4}, {fifo_flush_start fifo_flush_start_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFF000002000, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

fifo_flush_start_reg - 
nets: {fifo_flush_start fifo_flush_start_reg/Q}, {clk fifo_flush_start_reg/C}, {<const1> fifo_flush_start_reg/CE}, {fifo_flush_start_i_1_n_0 fifo_flush_start_reg/D}, {wb_reset_o fifo_flush_start_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr[31]_i_1 - 
nets: {fifo_start_wb_addr fifo_start_wb_addr[31]_i_1/O}, {state[2]_i_2_n_0 fifo_start_wb_addr[31]_i_1/I0}, {frame fifo_start_wb_addr[31]_i_1/I1}, {reset fifo_start_wb_addr[31]_i_1/I2}, {state_reg_n_0_[0] fifo_start_wb_addr[31]_i_1/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h0020, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

fifo_start_wb_addr_reg[0] - 
nets: {fifo_start_wb_addr_rd[0] fifo_start_wb_addr_reg[0]/Q}, {clk fifo_start_wb_addr_reg[0]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[0]/CE}, {ad[2] fifo_start_wb_addr_reg[0]/D}, {<const0> fifo_start_wb_addr_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[10] - 
nets: {fifo_start_wb_addr_rd[10] fifo_start_wb_addr_reg[10]/Q}, {clk fifo_start_wb_addr_reg[10]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[10]/CE}, {ad[12] fifo_start_wb_addr_reg[10]/D}, {<const0> fifo_start_wb_addr_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[11] - 
nets: {fifo_start_wb_addr_rd[11] fifo_start_wb_addr_reg[11]/Q}, {clk fifo_start_wb_addr_reg[11]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[11]/CE}, {ad[13] fifo_start_wb_addr_reg[11]/D}, {<const0> fifo_start_wb_addr_reg[11]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[12] - 
nets: {fifo_start_wb_addr_rd[12] fifo_start_wb_addr_reg[12]/Q}, {clk fifo_start_wb_addr_reg[12]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[12]/CE}, {ad[14] fifo_start_wb_addr_reg[12]/D}, {<const0> fifo_start_wb_addr_reg[12]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[13] - 
nets: {fifo_start_wb_addr_rd[13] fifo_start_wb_addr_reg[13]/Q}, {clk fifo_start_wb_addr_reg[13]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[13]/CE}, {ad[15] fifo_start_wb_addr_reg[13]/D}, {<const0> fifo_start_wb_addr_reg[13]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[14] - 
nets: {fifo_start_wb_addr_rd[14] fifo_start_wb_addr_reg[14]/Q}, {clk fifo_start_wb_addr_reg[14]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[14]/CE}, {ad[16] fifo_start_wb_addr_reg[14]/D}, {<const0> fifo_start_wb_addr_reg[14]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[15] - 
nets: {fifo_start_wb_addr_rd[15] fifo_start_wb_addr_reg[15]/Q}, {clk fifo_start_wb_addr_reg[15]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[15]/CE}, {ad[17] fifo_start_wb_addr_reg[15]/D}, {<const0> fifo_start_wb_addr_reg[15]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[16] - 
nets: {fifo_start_wb_addr_rd[16] fifo_start_wb_addr_reg[16]/Q}, {clk fifo_start_wb_addr_reg[16]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[16]/CE}, {ad[18] fifo_start_wb_addr_reg[16]/D}, {<const0> fifo_start_wb_addr_reg[16]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[17] - 
nets: {fifo_start_wb_addr_rd[17] fifo_start_wb_addr_reg[17]/Q}, {clk fifo_start_wb_addr_reg[17]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[17]/CE}, {ad[19] fifo_start_wb_addr_reg[17]/D}, {<const0> fifo_start_wb_addr_reg[17]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[18] - 
nets: {fifo_start_wb_addr_rd[18] fifo_start_wb_addr_reg[18]/Q}, {clk fifo_start_wb_addr_reg[18]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[18]/CE}, {ad[20] fifo_start_wb_addr_reg[18]/D}, {<const0> fifo_start_wb_addr_reg[18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[19] - 
nets: {fifo_start_wb_addr_rd[19] fifo_start_wb_addr_reg[19]/Q}, {clk fifo_start_wb_addr_reg[19]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[19]/CE}, {ad[21] fifo_start_wb_addr_reg[19]/D}, {<const0> fifo_start_wb_addr_reg[19]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[1] - 
nets: {fifo_start_wb_addr_rd[1] fifo_start_wb_addr_reg[1]/Q}, {clk fifo_start_wb_addr_reg[1]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[1]/CE}, {ad[3] fifo_start_wb_addr_reg[1]/D}, {<const0> fifo_start_wb_addr_reg[1]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[20] - 
nets: {fifo_start_wb_addr_rd[20] fifo_start_wb_addr_reg[20]/Q}, {clk fifo_start_wb_addr_reg[20]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[20]/CE}, {ad[22] fifo_start_wb_addr_reg[20]/D}, {<const0> fifo_start_wb_addr_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[21] - 
nets: {fifo_start_wb_addr_rd[21] fifo_start_wb_addr_reg[21]/Q}, {clk fifo_start_wb_addr_reg[21]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[21]/CE}, {ad[23] fifo_start_wb_addr_reg[21]/D}, {<const0> fifo_start_wb_addr_reg[21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[22] - 
nets: {fifo_start_wb_addr_rd[22] fifo_start_wb_addr_reg[22]/Q}, {clk fifo_start_wb_addr_reg[22]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[22]/CE}, {data4[22] fifo_start_wb_addr_reg[22]/D}, {<const0> fifo_start_wb_addr_reg[22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[23] - 
nets: {fifo_start_wb_addr_rd[23] fifo_start_wb_addr_reg[23]/Q}, {clk fifo_start_wb_addr_reg[23]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[23]/CE}, {data4[23] fifo_start_wb_addr_reg[23]/D}, {<const0> fifo_start_wb_addr_reg[23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[24] - 
nets: {fifo_start_wb_addr_rd[24] fifo_start_wb_addr_reg[24]/Q}, {clk fifo_start_wb_addr_reg[24]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[24]/CE}, {data4[24] fifo_start_wb_addr_reg[24]/D}, {<const0> fifo_start_wb_addr_reg[24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[25] - 
nets: {fifo_start_wb_addr_rd[25] fifo_start_wb_addr_reg[25]/Q}, {clk fifo_start_wb_addr_reg[25]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[25]/CE}, {data4[25] fifo_start_wb_addr_reg[25]/D}, {<const0> fifo_start_wb_addr_reg[25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[26] - 
nets: {fifo_start_wb_addr_rd[26] fifo_start_wb_addr_reg[26]/Q}, {clk fifo_start_wb_addr_reg[26]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[26]/CE}, {data4[26] fifo_start_wb_addr_reg[26]/D}, {<const0> fifo_start_wb_addr_reg[26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[27] - 
nets: {fifo_start_wb_addr_rd[27] fifo_start_wb_addr_reg[27]/Q}, {clk fifo_start_wb_addr_reg[27]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[27]/CE}, {data4[27] fifo_start_wb_addr_reg[27]/D}, {<const0> fifo_start_wb_addr_reg[27]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[28] - 
nets: {fifo_start_wb_addr_rd[28] fifo_start_wb_addr_reg[28]/Q}, {clk fifo_start_wb_addr_reg[28]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[28]/CE}, {data4[28] fifo_start_wb_addr_reg[28]/D}, {<const0> fifo_start_wb_addr_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[29] - 
nets: {fifo_start_wb_addr_rd[29] fifo_start_wb_addr_reg[29]/Q}, {clk fifo_start_wb_addr_reg[29]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[29]/CE}, {data4[29] fifo_start_wb_addr_reg[29]/D}, {<const0> fifo_start_wb_addr_reg[29]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[2] - 
nets: {fifo_start_wb_addr_rd[2] fifo_start_wb_addr_reg[2]/Q}, {clk fifo_start_wb_addr_reg[2]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[2]/CE}, {ad[4] fifo_start_wb_addr_reg[2]/D}, {<const0> fifo_start_wb_addr_reg[2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[30] - 
nets: {fifo_start_wb_addr_rd[30] fifo_start_wb_addr_reg[30]/Q}, {clk fifo_start_wb_addr_reg[30]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[30]/CE}, {data4[30] fifo_start_wb_addr_reg[30]/D}, {<const0> fifo_start_wb_addr_reg[30]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[31] - 
nets: {fifo_start_wb_addr_rd[31] fifo_start_wb_addr_reg[31]/Q}, {clk fifo_start_wb_addr_reg[31]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[31]/CE}, {data4[31] fifo_start_wb_addr_reg[31]/D}, {<const0> fifo_start_wb_addr_reg[31]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[3] - 
nets: {fifo_start_wb_addr_rd[3] fifo_start_wb_addr_reg[3]/Q}, {clk fifo_start_wb_addr_reg[3]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[3]/CE}, {ad[5] fifo_start_wb_addr_reg[3]/D}, {<const0> fifo_start_wb_addr_reg[3]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[4] - 
nets: {fifo_start_wb_addr_rd[4] fifo_start_wb_addr_reg[4]/Q}, {clk fifo_start_wb_addr_reg[4]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[4]/CE}, {ad[6] fifo_start_wb_addr_reg[4]/D}, {<const0> fifo_start_wb_addr_reg[4]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[5] - 
nets: {fifo_start_wb_addr_rd[5] fifo_start_wb_addr_reg[5]/Q}, {clk fifo_start_wb_addr_reg[5]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[5]/CE}, {ad[7] fifo_start_wb_addr_reg[5]/D}, {<const0> fifo_start_wb_addr_reg[5]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[6] - 
nets: {fifo_start_wb_addr_rd[6] fifo_start_wb_addr_reg[6]/Q}, {clk fifo_start_wb_addr_reg[6]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[6]/CE}, {ad[8] fifo_start_wb_addr_reg[6]/D}, {<const0> fifo_start_wb_addr_reg[6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[7] - 
nets: {fifo_start_wb_addr_rd[7] fifo_start_wb_addr_reg[7]/Q}, {clk fifo_start_wb_addr_reg[7]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[7]/CE}, {ad[9] fifo_start_wb_addr_reg[7]/D}, {<const0> fifo_start_wb_addr_reg[7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[8] - 
nets: {fifo_start_wb_addr_rd[8] fifo_start_wb_addr_reg[8]/Q}, {clk fifo_start_wb_addr_reg[8]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[8]/CE}, {ad[10] fifo_start_wb_addr_reg[8]/D}, {<const0> fifo_start_wb_addr_reg[8]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

fifo_start_wb_addr_reg[9] - 
nets: {fifo_start_wb_addr_rd[9] fifo_start_wb_addr_reg[9]/Q}, {clk fifo_start_wb_addr_reg[9]/C}, {fifo_start_wb_addr fifo_start_wb_addr_reg[9]/CE}, {ad[11] fifo_start_wb_addr_reg[9]/D}, {<const0> fifo_start_wb_addr_reg[9]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_dis_i_1 - 
nets: {int_dis_i_1_n_0 int_dis_i_1/O}, {int_dis int_dis_i_1/I0}, {p_2_in[10] int_dis_i_1/I1}, {ad[10] int_dis_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'hE4, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

int_dis_reg - 
nets: {p_2_in[10] int_dis_reg/Q}, {clk int_dis_reg/C}, {<const1> int_dis_reg/CE}, {int_dis_i_1_n_0 int_dis_reg/D}, {wb_reset_o int_dis_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line[7]_i_1 - 
nets: {int_line[7]_i_1_n_0 int_line[7]_i_1/O}, {int_line[7]_i_2_n_0 int_line[7]_i_1/I0}, {address_reg_n_0_[4] int_line[7]_i_1/I1}, {int_line[7]_i_3_n_0 int_line[7]_i_1/I2}, {state_reg_n_0_[0] int_line[7]_i_1/I3}, {state_reg_n_0_[2] int_line[7]_i_1/I4}, {irdy int_line[7]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000002000000, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

int_line[7]_i_2 - 
nets: {int_line[7]_i_2_n_0 int_line[7]_i_2/O}, {address_reg_n_0_[3] int_line[7]_i_2/I0}, {address_reg_n_0_[2] int_line[7]_i_2/I1}, {address_reg_n_0_[0] int_line[7]_i_2/I2}, {address_reg_n_0_[1] int_line[7]_i_2/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h8000, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

int_line[7]_i_3 - 
nets: {int_line[7]_i_3_n_0 int_line[7]_i_3/O}, {address_reg_n_0_[5] int_line[7]_i_3/I0}, {state_reg_n_0_[1] int_line[7]_i_3/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X16Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

int_line_reg[0] - 
nets: {data2[0] int_line_reg[0]/Q}, {clk int_line_reg[0]/C}, {int_line[7]_i_1_n_0 int_line_reg[0]/CE}, {ad[0] int_line_reg[0]/D}, {wb_reset_o int_line_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line_reg[1] - 
nets: {data2[1] int_line_reg[1]/Q}, {clk int_line_reg[1]/C}, {int_line[7]_i_1_n_0 int_line_reg[1]/CE}, {ad[1] int_line_reg[1]/D}, {wb_reset_o int_line_reg[1]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line_reg[2] - 
nets: {data2[2] int_line_reg[2]/Q}, {clk int_line_reg[2]/C}, {int_line[7]_i_1_n_0 int_line_reg[2]/CE}, {ad[2] int_line_reg[2]/D}, {wb_reset_o int_line_reg[2]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line_reg[3] - 
nets: {data2[3] int_line_reg[3]/Q}, {clk int_line_reg[3]/C}, {int_line[7]_i_1_n_0 int_line_reg[3]/CE}, {ad[3] int_line_reg[3]/D}, {wb_reset_o int_line_reg[3]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line_reg[4] - 
nets: {data2[4] int_line_reg[4]/Q}, {clk int_line_reg[4]/C}, {int_line[7]_i_1_n_0 int_line_reg[4]/CE}, {ad[4] int_line_reg[4]/D}, {wb_reset_o int_line_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line_reg[5] - 
nets: {data2[5] int_line_reg[5]/Q}, {clk int_line_reg[5]/C}, {int_line[7]_i_1_n_0 int_line_reg[5]/CE}, {ad[5] int_line_reg[5]/D}, {wb_reset_o int_line_reg[5]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line_reg[6] - 
nets: {data2[6] int_line_reg[6]/Q}, {clk int_line_reg[6]/C}, {int_line[7]_i_1_n_0 int_line_reg[6]/CE}, {ad[6] int_line_reg[6]/D}, {wb_reset_o int_line_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

int_line_reg[7] - 
nets: {data2[7] int_line_reg[7]/Q}, {clk int_line_reg[7]/C}, {int_line[7]_i_1_n_0 int_line_reg[7]/CE}, {ad[7] int_line_reg[7]/D}, {wb_reset_o int_line_reg[7]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

led_out[0]_INST_0 - 
nets: {led_out[0] led_out[0]_INST_0/O}, {led[0] led_out[0]_INST_0/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X8Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

led_out[1]_INST_0 - 
nets: {led_out[1] led_out[1]_INST_0/O}, {led[1] led_out[1]_INST_0/I0}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

led_out[2]_INST_0 - 
nets: {led_out[2] led_out[2]_INST_0/O}, {led[2] led_out[2]_INST_0/I0}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

led_out[3]_INST_0 - 
nets: {led_out[3] led_out[3]_INST_0/O}, {led[3] led_out[3]_INST_0/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X10Y25, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

led_reg[0] - 
nets: {led[0] led_reg[0]/Q}, {clk led_reg[0]/C}, {pci_write_sel_reg led_reg[0]/CE}, {ad[0] led_reg[0]/D}, {wb_reset_o led_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X7Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

led_reg[1] - 
nets: {led[1] led_reg[1]/Q}, {clk led_reg[1]/C}, {pci_write_sel_reg led_reg[1]/CE}, {ad[1] led_reg[1]/D}, {wb_reset_o led_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

led_reg[2] - 
nets: {led[2] led_reg[2]/Q}, {clk led_reg[2]/C}, {pci_write_sel_reg led_reg[2]/CE}, {ad[2] led_reg[2]/D}, {wb_reset_o led_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

led_reg[3] - 
nets: {led[3] led_reg[3]/Q}, {clk led_reg[3]/C}, {pci_write_sel_reg led_reg[3]/CE}, {ad[3] led_reg[3]/D}, {wb_reset_o led_reg[3]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

memen_i_1 - 
nets: {memen_i_1_n_0 memen_i_1/O}, {int_dis memen_i_1/I0}, {p_2_in[1] memen_i_1/I1}, {ad[1] memen_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'hE4, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

memen_i_2 - 
nets: {int_dis memen_i_2/O}, {memen_i_3_n_0 memen_i_2/I0}, {address_reg_n_0_[2] memen_i_2/I1}, {address_reg_n_0_[3] memen_i_2/I2}, {address_reg_n_0_[0] memen_i_2/I3}, {address_reg_n_0_[1] memen_i_2/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'h00000200, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

memen_i_3 - 
nets: {memen_i_3_n_0 memen_i_3/O}, {irdy memen_i_3/I0}, {state_reg_n_0_[2] memen_i_3/I1}, {state_reg_n_0_[0] memen_i_3/I2}, {address_reg_n_0_[5] memen_i_3/I3}, {state_reg_n_0_[1] memen_i_3/I4}, {address_reg_n_0_[4] memen_i_3/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000400000, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

memen_reg - 
nets: {p_2_in[1] memen_reg/Q}, {clk memen_reg/C}, {<const1> memen_reg/CE}, {memen_i_1_n_0 memen_reg/D}, {wb_reset_o memen_reg/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

par_INST_0 - 
nets: {par par_INST_0/O}, {par_latched par_INST_0/I0}, {ad[31]_INST_0_i_1_n_0 par_INST_0/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

par_latched_i_1 - 
nets: {par_latched_i_1_n_0 par_latched_i_1/O}, {par_latched_i_2_n_0 par_latched_i_1/I0}, {par_latched_i_3_n_0 par_latched_i_1/I1}, {par_latched_i_4_n_0 par_latched_i_1/I2}, {enable_reg_n_0_[0] par_latched_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h9600, 
LOC: SLICE_X11Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

par_latched_i_10 - 
nets: {par_latched_i_10_n_0 par_latched_i_10/O}, {p_12_in par_latched_i_10/I0}, {p_9_in par_latched_i_10/I1}, {data_reg_n_0_[2] par_latched_i_10/I2}, {p_16_in par_latched_i_10/I3}, {p_15_in par_latched_i_10/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h96696996, 
LOC: SLICE_X16Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

par_latched_i_2 - 
nets: {par_latched_i_2_n_0 par_latched_i_2/O}, {par_latched_i_5_n_0 par_latched_i_2/I0}, {par_latched_i_6_n_0 par_latched_i_2/I1}, {par_latched_i_7_n_0 par_latched_i_2/I2}, {par_latched_i_8_n_0 par_latched_i_2/I3}, {p_24_in par_latched_i_2/I4}, {p_23_in par_latched_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h6996966996696996, 
LOC: SLICE_X12Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

par_latched_i_3 - 
nets: {par_latched_i_3_n_0 par_latched_i_3/O}, {p_5_in par_latched_i_3/I0}, {p_11_in par_latched_i_3/I1}, {p_13_in par_latched_i_3/I2}, {cbe[1] par_latched_i_3/I3}, {cbe[2] par_latched_i_3/I4}, {par_latched_i_9_n_0 par_latched_i_3/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h9669699669969669, 
LOC: SLICE_X11Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

par_latched_i_4 - 
nets: {par_latched_i_4_n_0 par_latched_i_4/O}, {p_7_in par_latched_i_4/I0}, {data_reg_n_0_[0] par_latched_i_4/I1}, {p_20_in par_latched_i_4/I2}, {p_21_in par_latched_i_4/I3}, {par_latched_i_10_n_0 par_latched_i_4/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h96696996, 
LOC: SLICE_X13Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

par_latched_i_5 - 
nets: {par_latched_i_5_n_0 par_latched_i_5/O}, {cbe[3] par_latched_i_5/I0}, {p_25_in par_latched_i_5/I1}, {data_reg_n_0_[3] par_latched_i_5/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h96, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

par_latched_i_6 - 
nets: {par_latched_i_6_n_0 par_latched_i_6/O}, {p_26_in par_latched_i_6/I0}, {p_22_in par_latched_i_6/I1}, {p_18_in par_latched_i_6/I2}, {p_14_in par_latched_i_6/I3}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X13Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

par_latched_i_7 - 
nets: {par_latched_i_7_n_0 par_latched_i_7/O}, {p_30_in par_latched_i_7/I0}, {p_31_in par_latched_i_7/I1}, {p_27_in par_latched_i_7/I2}, {p_28_in par_latched_i_7/I3}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X8Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

par_latched_i_8 - 
nets: {par_latched_i_8_n_0 par_latched_i_8/O}, {p_6_in par_latched_i_8/I0}, {data_reg_n_0_[31] par_latched_i_8/I1}, {p_29_in par_latched_i_8/I2}, {p_10_in par_latched_i_8/I3}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 16'h6996, 
LOC: SLICE_X12Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

par_latched_i_9 - 
nets: {par_latched_i_9_n_0 par_latched_i_9/O}, {p_17_in par_latched_i_9/I0}, {p_8_in par_latched_i_9/I1}, {p_19_in par_latched_i_9/I2}, {p_2_in__0 par_latched_i_9/I3}, {cbe[0] par_latched_i_9/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h69969669, 
LOC: SLICE_X12Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

par_latched_reg - 
nets: {par_latched par_latched_reg/Q}, {clk par_latched_reg/C}, {<const1> par_latched_reg/CE}, {par_latched_i_1_n_0 par_latched_reg/D}, {<const0> par_latched_reg/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg[31]_i_1 - 
nets: {pci_read_reg[31]_i_1_n_0 pci_read_reg[31]_i_1/O}, {wbr_phase[0] pci_read_reg[31]_i_1/I0}, {wbr_phase[1] pci_read_reg[31]_i_1/I1}, {wbwf_state_reg_n_0_[0] pci_read_reg[31]_i_1/I2}, {wbwf_state_reg_n_0_[1] pci_read_reg[31]_i_1/I3}, {p_0_in3_out pci_read_reg[31]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h40000000, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pci_read_reg_reg[0] - 
nets: {pci_read_reg[0] pci_read_reg_reg[0]/Q}, {clk pci_read_reg_reg[0]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[0]/CE}, {wb_dat_i[0] pci_read_reg_reg[0]/D}, {wb_reset_o pci_read_reg_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[10] - 
nets: {pci_read_reg[10] pci_read_reg_reg[10]/Q}, {clk pci_read_reg_reg[10]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[10]/CE}, {wb_dat_i[10] pci_read_reg_reg[10]/D}, {wb_reset_o pci_read_reg_reg[10]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[11] - 
nets: {pci_read_reg[11] pci_read_reg_reg[11]/Q}, {clk pci_read_reg_reg[11]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[11]/CE}, {wb_dat_i[11] pci_read_reg_reg[11]/D}, {wb_reset_o pci_read_reg_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[12] - 
nets: {pci_read_reg[12] pci_read_reg_reg[12]/Q}, {clk pci_read_reg_reg[12]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[12]/CE}, {wb_dat_i[12] pci_read_reg_reg[12]/D}, {wb_reset_o pci_read_reg_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[13] - 
nets: {pci_read_reg[13] pci_read_reg_reg[13]/Q}, {clk pci_read_reg_reg[13]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[13]/CE}, {wb_dat_i[13] pci_read_reg_reg[13]/D}, {wb_reset_o pci_read_reg_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[14] - 
nets: {pci_read_reg[14] pci_read_reg_reg[14]/Q}, {clk pci_read_reg_reg[14]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[14]/CE}, {wb_dat_i[14] pci_read_reg_reg[14]/D}, {wb_reset_o pci_read_reg_reg[14]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[15] - 
nets: {pci_read_reg[15] pci_read_reg_reg[15]/Q}, {clk pci_read_reg_reg[15]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[15]/CE}, {wb_dat_i[15] pci_read_reg_reg[15]/D}, {wb_reset_o pci_read_reg_reg[15]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[16] - 
nets: {pci_read_reg[16] pci_read_reg_reg[16]/Q}, {clk pci_read_reg_reg[16]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[16]/CE}, {wb_dat_i[16] pci_read_reg_reg[16]/D}, {wb_reset_o pci_read_reg_reg[16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[17] - 
nets: {pci_read_reg[17] pci_read_reg_reg[17]/Q}, {clk pci_read_reg_reg[17]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[17]/CE}, {wb_dat_i[17] pci_read_reg_reg[17]/D}, {wb_reset_o pci_read_reg_reg[17]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[18] - 
nets: {pci_read_reg[18] pci_read_reg_reg[18]/Q}, {clk pci_read_reg_reg[18]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[18]/CE}, {wb_dat_i[18] pci_read_reg_reg[18]/D}, {wb_reset_o pci_read_reg_reg[18]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[19] - 
nets: {pci_read_reg[19] pci_read_reg_reg[19]/Q}, {clk pci_read_reg_reg[19]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[19]/CE}, {wb_dat_i[19] pci_read_reg_reg[19]/D}, {wb_reset_o pci_read_reg_reg[19]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[1] - 
nets: {pci_read_reg[1] pci_read_reg_reg[1]/Q}, {clk pci_read_reg_reg[1]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[1]/CE}, {wb_dat_i[1] pci_read_reg_reg[1]/D}, {wb_reset_o pci_read_reg_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[20] - 
nets: {pci_read_reg[20] pci_read_reg_reg[20]/Q}, {clk pci_read_reg_reg[20]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[20]/CE}, {wb_dat_i[20] pci_read_reg_reg[20]/D}, {wb_reset_o pci_read_reg_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[21] - 
nets: {pci_read_reg[21] pci_read_reg_reg[21]/Q}, {clk pci_read_reg_reg[21]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[21]/CE}, {wb_dat_i[21] pci_read_reg_reg[21]/D}, {wb_reset_o pci_read_reg_reg[21]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[22] - 
nets: {pci_read_reg[22] pci_read_reg_reg[22]/Q}, {clk pci_read_reg_reg[22]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[22]/CE}, {wb_dat_i[22] pci_read_reg_reg[22]/D}, {wb_reset_o pci_read_reg_reg[22]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[23] - 
nets: {pci_read_reg[23] pci_read_reg_reg[23]/Q}, {clk pci_read_reg_reg[23]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[23]/CE}, {wb_dat_i[23] pci_read_reg_reg[23]/D}, {wb_reset_o pci_read_reg_reg[23]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[24] - 
nets: {pci_read_reg[24] pci_read_reg_reg[24]/Q}, {clk pci_read_reg_reg[24]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[24]/CE}, {wb_dat_i[24] pci_read_reg_reg[24]/D}, {wb_reset_o pci_read_reg_reg[24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[25] - 
nets: {pci_read_reg[25] pci_read_reg_reg[25]/Q}, {clk pci_read_reg_reg[25]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[25]/CE}, {wb_dat_i[25] pci_read_reg_reg[25]/D}, {wb_reset_o pci_read_reg_reg[25]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[26] - 
nets: {pci_read_reg[26] pci_read_reg_reg[26]/Q}, {clk pci_read_reg_reg[26]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[26]/CE}, {wb_dat_i[26] pci_read_reg_reg[26]/D}, {wb_reset_o pci_read_reg_reg[26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[27] - 
nets: {pci_read_reg[27] pci_read_reg_reg[27]/Q}, {clk pci_read_reg_reg[27]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[27]/CE}, {wb_dat_i[27] pci_read_reg_reg[27]/D}, {wb_reset_o pci_read_reg_reg[27]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[28] - 
nets: {pci_read_reg[28] pci_read_reg_reg[28]/Q}, {clk pci_read_reg_reg[28]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[28]/CE}, {wb_dat_i[28] pci_read_reg_reg[28]/D}, {wb_reset_o pci_read_reg_reg[28]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[29] - 
nets: {pci_read_reg[29] pci_read_reg_reg[29]/Q}, {clk pci_read_reg_reg[29]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[29]/CE}, {wb_dat_i[29] pci_read_reg_reg[29]/D}, {wb_reset_o pci_read_reg_reg[29]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[2] - 
nets: {pci_read_reg[2] pci_read_reg_reg[2]/Q}, {clk pci_read_reg_reg[2]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[2]/CE}, {wb_dat_i[2] pci_read_reg_reg[2]/D}, {wb_reset_o pci_read_reg_reg[2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[30] - 
nets: {pci_read_reg[30] pci_read_reg_reg[30]/Q}, {clk pci_read_reg_reg[30]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[30]/CE}, {wb_dat_i[30] pci_read_reg_reg[30]/D}, {wb_reset_o pci_read_reg_reg[30]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[31] - 
nets: {pci_read_reg[31] pci_read_reg_reg[31]/Q}, {clk pci_read_reg_reg[31]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[31]/CE}, {wb_dat_i[31] pci_read_reg_reg[31]/D}, {wb_reset_o pci_read_reg_reg[31]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[3] - 
nets: {pci_read_reg[3] pci_read_reg_reg[3]/Q}, {clk pci_read_reg_reg[3]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[3]/CE}, {wb_dat_i[3] pci_read_reg_reg[3]/D}, {wb_reset_o pci_read_reg_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[4] - 
nets: {pci_read_reg[4] pci_read_reg_reg[4]/Q}, {clk pci_read_reg_reg[4]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[4]/CE}, {wb_dat_i[4] pci_read_reg_reg[4]/D}, {wb_reset_o pci_read_reg_reg[4]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[5] - 
nets: {pci_read_reg[5] pci_read_reg_reg[5]/Q}, {clk pci_read_reg_reg[5]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[5]/CE}, {wb_dat_i[5] pci_read_reg_reg[5]/D}, {wb_reset_o pci_read_reg_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[6] - 
nets: {pci_read_reg[6] pci_read_reg_reg[6]/Q}, {clk pci_read_reg_reg[6]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[6]/CE}, {wb_dat_i[6] pci_read_reg_reg[6]/D}, {wb_reset_o pci_read_reg_reg[6]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[7] - 
nets: {pci_read_reg[7] pci_read_reg_reg[7]/Q}, {clk pci_read_reg_reg[7]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[7]/CE}, {wb_dat_i[7] pci_read_reg_reg[7]/D}, {wb_reset_o pci_read_reg_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[8] - 
nets: {pci_read_reg[8] pci_read_reg_reg[8]/Q}, {clk pci_read_reg_reg[8]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[8]/CE}, {wb_dat_i[8] pci_read_reg_reg[8]/D}, {wb_reset_o pci_read_reg_reg[8]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_reg_reg[9] - 
nets: {pci_read_reg[9] pci_read_reg_reg[9]/Q}, {clk pci_read_reg_reg[9]/C}, {pci_read_reg[31]_i_1_n_0 pci_read_reg_reg[9]/CE}, {wb_dat_i[9] pci_read_reg_reg[9]/D}, {wb_reset_o pci_read_reg_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_sel_reg[0]_i_1 - 
nets: {pci_read_sel_reg[0]_i_1_n_0 pci_read_sel_reg[0]_i_1/O}, {cbe[0] pci_read_sel_reg[0]_i_1/I0}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pci_read_sel_reg[1]_i_1 - 
nets: {pci_read_sel_reg[1]_i_1_n_0 pci_read_sel_reg[1]_i_1/O}, {cbe[1] pci_read_sel_reg[1]_i_1/I0}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X11Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pci_read_sel_reg[2]_i_1 - 
nets: {pci_read_sel_reg[2]_i_1_n_0 pci_read_sel_reg[2]_i_1/O}, {cbe[2] pci_read_sel_reg[2]_i_1/I0}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X11Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pci_read_sel_reg[3]_i_1 - 
nets: {pci_read_sel_reg pci_read_sel_reg[3]_i_1/O}, {trdy pci_read_sel_reg[3]_i_1/I0}, {irdy pci_read_sel_reg[3]_i_1/I1}, {reset pci_read_sel_reg[3]_i_1/I2}, {state_reg_n_0_[2] pci_read_sel_reg[3]_i_1/I3}, {state_reg_n_0_[0] pci_read_sel_reg[3]_i_1/I4}, {state_reg_n_0_[1] pci_read_sel_reg[3]_i_1/I5}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 64'h000000000000B000, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

pci_read_sel_reg[3]_i_2 - 
nets: {pci_read_sel_reg[3]_i_2_n_0 pci_read_sel_reg[3]_i_2/O}, {cbe[3] pci_read_sel_reg[3]_i_2/I0}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

pci_read_sel_reg_reg[0] - 
nets: {pci_read_sel_reg_reg_n_0_[0] pci_read_sel_reg_reg[0]/Q}, {clk pci_read_sel_reg_reg[0]/C}, {pci_read_sel_reg pci_read_sel_reg_reg[0]/CE}, {pci_read_sel_reg[0]_i_1_n_0 pci_read_sel_reg_reg[0]/D}, {<const0> pci_read_sel_reg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_sel_reg_reg[1] - 
nets: {pci_read_sel_reg_reg_n_0_[1] pci_read_sel_reg_reg[1]/Q}, {clk pci_read_sel_reg_reg[1]/C}, {pci_read_sel_reg pci_read_sel_reg_reg[1]/CE}, {pci_read_sel_reg[1]_i_1_n_0 pci_read_sel_reg_reg[1]/D}, {<const0> pci_read_sel_reg_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_sel_reg_reg[2] - 
nets: {pci_read_sel_reg_reg_n_0_[2] pci_read_sel_reg_reg[2]/Q}, {clk pci_read_sel_reg_reg[2]/C}, {pci_read_sel_reg pci_read_sel_reg_reg[2]/CE}, {pci_read_sel_reg[2]_i_1_n_0 pci_read_sel_reg_reg[2]/D}, {<const0> pci_read_sel_reg_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_read_sel_reg_reg[3] - 
nets: {pci_read_sel_reg_reg_n_0_[3] pci_read_sel_reg_reg[3]/Q}, {clk pci_read_sel_reg_reg[3]/C}, {pci_read_sel_reg pci_read_sel_reg_reg[3]/CE}, {pci_read_sel_reg[3]_i_2_n_0 pci_read_sel_reg_reg[3]/D}, {<const0> pci_read_sel_reg_reg[3]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg[31]_i_1 - 
nets: {pci_write_sel_reg pci_write_reg[31]_i_1/O}, {irdy pci_write_reg[31]_i_1/I0}, {state_reg_n_0_[2] pci_write_reg[31]_i_1/I1}, {state_reg_n_0_[0] pci_write_reg[31]_i_1/I2}, {state_reg_n_0_[1] pci_write_reg[31]_i_1/I3}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 16'h0040, 
LOC: SLICE_X11Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

pci_write_reg_reg[10] - 
nets: {pci_write_reg[10] pci_write_reg_reg[10]/Q}, {clk pci_write_reg_reg[10]/C}, {pci_write_sel_reg pci_write_reg_reg[10]/CE}, {ad[10] pci_write_reg_reg[10]/D}, {wb_reset_o pci_write_reg_reg[10]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[11] - 
nets: {pci_write_reg[11] pci_write_reg_reg[11]/Q}, {clk pci_write_reg_reg[11]/C}, {pci_write_sel_reg pci_write_reg_reg[11]/CE}, {ad[11] pci_write_reg_reg[11]/D}, {wb_reset_o pci_write_reg_reg[11]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[12] - 
nets: {pci_write_reg[12] pci_write_reg_reg[12]/Q}, {clk pci_write_reg_reg[12]/C}, {pci_write_sel_reg pci_write_reg_reg[12]/CE}, {ad[12] pci_write_reg_reg[12]/D}, {wb_reset_o pci_write_reg_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[13] - 
nets: {pci_write_reg[13] pci_write_reg_reg[13]/Q}, {clk pci_write_reg_reg[13]/C}, {pci_write_sel_reg pci_write_reg_reg[13]/CE}, {ad[13] pci_write_reg_reg[13]/D}, {wb_reset_o pci_write_reg_reg[13]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[14] - 
nets: {pci_write_reg[14] pci_write_reg_reg[14]/Q}, {clk pci_write_reg_reg[14]/C}, {pci_write_sel_reg pci_write_reg_reg[14]/CE}, {ad[14] pci_write_reg_reg[14]/D}, {wb_reset_o pci_write_reg_reg[14]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[15] - 
nets: {pci_write_reg[15] pci_write_reg_reg[15]/Q}, {clk pci_write_reg_reg[15]/C}, {pci_write_sel_reg pci_write_reg_reg[15]/CE}, {ad[15] pci_write_reg_reg[15]/D}, {wb_reset_o pci_write_reg_reg[15]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[16] - 
nets: {pci_write_reg[16] pci_write_reg_reg[16]/Q}, {clk pci_write_reg_reg[16]/C}, {pci_write_sel_reg pci_write_reg_reg[16]/CE}, {ad[16] pci_write_reg_reg[16]/D}, {wb_reset_o pci_write_reg_reg[16]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[17] - 
nets: {pci_write_reg[17] pci_write_reg_reg[17]/Q}, {clk pci_write_reg_reg[17]/C}, {pci_write_sel_reg pci_write_reg_reg[17]/CE}, {ad[17] pci_write_reg_reg[17]/D}, {wb_reset_o pci_write_reg_reg[17]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[18] - 
nets: {pci_write_reg[18] pci_write_reg_reg[18]/Q}, {clk pci_write_reg_reg[18]/C}, {pci_write_sel_reg pci_write_reg_reg[18]/CE}, {ad[18] pci_write_reg_reg[18]/D}, {wb_reset_o pci_write_reg_reg[18]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[19] - 
nets: {pci_write_reg[19] pci_write_reg_reg[19]/Q}, {clk pci_write_reg_reg[19]/C}, {pci_write_sel_reg pci_write_reg_reg[19]/CE}, {ad[19] pci_write_reg_reg[19]/D}, {wb_reset_o pci_write_reg_reg[19]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[20] - 
nets: {pci_write_reg[20] pci_write_reg_reg[20]/Q}, {clk pci_write_reg_reg[20]/C}, {pci_write_sel_reg pci_write_reg_reg[20]/CE}, {ad[20] pci_write_reg_reg[20]/D}, {wb_reset_o pci_write_reg_reg[20]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[21] - 
nets: {pci_write_reg[21] pci_write_reg_reg[21]/Q}, {clk pci_write_reg_reg[21]/C}, {pci_write_sel_reg pci_write_reg_reg[21]/CE}, {ad[21] pci_write_reg_reg[21]/D}, {wb_reset_o pci_write_reg_reg[21]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[22] - 
nets: {pci_write_reg[22] pci_write_reg_reg[22]/Q}, {clk pci_write_reg_reg[22]/C}, {pci_write_sel_reg pci_write_reg_reg[22]/CE}, {ad[22] pci_write_reg_reg[22]/D}, {wb_reset_o pci_write_reg_reg[22]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[23] - 
nets: {pci_write_reg[23] pci_write_reg_reg[23]/Q}, {clk pci_write_reg_reg[23]/C}, {pci_write_sel_reg pci_write_reg_reg[23]/CE}, {ad[23] pci_write_reg_reg[23]/D}, {wb_reset_o pci_write_reg_reg[23]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[24] - 
nets: {pci_write_reg[24] pci_write_reg_reg[24]/Q}, {clk pci_write_reg_reg[24]/C}, {pci_write_sel_reg pci_write_reg_reg[24]/CE}, {ad[24] pci_write_reg_reg[24]/D}, {wb_reset_o pci_write_reg_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[25] - 
nets: {pci_write_reg[25] pci_write_reg_reg[25]/Q}, {clk pci_write_reg_reg[25]/C}, {pci_write_sel_reg pci_write_reg_reg[25]/CE}, {ad[25] pci_write_reg_reg[25]/D}, {wb_reset_o pci_write_reg_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[26] - 
nets: {pci_write_reg[26] pci_write_reg_reg[26]/Q}, {clk pci_write_reg_reg[26]/C}, {pci_write_sel_reg pci_write_reg_reg[26]/CE}, {ad[26] pci_write_reg_reg[26]/D}, {wb_reset_o pci_write_reg_reg[26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[27] - 
nets: {pci_write_reg[27] pci_write_reg_reg[27]/Q}, {clk pci_write_reg_reg[27]/C}, {pci_write_sel_reg pci_write_reg_reg[27]/CE}, {ad[27] pci_write_reg_reg[27]/D}, {wb_reset_o pci_write_reg_reg[27]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[28] - 
nets: {pci_write_reg[28] pci_write_reg_reg[28]/Q}, {clk pci_write_reg_reg[28]/C}, {pci_write_sel_reg pci_write_reg_reg[28]/CE}, {ad[28] pci_write_reg_reg[28]/D}, {wb_reset_o pci_write_reg_reg[28]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[29] - 
nets: {pci_write_reg[29] pci_write_reg_reg[29]/Q}, {clk pci_write_reg_reg[29]/C}, {pci_write_sel_reg pci_write_reg_reg[29]/CE}, {ad[29] pci_write_reg_reg[29]/D}, {wb_reset_o pci_write_reg_reg[29]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[30] - 
nets: {pci_write_reg[30] pci_write_reg_reg[30]/Q}, {clk pci_write_reg_reg[30]/C}, {pci_write_sel_reg pci_write_reg_reg[30]/CE}, {ad[30] pci_write_reg_reg[30]/D}, {wb_reset_o pci_write_reg_reg[30]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[31] - 
nets: {pci_write_reg[31] pci_write_reg_reg[31]/Q}, {clk pci_write_reg_reg[31]/C}, {pci_write_sel_reg pci_write_reg_reg[31]/CE}, {ad[31] pci_write_reg_reg[31]/D}, {wb_reset_o pci_write_reg_reg[31]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[4] - 
nets: {pci_write_reg[4] pci_write_reg_reg[4]/Q}, {clk pci_write_reg_reg[4]/C}, {pci_write_sel_reg pci_write_reg_reg[4]/CE}, {ad[4] pci_write_reg_reg[4]/D}, {wb_reset_o pci_write_reg_reg[4]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[5] - 
nets: {pci_write_reg[5] pci_write_reg_reg[5]/Q}, {clk pci_write_reg_reg[5]/C}, {pci_write_sel_reg pci_write_reg_reg[5]/CE}, {ad[5] pci_write_reg_reg[5]/D}, {wb_reset_o pci_write_reg_reg[5]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[6] - 
nets: {pci_write_reg[6] pci_write_reg_reg[6]/Q}, {clk pci_write_reg_reg[6]/C}, {pci_write_sel_reg pci_write_reg_reg[6]/CE}, {ad[6] pci_write_reg_reg[6]/D}, {wb_reset_o pci_write_reg_reg[6]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[7] - 
nets: {pci_write_reg[7] pci_write_reg_reg[7]/Q}, {clk pci_write_reg_reg[7]/C}, {pci_write_sel_reg pci_write_reg_reg[7]/CE}, {ad[7] pci_write_reg_reg[7]/D}, {wb_reset_o pci_write_reg_reg[7]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[8] - 
nets: {pci_write_reg[8] pci_write_reg_reg[8]/Q}, {clk pci_write_reg_reg[8]/C}, {pci_write_sel_reg pci_write_reg_reg[8]/CE}, {ad[8] pci_write_reg_reg[8]/D}, {wb_reset_o pci_write_reg_reg[8]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_reg_reg[9] - 
nets: {pci_write_reg[9] pci_write_reg_reg[9]/Q}, {clk pci_write_reg_reg[9]/C}, {pci_write_sel_reg pci_write_reg_reg[9]/CE}, {ad[9] pci_write_reg_reg[9]/D}, {wb_reset_o pci_write_reg_reg[9]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_sel_reg[3]_i_1 - 
nets: {pci_write_sel_reg[3]_i_1_n_0 pci_write_sel_reg[3]_i_1/O}, {state_reg_n_0_[1] pci_write_sel_reg[3]_i_1/I0}, {state_reg_n_0_[0] pci_write_sel_reg[3]_i_1/I1}, {state_reg_n_0_[2] pci_write_sel_reg[3]_i_1/I2}, {irdy pci_write_sel_reg[3]_i_1/I3}, {reset pci_write_sel_reg[3]_i_1/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h00400000, 
LOC: SLICE_X10Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

pci_write_sel_reg_reg[0] - 
nets: {pci_write_sel_reg_reg_n_0_[0] pci_write_sel_reg_reg[0]/Q}, {clk pci_write_sel_reg_reg[0]/C}, {pci_write_sel_reg[3]_i_1_n_0 pci_write_sel_reg_reg[0]/CE}, {pci_read_sel_reg[0]_i_1_n_0 pci_write_sel_reg_reg[0]/D}, {<const0> pci_write_sel_reg_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_sel_reg_reg[1] - 
nets: {pci_write_sel_reg_reg_n_0_[1] pci_write_sel_reg_reg[1]/Q}, {clk pci_write_sel_reg_reg[1]/C}, {pci_write_sel_reg[3]_i_1_n_0 pci_write_sel_reg_reg[1]/CE}, {pci_read_sel_reg[1]_i_1_n_0 pci_write_sel_reg_reg[1]/D}, {<const0> pci_write_sel_reg_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_sel_reg_reg[2] - 
nets: {pci_write_sel_reg_reg_n_0_[2] pci_write_sel_reg_reg[2]/Q}, {clk pci_write_sel_reg_reg[2]/C}, {pci_write_sel_reg[3]_i_1_n_0 pci_write_sel_reg_reg[2]/CE}, {pci_read_sel_reg[2]_i_1_n_0 pci_write_sel_reg_reg[2]/D}, {<const0> pci_write_sel_reg_reg[2]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

pci_write_sel_reg_reg[3] - 
nets: {pci_write_sel_reg_reg_n_0_[3] pci_write_sel_reg_reg[3]/Q}, {clk pci_write_sel_reg_reg[3]/C}, {pci_write_sel_reg[3]_i_1_n_0 pci_write_sel_reg_reg[3]/CE}, {pci_read_sel_reg[3]_i_2_n_0 pci_write_sel_reg_reg[3]/D}, {<const0> pci_write_sel_reg_reg[3]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state[0]_i_1 - 
nets: {state[0]_i_1_n_0 state[0]_i_1/O}, {irdy state[0]_i_1/I0}, {state[2]_i_2_n_0 state[0]_i_1/I1}, {cbe[0] state[0]_i_1/I2}, {state state[0]_i_1/I3}, {state_reg_n_0_[0] state[0]_i_1/I4}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 32'hEAFFC000, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[1]_i_1 - 
nets: {state[1]_i_1_n_0 state[1]_i_1/O}, {irdy state[1]_i_1/I0}, {state_reg_n_0_[0] state[1]_i_1/I1}, {state_reg_n_0_[2] state[1]_i_1/I2}, {state[1]_i_2_n_0 state[1]_i_1/I3}, {state state[1]_i_1/I4}, {state_reg_n_0_[1] state[1]_i_1/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'h8888FFFF8F880000, 
LOC: SLICE_X8Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_2 - 
nets: {state[1]_i_2_n_0 state[1]_i_2/O}, {state[2]_i_4_n_0 state[1]_i_2/I0}, {state[2]_i_5_n_0 state[1]_i_2/I1}, {state[1]_i_3_n_0 state[1]_i_2/I2}, {state[1]_i_4_n_0 state[1]_i_2/I3}, {state[1]_i_5_n_0 state[1]_i_2/I4}, {state[2]_i_7_n_0 state[1]_i_2/I5}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFFFFFE, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[1]_i_3 - 
nets: {state[1]_i_3_n_0 state[1]_i_3/O}, {ad[28] state[1]_i_3/I0}, {baseaddr[4] state[1]_i_3/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[1]_i_4 - 
nets: {state[1]_i_4_n_0 state[1]_i_4/O}, {ad[27] state[1]_i_4/I0}, {baseaddr[3] state[1]_i_4/I1}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[1]_i_5 - 
nets: {state[1]_i_5_n_0 state[1]_i_5/O}, {ad[24] state[1]_i_5/I0}, {baseaddr[0] state[1]_i_5/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X7Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_1 - 
nets: {state[2]_i_1_n_0 state[2]_i_1/O}, {state[2]_i_2_n_0 state[2]_i_1/I0}, {irdy state[2]_i_1/I1}, {state_reg_n_0_[0] state[2]_i_1/I2}, {state state[2]_i_1/I3}, {state_reg_n_0_[2] state[2]_i_1/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'hEAFFEA00, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

state[2]_i_10 - 
nets: {state[2]_i_10_n_0 state[2]_i_10/O}, {ad[30] state[2]_i_10/I0}, {baseaddr[6] state[2]_i_10/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_11 - 
nets: {state[2]_i_11_n_0 state[2]_i_11/O}, {ad[29] state[2]_i_11/I0}, {baseaddr[5] state[2]_i_11/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h6, 
LOC: SLICE_X11Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_12 - 
nets: {state[2]_i_12_n_0 state[2]_i_12/O}, {baseaddr[3] state[2]_i_12/I0}, {ad[27] state[2]_i_12/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_13 - 
nets: {state[2]_i_13_n_0 state[2]_i_13/O}, {ad[25] state[2]_i_13/I0}, {baseaddr[1] state[2]_i_13/I1}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_14 - 
nets: {state[2]_i_14_n_0 state[2]_i_14/O}, {ad[0] state[2]_i_14/I0}, {idsel state[2]_i_14/I1}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X11Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_15 - 
nets: {state[2]_i_15_n_0 state[2]_i_15/O}, {cbe[3] state[2]_i_15/I0}, {ad[1] state[2]_i_15/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'h2, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_2 - 
nets: {state[2]_i_2_n_0 state[2]_i_2/O}, {state[2]_i_4_n_0 state[2]_i_2/I0}, {state[2]_i_5_n_0 state[2]_i_2/I1}, {state[2]_i_6_n_0 state[2]_i_2/I2}, {state[2]_i_7_n_0 state[2]_i_2/I3}, {state[2]_i_8_n_0 state[2]_i_2/I4}, {state[2]_i_9_n_0 state[2]_i_2/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFF00000001, 
LOC: SLICE_X9Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_3 - 
nets: {state state[2]_i_3/O}, {irdy state[2]_i_3/I0}, {trdy state[2]_i_3/I1}, {frame state[2]_i_3/I2}, {state_reg_n_0_[1] state[2]_i_3/I3}, {state_reg_n_0_[2] state[2]_i_3/I4}, {state_reg_n_0_[0] state[2]_i_3/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h505000001010F00F, 
LOC: SLICE_X8Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_4 - 
nets: {state[2]_i_4_n_0 state[2]_i_4/O}, {state[2]_i_10_n_0 state[2]_i_4/I0}, {p_2_in[1] state[2]_i_4/I1}, {cbe[3] state[2]_i_4/I2}, {cbe[2] state[2]_i_4/I3}, {cbe[1] state[2]_i_4/I4}, {state[2]_i_11_n_0 state[2]_i_4/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFBFFFFFF, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_5 - 
nets: {state[2]_i_5_n_0 state[2]_i_5/O}, {baseaddr[2] state[2]_i_5/I0}, {ad[26] state[2]_i_5/I1}, {baseaddr[4] state[2]_i_5/I2}, {ad[28] state[2]_i_5/I3}, {state[2]_i_12_n_0 state[2]_i_5/I4}, {state[2]_i_13_n_0 state[2]_i_5/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'hFFFFFFFFFFFF22F2, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_6 - 
nets: {state[2]_i_6_n_0 state[2]_i_6/O}, {state[1]_i_5_n_0 state[2]_i_6/I0}, {state[1]_i_4_n_0 state[2]_i_6/I1}, {state[1]_i_3_n_0 state[2]_i_6/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'hFE, 
LOC: SLICE_X8Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

state[2]_i_7 - 
nets: {state[2]_i_7_n_0 state[2]_i_7/O}, {ad[26] state[2]_i_7/I0}, {baseaddr[2] state[2]_i_7/I1}, {baseaddr[7] state[2]_i_7/I2}, {ad[31] state[2]_i_7/I3}, {baseaddr[1] state[2]_i_7/I4}, {ad[25] state[2]_i_7/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h2FF22FF2FFFF2FF2, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state[2]_i_8 - 
nets: {state[2]_i_8_n_0 state[2]_i_8/O}, {state_reg_n_0_[2] state[2]_i_8/I0}, {state_reg_n_0_[1] state[2]_i_8/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X9Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

state[2]_i_9 - 
nets: {state[2]_i_9_n_0 state[2]_i_9/O}, {state[2]_i_14_n_0 state[2]_i_9/I0}, {state[2]_i_15_n_0 state[2]_i_9/I1}, {cbe[2] state[2]_i_9/I2}, {cbe[1] state[2]_i_9/I3}, {state_reg_n_0_[2] state[2]_i_9/I4}, {state_reg_n_0_[1] state[2]_i_9/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000400, 
LOC: SLICE_X10Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

state_reg[0] - 
nets: {state_reg_n_0_[0] state_reg[0]/Q}, {clk state_reg[0]/C}, {<const1> state_reg[0]/CE}, {state[0]_i_1_n_0 state_reg[0]/D}, {wb_reset_o state_reg[0]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state_reg[1] - 
nets: {state_reg_n_0_[1] state_reg[1]/Q}, {clk state_reg[1]/C}, {<const1> state_reg[1]/CE}, {state[1]_i_1_n_0 state_reg[1]/D}, {wb_reset_o state_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

state_reg[2] - 
nets: {state_reg_n_0_[2] state_reg[2]/Q}, {clk state_reg[2]/C}, {<const1> state_reg[2]/CE}, {state[2]_i_1_n_0 state_reg[2]/D}, {wb_reset_o state_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

trdy_INST_0 - 
nets: {trdy trdy_INST_0/O}, {trdy_INST_0_i_1_n_0 trdy_INST_0/I0}, {trdy_INST_0_i_2_n_0 trdy_INST_0/I1}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

trdy_INST_0_i_1 - 
nets: {trdy_INST_0_i_1_n_0 trdy_INST_0_i_1/O}, {enable_reg_n_0_[1] trdy_INST_0_i_1/I0}, {enable_reg_n_0_[0] trdy_INST_0_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X11Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

trdy_INST_0_i_2 - 
nets: {trdy_INST_0_i_2_n_0 trdy_INST_0_i_2/O}, {enable_reg_n_0_[1] trdy_INST_0_i_2/I0}, {enable_reg_n_0_[0] trdy_INST_0_i_2/I1}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 4'hE, 
LOC: SLICE_X10Y20, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

user_command_reg[31]_i_1 - 
nets: {user_command_reg[31]_i_1_n_0 user_command_reg[31]_i_1/O}, {baseaddr[7]_i_2_n_0 user_command_reg[31]_i_1/I0}, {address_reg_n_0_[1] user_command_reg[31]_i_1/I1}, {state_reg_n_0_[2] user_command_reg[31]_i_1/I2}, {irdy user_command_reg[31]_i_1/I3}, {address_reg_n_0_[4] user_command_reg[31]_i_1/I4}, {address_reg_n_0_[3] user_command_reg[31]_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'h0000000000800000, 
LOC: SLICE_X9Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

user_command_reg_reg[0] - 
nets: {user_command_reg[0] user_command_reg_reg[0]/Q}, {clk user_command_reg_reg[0]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[0]/CE}, {ad[0] user_command_reg_reg[0]/D}, {wb_reset_o user_command_reg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[10] - 
nets: {user_command_reg[10] user_command_reg_reg[10]/Q}, {clk user_command_reg_reg[10]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[10]/CE}, {ad[10] user_command_reg_reg[10]/D}, {wb_reset_o user_command_reg_reg[10]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[11] - 
nets: {user_command_reg[11] user_command_reg_reg[11]/Q}, {clk user_command_reg_reg[11]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[11]/CE}, {ad[11] user_command_reg_reg[11]/D}, {wb_reset_o user_command_reg_reg[11]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[12] - 
nets: {user_command_reg[12] user_command_reg_reg[12]/Q}, {clk user_command_reg_reg[12]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[12]/CE}, {ad[12] user_command_reg_reg[12]/D}, {wb_reset_o user_command_reg_reg[12]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[13] - 
nets: {user_command_reg[13] user_command_reg_reg[13]/Q}, {clk user_command_reg_reg[13]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[13]/CE}, {ad[13] user_command_reg_reg[13]/D}, {wb_reset_o user_command_reg_reg[13]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[14] - 
nets: {user_command_reg[14] user_command_reg_reg[14]/Q}, {clk user_command_reg_reg[14]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[14]/CE}, {ad[14] user_command_reg_reg[14]/D}, {wb_reset_o user_command_reg_reg[14]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[15] - 
nets: {user_command_reg[15] user_command_reg_reg[15]/Q}, {clk user_command_reg_reg[15]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[15]/CE}, {ad[15] user_command_reg_reg[15]/D}, {wb_reset_o user_command_reg_reg[15]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[16] - 
nets: {user_command_reg[16] user_command_reg_reg[16]/Q}, {clk user_command_reg_reg[16]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[16]/CE}, {ad[16] user_command_reg_reg[16]/D}, {wb_reset_o user_command_reg_reg[16]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[17] - 
nets: {user_command_reg[17] user_command_reg_reg[17]/Q}, {clk user_command_reg_reg[17]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[17]/CE}, {ad[17] user_command_reg_reg[17]/D}, {wb_reset_o user_command_reg_reg[17]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[18] - 
nets: {user_command_reg[18] user_command_reg_reg[18]/Q}, {clk user_command_reg_reg[18]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[18]/CE}, {ad[18] user_command_reg_reg[18]/D}, {wb_reset_o user_command_reg_reg[18]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[19] - 
nets: {user_command_reg[19] user_command_reg_reg[19]/Q}, {clk user_command_reg_reg[19]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[19]/CE}, {ad[19] user_command_reg_reg[19]/D}, {wb_reset_o user_command_reg_reg[19]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[1] - 
nets: {user_command_reg[1] user_command_reg_reg[1]/Q}, {clk user_command_reg_reg[1]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[1]/CE}, {ad[1] user_command_reg_reg[1]/D}, {wb_reset_o user_command_reg_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[20] - 
nets: {user_command_reg[20] user_command_reg_reg[20]/Q}, {clk user_command_reg_reg[20]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[20]/CE}, {ad[20] user_command_reg_reg[20]/D}, {wb_reset_o user_command_reg_reg[20]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[21] - 
nets: {user_command_reg[21] user_command_reg_reg[21]/Q}, {clk user_command_reg_reg[21]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[21]/CE}, {ad[21] user_command_reg_reg[21]/D}, {wb_reset_o user_command_reg_reg[21]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[22] - 
nets: {user_command_reg[22] user_command_reg_reg[22]/Q}, {clk user_command_reg_reg[22]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[22]/CE}, {ad[22] user_command_reg_reg[22]/D}, {wb_reset_o user_command_reg_reg[22]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[23] - 
nets: {user_command_reg[23] user_command_reg_reg[23]/Q}, {clk user_command_reg_reg[23]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[23]/CE}, {ad[23] user_command_reg_reg[23]/D}, {wb_reset_o user_command_reg_reg[23]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[24] - 
nets: {user_command_reg[24] user_command_reg_reg[24]/Q}, {clk user_command_reg_reg[24]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[24]/CE}, {ad[24] user_command_reg_reg[24]/D}, {wb_reset_o user_command_reg_reg[24]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[25] - 
nets: {user_command_reg[25] user_command_reg_reg[25]/Q}, {clk user_command_reg_reg[25]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[25]/CE}, {ad[25] user_command_reg_reg[25]/D}, {wb_reset_o user_command_reg_reg[25]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[26] - 
nets: {user_command_reg[26] user_command_reg_reg[26]/Q}, {clk user_command_reg_reg[26]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[26]/CE}, {ad[26] user_command_reg_reg[26]/D}, {wb_reset_o user_command_reg_reg[26]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[27] - 
nets: {user_command_reg[27] user_command_reg_reg[27]/Q}, {clk user_command_reg_reg[27]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[27]/CE}, {ad[27] user_command_reg_reg[27]/D}, {wb_reset_o user_command_reg_reg[27]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[28] - 
nets: {user_command_reg[28] user_command_reg_reg[28]/Q}, {clk user_command_reg_reg[28]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[28]/CE}, {ad[28] user_command_reg_reg[28]/D}, {wb_reset_o user_command_reg_reg[28]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[29] - 
nets: {user_command_reg[29] user_command_reg_reg[29]/Q}, {clk user_command_reg_reg[29]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[29]/CE}, {ad[29] user_command_reg_reg[29]/D}, {wb_reset_o user_command_reg_reg[29]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[2] - 
nets: {user_command_reg[2] user_command_reg_reg[2]/Q}, {clk user_command_reg_reg[2]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[2]/CE}, {ad[2] user_command_reg_reg[2]/D}, {wb_reset_o user_command_reg_reg[2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[30] - 
nets: {user_command_reg[30] user_command_reg_reg[30]/Q}, {clk user_command_reg_reg[30]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[30]/CE}, {ad[30] user_command_reg_reg[30]/D}, {wb_reset_o user_command_reg_reg[30]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[31] - 
nets: {user_command_reg[31] user_command_reg_reg[31]/Q}, {clk user_command_reg_reg[31]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[31]/CE}, {ad[31] user_command_reg_reg[31]/D}, {wb_reset_o user_command_reg_reg[31]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[3] - 
nets: {user_command_reg[3] user_command_reg_reg[3]/Q}, {clk user_command_reg_reg[3]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[3]/CE}, {ad[3] user_command_reg_reg[3]/D}, {wb_reset_o user_command_reg_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[4] - 
nets: {user_command_reg[4] user_command_reg_reg[4]/Q}, {clk user_command_reg_reg[4]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[4]/CE}, {ad[4] user_command_reg_reg[4]/D}, {wb_reset_o user_command_reg_reg[4]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[5] - 
nets: {user_command_reg[5] user_command_reg_reg[5]/Q}, {clk user_command_reg_reg[5]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[5]/CE}, {ad[5] user_command_reg_reg[5]/D}, {wb_reset_o user_command_reg_reg[5]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X14Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[6] - 
nets: {user_command_reg[6] user_command_reg_reg[6]/Q}, {clk user_command_reg_reg[6]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[6]/CE}, {ad[6] user_command_reg_reg[6]/D}, {wb_reset_o user_command_reg_reg[6]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[7] - 
nets: {user_command_reg[7] user_command_reg_reg[7]/Q}, {clk user_command_reg_reg[7]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[7]/CE}, {ad[7] user_command_reg_reg[7]/D}, {wb_reset_o user_command_reg_reg[7]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[8] - 
nets: {user_command_reg[8] user_command_reg_reg[8]/Q}, {clk user_command_reg_reg[8]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[8]/CE}, {ad[8] user_command_reg_reg[8]/D}, {wb_reset_o user_command_reg_reg[8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

user_command_reg_reg[9] - 
nets: {user_command_reg[9] user_command_reg_reg[9]/Q}, {clk user_command_reg_reg[9]/C}, {user_command_reg[31]_i_1_n_0 user_command_reg_reg[9]/CE}, {ad[9] user_command_reg_reg[9]/D}, {wb_reset_o user_command_reg_reg[9]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X13Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address[0]_i_1 - 
nets: {wb_address[0]_i_1_n_0 wb_address[0]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[0]_i_1/I0}, {fifo_start_wb_addr_rd[0] wb_address[0]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[10]_i_1 - 
nets: {wb_address[10]_i_1_n_0 wb_address[10]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[10]_i_1/I0}, {fifo_start_wb_addr_rd[10] wb_address[10]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[11]_i_1 - 
nets: {wb_address[11]_i_1_n_0 wb_address[11]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[11]_i_1/I0}, {fifo_start_wb_addr_rd[11] wb_address[11]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[12]_i_1 - 
nets: {wb_address[12]_i_1_n_0 wb_address[12]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[12]_i_1/I0}, {fifo_start_wb_addr_rd[12] wb_address[12]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[13]_i_1 - 
nets: {wb_address[13]_i_1_n_0 wb_address[13]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[13]_i_1/I0}, {fifo_start_wb_addr_rd[13] wb_address[13]_i_1/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[14]_i_1 - 
nets: {wb_address[14]_i_1_n_0 wb_address[14]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[14]_i_1/I0}, {fifo_start_wb_addr_rd[14] wb_address[14]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[15]_i_1 - 
nets: {wb_address[15]_i_1_n_0 wb_address[15]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[15]_i_1/I0}, {fifo_start_wb_addr_rd[15] wb_address[15]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[16]_i_1 - 
nets: {wb_address[16]_i_1_n_0 wb_address[16]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[16]_i_1/I0}, {fifo_start_wb_addr_rd[16] wb_address[16]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[17]_i_1 - 
nets: {wb_address[17]_i_1_n_0 wb_address[17]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[17]_i_1/I0}, {fifo_start_wb_addr_rd[17] wb_address[17]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[18]_i_1 - 
nets: {wb_address[18]_i_1_n_0 wb_address[18]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[18]_i_1/I0}, {fifo_start_wb_addr_rd[18] wb_address[18]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[19]_i_1 - 
nets: {wb_address[19]_i_1_n_0 wb_address[19]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[19]_i_1/I0}, {fifo_start_wb_addr_rd[19] wb_address[19]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[1]_i_1 - 
nets: {wb_address[1]_i_1_n_0 wb_address[1]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[1]_i_1/I0}, {fifo_start_wb_addr_rd[1] wb_address[1]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[20]_i_1 - 
nets: {wb_address[20]_i_1_n_0 wb_address[20]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[20]_i_1/I0}, {fifo_start_wb_addr_rd[20] wb_address[20]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[21]_i_1 - 
nets: {wb_address[21]_i_1_n_0 wb_address[21]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[21]_i_1/I0}, {fifo_start_wb_addr_rd[21] wb_address[21]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[22]_i_1 - 
nets: {wb_address[22]_i_1_n_0 wb_address[22]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[22]_i_1/I0}, {fifo_start_wb_addr_rd[22] wb_address[22]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[23]_i_1 - 
nets: {wb_address[23]_i_1_n_0 wb_address[23]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[23]_i_1/I0}, {fifo_start_wb_addr_rd[23] wb_address[23]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[24]_i_1 - 
nets: {wb_address[24]_i_1_n_0 wb_address[24]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[24]_i_1/I0}, {fifo_start_wb_addr_rd[24] wb_address[24]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[25]_i_1 - 
nets: {wb_address[25]_i_1_n_0 wb_address[25]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[25]_i_1/I0}, {fifo_start_wb_addr_rd[25] wb_address[25]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[26]_i_1 - 
nets: {wb_address[26]_i_1_n_0 wb_address[26]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[26]_i_1/I0}, {fifo_start_wb_addr_rd[26] wb_address[26]_i_1/I1}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[27]_i_1 - 
nets: {wb_address[27]_i_1_n_0 wb_address[27]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[27]_i_1/I0}, {fifo_start_wb_addr_rd[27] wb_address[27]_i_1/I1}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[28]_i_1 - 
nets: {wb_address[28]_i_1_n_0 wb_address[28]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[28]_i_1/I0}, {fifo_start_wb_addr_rd[28] wb_address[28]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[29]_i_1 - 
nets: {wb_address[29]_i_1_n_0 wb_address[29]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[29]_i_1/I0}, {fifo_start_wb_addr_rd[29] wb_address[29]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[2]_i_1 - 
nets: {wb_address[2]_i_1_n_0 wb_address[2]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[2]_i_1/I0}, {fifo_start_wb_addr_rd[2] wb_address[2]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[30]_i_1 - 
nets: {wb_address[30]_i_1_n_0 wb_address[30]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[30]_i_1/I0}, {fifo_start_wb_addr_rd[30] wb_address[30]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X9Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[31]_i_1 - 
nets: {wb_address[31]_i_1_n_0 wb_address[31]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[31]_i_1/I0}, {wbwf_state_reg_n_0_[1] wb_address[31]_i_1/I1}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 4'hB, 
LOC: SLICE_X12Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[31]_i_2 - 
nets: {wb_address[31]_i_2_n_0 wb_address[31]_i_2/O}, {wbwf_state_reg_n_0_[0] wb_address[31]_i_2/I0}, {fifo_start_wb_addr_rd[31] wb_address[31]_i_2/I1}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[3]_i_1 - 
nets: {wb_address[3]_i_1_n_0 wb_address[3]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[3]_i_1/I0}, {fifo_start_wb_addr_rd[3] wb_address[3]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[4]_i_1 - 
nets: {wb_address[4]_i_1_n_0 wb_address[4]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[4]_i_1/I0}, {fifo_start_wb_addr_rd[4] wb_address[4]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[5]_i_1 - 
nets: {wb_address[5]_i_1_n_0 wb_address[5]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[5]_i_1/I0}, {fifo_start_wb_addr_rd[5] wb_address[5]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[6]_i_1 - 
nets: {wb_address[6]_i_1_n_0 wb_address[6]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[6]_i_1/I0}, {fifo_start_wb_addr_rd[6] wb_address[6]_i_1/I1}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[7]_i_1 - 
nets: {wb_address[7]_i_1_n_0 wb_address[7]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[7]_i_1/I0}, {fifo_start_wb_addr_rd[7] wb_address[7]_i_1/I1}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[8]_i_1 - 
nets: {wb_address[8]_i_1_n_0 wb_address[8]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[8]_i_1/I0}, {fifo_start_wb_addr_rd[8] wb_address[8]_i_1/I1}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address[9]_i_1 - 
nets: {wb_address[9]_i_1_n_0 wb_address[9]_i_1/O}, {wbwf_state_reg_n_0_[0] wb_address[9]_i_1/I0}, {fifo_start_wb_addr_rd[9] wb_address[9]_i_1/I1}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 4'h8, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT2, 
REF_NAME: LUT2, 

wb_address_reg[0] - 
nets: {wb_address[0] wb_address_reg[0]/Q}, {clk wb_address_reg[0]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[0]/CE}, {wb_address[0]_i_1_n_0 wb_address_reg[0]/D}, {wb_reset_o wb_address_reg[0]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[10] - 
nets: {wb_address[10] wb_address_reg[10]/Q}, {clk wb_address_reg[10]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[10]/CE}, {wb_address[10]_i_1_n_0 wb_address_reg[10]/D}, {wb_reset_o wb_address_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[11] - 
nets: {wb_address[11] wb_address_reg[11]/Q}, {clk wb_address_reg[11]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[11]/CE}, {wb_address[11]_i_1_n_0 wb_address_reg[11]/D}, {wb_reset_o wb_address_reg[11]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[12] - 
nets: {wb_address[12] wb_address_reg[12]/Q}, {clk wb_address_reg[12]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[12]/CE}, {wb_address[12]_i_1_n_0 wb_address_reg[12]/D}, {wb_reset_o wb_address_reg[12]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[13] - 
nets: {wb_address[13] wb_address_reg[13]/Q}, {clk wb_address_reg[13]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[13]/CE}, {wb_address[13]_i_1_n_0 wb_address_reg[13]/D}, {wb_reset_o wb_address_reg[13]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[14] - 
nets: {wb_address[14] wb_address_reg[14]/Q}, {clk wb_address_reg[14]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[14]/CE}, {wb_address[14]_i_1_n_0 wb_address_reg[14]/D}, {wb_reset_o wb_address_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[15] - 
nets: {wb_address[15] wb_address_reg[15]/Q}, {clk wb_address_reg[15]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[15]/CE}, {wb_address[15]_i_1_n_0 wb_address_reg[15]/D}, {wb_reset_o wb_address_reg[15]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[16] - 
nets: {wb_address[16] wb_address_reg[16]/Q}, {clk wb_address_reg[16]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[16]/CE}, {wb_address[16]_i_1_n_0 wb_address_reg[16]/D}, {wb_reset_o wb_address_reg[16]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[17] - 
nets: {wb_address[17] wb_address_reg[17]/Q}, {clk wb_address_reg[17]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[17]/CE}, {wb_address[17]_i_1_n_0 wb_address_reg[17]/D}, {wb_reset_o wb_address_reg[17]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[18] - 
nets: {wb_address[18] wb_address_reg[18]/Q}, {clk wb_address_reg[18]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[18]/CE}, {wb_address[18]_i_1_n_0 wb_address_reg[18]/D}, {wb_reset_o wb_address_reg[18]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[19] - 
nets: {wb_address[19] wb_address_reg[19]/Q}, {clk wb_address_reg[19]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[19]/CE}, {wb_address[19]_i_1_n_0 wb_address_reg[19]/D}, {wb_reset_o wb_address_reg[19]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[1] - 
nets: {wb_address[1] wb_address_reg[1]/Q}, {clk wb_address_reg[1]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[1]/CE}, {wb_address[1]_i_1_n_0 wb_address_reg[1]/D}, {wb_reset_o wb_address_reg[1]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[20] - 
nets: {wb_address[20] wb_address_reg[20]/Q}, {clk wb_address_reg[20]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[20]/CE}, {wb_address[20]_i_1_n_0 wb_address_reg[20]/D}, {wb_reset_o wb_address_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[21] - 
nets: {wb_address[21] wb_address_reg[21]/Q}, {clk wb_address_reg[21]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[21]/CE}, {wb_address[21]_i_1_n_0 wb_address_reg[21]/D}, {wb_reset_o wb_address_reg[21]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[22] - 
nets: {wb_address[22] wb_address_reg[22]/Q}, {clk wb_address_reg[22]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[22]/CE}, {wb_address[22]_i_1_n_0 wb_address_reg[22]/D}, {wb_reset_o wb_address_reg[22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[23] - 
nets: {wb_address[23] wb_address_reg[23]/Q}, {clk wb_address_reg[23]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[23]/CE}, {wb_address[23]_i_1_n_0 wb_address_reg[23]/D}, {wb_reset_o wb_address_reg[23]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[24] - 
nets: {wb_address[24] wb_address_reg[24]/Q}, {clk wb_address_reg[24]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[24]/CE}, {wb_address[24]_i_1_n_0 wb_address_reg[24]/D}, {wb_reset_o wb_address_reg[24]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[25] - 
nets: {wb_address[25] wb_address_reg[25]/Q}, {clk wb_address_reg[25]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[25]/CE}, {wb_address[25]_i_1_n_0 wb_address_reg[25]/D}, {wb_reset_o wb_address_reg[25]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[26] - 
nets: {wb_address[26] wb_address_reg[26]/Q}, {clk wb_address_reg[26]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[26]/CE}, {wb_address[26]_i_1_n_0 wb_address_reg[26]/D}, {wb_reset_o wb_address_reg[26]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[27] - 
nets: {wb_address[27] wb_address_reg[27]/Q}, {clk wb_address_reg[27]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[27]/CE}, {wb_address[27]_i_1_n_0 wb_address_reg[27]/D}, {wb_reset_o wb_address_reg[27]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[28] - 
nets: {wb_address[28] wb_address_reg[28]/Q}, {clk wb_address_reg[28]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[28]/CE}, {wb_address[28]_i_1_n_0 wb_address_reg[28]/D}, {wb_reset_o wb_address_reg[28]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[29] - 
nets: {wb_address[29] wb_address_reg[29]/Q}, {clk wb_address_reg[29]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[29]/CE}, {wb_address[29]_i_1_n_0 wb_address_reg[29]/D}, {wb_reset_o wb_address_reg[29]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[2] - 
nets: {wb_address[2] wb_address_reg[2]/Q}, {clk wb_address_reg[2]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[2]/CE}, {wb_address[2]_i_1_n_0 wb_address_reg[2]/D}, {wb_reset_o wb_address_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[30] - 
nets: {wb_address[30] wb_address_reg[30]/Q}, {clk wb_address_reg[30]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[30]/CE}, {wb_address[30]_i_1_n_0 wb_address_reg[30]/D}, {wb_reset_o wb_address_reg[30]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y13, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[31] - 
nets: {wb_address[31] wb_address_reg[31]/Q}, {clk wb_address_reg[31]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[31]/CE}, {wb_address[31]_i_2_n_0 wb_address_reg[31]/D}, {wb_reset_o wb_address_reg[31]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[3] - 
nets: {wb_address[3] wb_address_reg[3]/Q}, {clk wb_address_reg[3]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[3]/CE}, {wb_address[3]_i_1_n_0 wb_address_reg[3]/D}, {wb_reset_o wb_address_reg[3]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[4] - 
nets: {wb_address[4] wb_address_reg[4]/Q}, {clk wb_address_reg[4]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[4]/CE}, {wb_address[4]_i_1_n_0 wb_address_reg[4]/D}, {wb_reset_o wb_address_reg[4]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[5] - 
nets: {wb_address[5] wb_address_reg[5]/Q}, {clk wb_address_reg[5]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[5]/CE}, {wb_address[5]_i_1_n_0 wb_address_reg[5]/D}, {wb_reset_o wb_address_reg[5]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[6] - 
nets: {wb_address[6] wb_address_reg[6]/Q}, {clk wb_address_reg[6]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[6]/CE}, {wb_address[6]_i_1_n_0 wb_address_reg[6]/D}, {wb_reset_o wb_address_reg[6]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[7] - 
nets: {wb_address[7] wb_address_reg[7]/Q}, {clk wb_address_reg[7]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[7]/CE}, {wb_address[7]_i_1_n_0 wb_address_reg[7]/D}, {wb_reset_o wb_address_reg[7]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[8] - 
nets: {wb_address[8] wb_address_reg[8]/Q}, {clk wb_address_reg[8]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[8]/CE}, {wb_address[8]_i_1_n_0 wb_address_reg[8]/D}, {wb_reset_o wb_address_reg[8]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_address_reg[9] - 
nets: {wb_address[9] wb_address_reg[9]/Q}, {clk wb_address_reg[9]/C}, {wb_address[31]_i_1_n_0 wb_address_reg[9]/CE}, {wb_address[9]_i_1_n_0 wb_address_reg[9]/D}, {wb_reset_o wb_address_reg[9]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg[9]_i_1 - 
nets: {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg[9]_i_1/O}, {baseaddr[7]_i_2_n_0 wb_baseaddr_reg[9]_i_1/I0}, {state_reg_n_0_[2] wb_baseaddr_reg[9]_i_1/I1}, {irdy wb_baseaddr_reg[9]_i_1/I2}, {address_reg_n_0_[4] wb_baseaddr_reg[9]_i_1/I3}, {address_reg_n_0_[3] wb_baseaddr_reg[9]_i_1/I4}, {address_reg_n_0_[1] wb_baseaddr_reg[9]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000000000000800, 
LOC: SLICE_X9Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_baseaddr_reg_reg[0] - 
nets: {data4[22] wb_baseaddr_reg_reg[0]/Q}, {clk wb_baseaddr_reg_reg[0]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[0]/CE}, {ad[22] wb_baseaddr_reg_reg[0]/D}, {wb_reset_o wb_baseaddr_reg_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X17Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[1] - 
nets: {data4[23] wb_baseaddr_reg_reg[1]/Q}, {clk wb_baseaddr_reg_reg[1]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[1]/CE}, {ad[23] wb_baseaddr_reg_reg[1]/D}, {wb_reset_o wb_baseaddr_reg_reg[1]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y16, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[2] - 
nets: {data4[24] wb_baseaddr_reg_reg[2]/Q}, {clk wb_baseaddr_reg_reg[2]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[2]/CE}, {ad[24] wb_baseaddr_reg_reg[2]/D}, {wb_reset_o wb_baseaddr_reg_reg[2]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[3] - 
nets: {data4[25] wb_baseaddr_reg_reg[3]/Q}, {clk wb_baseaddr_reg_reg[3]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[3]/CE}, {ad[25] wb_baseaddr_reg_reg[3]/D}, {wb_reset_o wb_baseaddr_reg_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[4] - 
nets: {data4[26] wb_baseaddr_reg_reg[4]/Q}, {clk wb_baseaddr_reg_reg[4]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[4]/CE}, {ad[26] wb_baseaddr_reg_reg[4]/D}, {wb_reset_o wb_baseaddr_reg_reg[4]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[5] - 
nets: {data4[27] wb_baseaddr_reg_reg[5]/Q}, {clk wb_baseaddr_reg_reg[5]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[5]/CE}, {ad[27] wb_baseaddr_reg_reg[5]/D}, {wb_reset_o wb_baseaddr_reg_reg[5]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[6] - 
nets: {data4[28] wb_baseaddr_reg_reg[6]/Q}, {clk wb_baseaddr_reg_reg[6]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[6]/CE}, {ad[28] wb_baseaddr_reg_reg[6]/D}, {wb_reset_o wb_baseaddr_reg_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[7] - 
nets: {data4[29] wb_baseaddr_reg_reg[7]/Q}, {clk wb_baseaddr_reg_reg[7]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[7]/CE}, {ad[29] wb_baseaddr_reg_reg[7]/D}, {wb_reset_o wb_baseaddr_reg_reg[7]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[8] - 
nets: {data4[30] wb_baseaddr_reg_reg[8]/Q}, {clk wb_baseaddr_reg_reg[8]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[8]/CE}, {ad[30] wb_baseaddr_reg_reg[8]/D}, {wb_reset_o wb_baseaddr_reg_reg[8]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y14, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_baseaddr_reg_reg[9] - 
nets: {data4[31] wb_baseaddr_reg_reg[9]/Q}, {clk wb_baseaddr_reg_reg[9]/C}, {wb_baseaddr_reg[9]_i_1_n_0 wb_baseaddr_reg_reg[9]/CE}, {ad[31] wb_baseaddr_reg_reg[9]/D}, {wb_reset_o wb_baseaddr_reg_reg[9]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y15, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_cyc_o_i_1 - 
nets: {wb_cyc_o_i_1_n_0 wb_cyc_o_i_1/O}, {wb_wr_o_i_1_n_0 wb_cyc_o_i_1/I0}, {wbr_phase[1] wb_cyc_o_i_1/I1}, {wbr_phase[0] wb_cyc_o_i_1/I2}, {p_0_in3_out wb_cyc_o_i_1/I3}, {wbwf_state_reg_n_0_[0] wb_cyc_o_i_1/I4}, {wbwf_state_reg_n_0_[1] wb_cyc_o_i_1/I5}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 64'hBABEAAAAAAAAAAAA, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wb_cyc_o_i_2 - 
nets: {p_0_in3_out wb_cyc_o_i_2/O}, {wbr_timeout_count_new[2] wb_cyc_o_i_2/I0}, {wbr_timeout_count_new[3] wb_cyc_o_i_2/I1}, {wbr_timeout_count_new[0] wb_cyc_o_i_2/I2}, {wbr_timeout_count_new[1] wb_cyc_o_i_2/I3}, {wb_ack_i wb_cyc_o_i_2/I4}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 32'hFFFF8000, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_cyc_o_reg - 
nets: {wb_stb_o wb_cyc_o_reg/Q}, {clk wb_cyc_o_reg/C}, {wb_address[31]_i_1_n_0 wb_cyc_o_reg/CE}, {wb_cyc_o_i_1_n_0 wb_cyc_o_reg/D}, {wb_reset_o wb_cyc_o_reg/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o[0]_i_1 - 
nets: {wb_dat_o[0]_i_1_n_0 wb_dat_o[0]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[0]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[0]_i_1/I1}, {led[0] wb_dat_o[0]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[10]_i_1 - 
nets: {wb_dat_o[10]_i_1_n_0 wb_dat_o[10]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[10]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[10]_i_1/I1}, {pci_write_reg[10] wb_dat_o[10]_i_1/I2}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[11]_i_1 - 
nets: {wb_dat_o[11]_i_1_n_0 wb_dat_o[11]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[11]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[11]_i_1/I1}, {pci_write_reg[11] wb_dat_o[11]_i_1/I2}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[12]_i_1 - 
nets: {wb_dat_o[12]_i_1_n_0 wb_dat_o[12]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[12]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[12]_i_1/I1}, {pci_write_reg[12] wb_dat_o[12]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[13]_i_1 - 
nets: {wb_dat_o[13]_i_1_n_0 wb_dat_o[13]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[13]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[13]_i_1/I1}, {pci_write_reg[13] wb_dat_o[13]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[14]_i_1 - 
nets: {wb_dat_o[14]_i_1_n_0 wb_dat_o[14]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[14]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[14]_i_1/I1}, {pci_write_reg[14] wb_dat_o[14]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[15]_i_1 - 
nets: {wb_dat_o[15]_i_1_n_0 wb_dat_o[15]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[15]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[15]_i_1/I1}, {pci_write_reg[15] wb_dat_o[15]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[16]_i_1 - 
nets: {wb_dat_o[16]_i_1_n_0 wb_dat_o[16]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[16]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[16]_i_1/I1}, {pci_write_reg[16] wb_dat_o[16]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[17]_i_1 - 
nets: {wb_dat_o[17]_i_1_n_0 wb_dat_o[17]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[17]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[17]_i_1/I1}, {pci_write_reg[17] wb_dat_o[17]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[18]_i_1 - 
nets: {wb_dat_o[18]_i_1_n_0 wb_dat_o[18]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[18]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[18]_i_1/I1}, {pci_write_reg[18] wb_dat_o[18]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[19]_i_1 - 
nets: {wb_dat_o[19]_i_1_n_0 wb_dat_o[19]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[19]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[19]_i_1/I1}, {pci_write_reg[19] wb_dat_o[19]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[1]_i_1 - 
nets: {wb_dat_o[1]_i_1_n_0 wb_dat_o[1]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[1]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[1]_i_1/I1}, {led[1] wb_dat_o[1]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[20]_i_1 - 
nets: {wb_dat_o[20]_i_1_n_0 wb_dat_o[20]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[20]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[20]_i_1/I1}, {pci_write_reg[20] wb_dat_o[20]_i_1/I2}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[21]_i_1 - 
nets: {wb_dat_o[21]_i_1_n_0 wb_dat_o[21]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[21]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[21]_i_1/I1}, {pci_write_reg[21] wb_dat_o[21]_i_1/I2}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[22]_i_1 - 
nets: {wb_dat_o[22]_i_1_n_0 wb_dat_o[22]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[22]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[22]_i_1/I1}, {pci_write_reg[22] wb_dat_o[22]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[23]_i_1 - 
nets: {wb_dat_o[23]_i_1_n_0 wb_dat_o[23]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[23]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[23]_i_1/I1}, {pci_write_reg[23] wb_dat_o[23]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[24]_i_1 - 
nets: {wb_dat_o[24]_i_1_n_0 wb_dat_o[24]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[24]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[24]_i_1/I1}, {pci_write_reg[24] wb_dat_o[24]_i_1/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[25]_i_1 - 
nets: {wb_dat_o[25]_i_1_n_0 wb_dat_o[25]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[25]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[25]_i_1/I1}, {pci_write_reg[25] wb_dat_o[25]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[26]_i_1 - 
nets: {wb_dat_o[26]_i_1_n_0 wb_dat_o[26]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[26]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[26]_i_1/I1}, {pci_write_reg[26] wb_dat_o[26]_i_1/I2}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[27]_i_1 - 
nets: {wb_dat_o[27]_i_1_n_0 wb_dat_o[27]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[27]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[27]_i_1/I1}, {pci_write_reg[27] wb_dat_o[27]_i_1/I2}, 
BEL: SLICEM.C5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[28]_i_1 - 
nets: {wb_dat_o[28]_i_1_n_0 wb_dat_o[28]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[28]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[28]_i_1/I1}, {pci_write_reg[28] wb_dat_o[28]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[29]_i_1 - 
nets: {wb_dat_o[29]_i_1_n_0 wb_dat_o[29]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[29]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[29]_i_1/I1}, {pci_write_reg[29] wb_dat_o[29]_i_1/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[2]_i_1 - 
nets: {wb_dat_o[2]_i_1_n_0 wb_dat_o[2]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[2]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[2]_i_1/I1}, {led[2] wb_dat_o[2]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[30]_i_1 - 
nets: {wb_dat_o[30]_i_1_n_0 wb_dat_o[30]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[30]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[30]_i_1/I1}, {pci_write_reg[30] wb_dat_o[30]_i_1/I2}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[31]_i_1 - 
nets: {wb_dat_o[31]_i_1_n_0 wb_dat_o[31]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[31]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[31]_i_1/I1}, {pci_write_reg[31] wb_dat_o[31]_i_1/I2}, 
BEL: SLICEL.B5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[3]_i_1 - 
nets: {wb_dat_o[3]_i_1_n_0 wb_dat_o[3]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[3]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[3]_i_1/I1}, {led[3] wb_dat_o[3]_i_1/I2}, 
BEL: SLICEM.B5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[4]_i_1 - 
nets: {wb_dat_o[4]_i_1_n_0 wb_dat_o[4]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[4]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[4]_i_1/I1}, {pci_write_reg[4] wb_dat_o[4]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[5]_i_1 - 
nets: {wb_dat_o[5]_i_1_n_0 wb_dat_o[5]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[5]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[5]_i_1/I1}, {pci_write_reg[5] wb_dat_o[5]_i_1/I2}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[6]_i_1 - 
nets: {wb_dat_o[6]_i_1_n_0 wb_dat_o[6]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[6]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[6]_i_1/I1}, {pci_write_reg[6] wb_dat_o[6]_i_1/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[7]_i_1 - 
nets: {wb_dat_o[7]_i_1_n_0 wb_dat_o[7]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[7]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[7]_i_1/I1}, {pci_write_reg[7] wb_dat_o[7]_i_1/I2}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[8]_i_1 - 
nets: {wb_dat_o[8]_i_1_n_0 wb_dat_o[8]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[8]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[8]_i_1/I1}, {pci_write_reg[8] wb_dat_o[8]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o[9]_i_1 - 
nets: {wb_dat_o[9]_i_1_n_0 wb_dat_o[9]_i_1/O}, {wbwf_state_reg_n_0_[1] wb_dat_o[9]_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_dat_o[9]_i_1/I1}, {pci_write_reg[9] wb_dat_o[9]_i_1/I2}, 
BEL: SLICEM.D5LUT, 
CLASS: cell, 
INIT: 8'h40, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wb_dat_o_reg[0] - 
nets: {wb_dat_o[0] wb_dat_o_reg[0]/Q}, {clk wb_dat_o_reg[0]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[0]/CE}, {wb_dat_o[0]_i_1_n_0 wb_dat_o_reg[0]/D}, {wb_reset_o wb_dat_o_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[10] - 
nets: {wb_dat_o[10] wb_dat_o_reg[10]/Q}, {clk wb_dat_o_reg[10]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[10]/CE}, {wb_dat_o[10]_i_1_n_0 wb_dat_o_reg[10]/D}, {wb_reset_o wb_dat_o_reg[10]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[11] - 
nets: {wb_dat_o[11] wb_dat_o_reg[11]/Q}, {clk wb_dat_o_reg[11]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[11]/CE}, {wb_dat_o[11]_i_1_n_0 wb_dat_o_reg[11]/D}, {wb_reset_o wb_dat_o_reg[11]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[12] - 
nets: {wb_dat_o[12] wb_dat_o_reg[12]/Q}, {clk wb_dat_o_reg[12]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[12]/CE}, {wb_dat_o[12]_i_1_n_0 wb_dat_o_reg[12]/D}, {wb_reset_o wb_dat_o_reg[12]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[13] - 
nets: {wb_dat_o[13] wb_dat_o_reg[13]/Q}, {clk wb_dat_o_reg[13]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[13]/CE}, {wb_dat_o[13]_i_1_n_0 wb_dat_o_reg[13]/D}, {wb_reset_o wb_dat_o_reg[13]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[14] - 
nets: {wb_dat_o[14] wb_dat_o_reg[14]/Q}, {clk wb_dat_o_reg[14]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[14]/CE}, {wb_dat_o[14]_i_1_n_0 wb_dat_o_reg[14]/D}, {wb_reset_o wb_dat_o_reg[14]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[15] - 
nets: {wb_dat_o[15] wb_dat_o_reg[15]/Q}, {clk wb_dat_o_reg[15]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[15]/CE}, {wb_dat_o[15]_i_1_n_0 wb_dat_o_reg[15]/D}, {wb_reset_o wb_dat_o_reg[15]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[16] - 
nets: {wb_dat_o[16] wb_dat_o_reg[16]/Q}, {clk wb_dat_o_reg[16]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[16]/CE}, {wb_dat_o[16]_i_1_n_0 wb_dat_o_reg[16]/D}, {wb_reset_o wb_dat_o_reg[16]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[17] - 
nets: {wb_dat_o[17] wb_dat_o_reg[17]/Q}, {clk wb_dat_o_reg[17]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[17]/CE}, {wb_dat_o[17]_i_1_n_0 wb_dat_o_reg[17]/D}, {wb_reset_o wb_dat_o_reg[17]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[18] - 
nets: {wb_dat_o[18] wb_dat_o_reg[18]/Q}, {clk wb_dat_o_reg[18]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[18]/CE}, {wb_dat_o[18]_i_1_n_0 wb_dat_o_reg[18]/D}, {wb_reset_o wb_dat_o_reg[18]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[19] - 
nets: {wb_dat_o[19] wb_dat_o_reg[19]/Q}, {clk wb_dat_o_reg[19]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[19]/CE}, {wb_dat_o[19]_i_1_n_0 wb_dat_o_reg[19]/D}, {wb_reset_o wb_dat_o_reg[19]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X16Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[1] - 
nets: {wb_dat_o[1] wb_dat_o_reg[1]/Q}, {clk wb_dat_o_reg[1]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[1]/CE}, {wb_dat_o[1]_i_1_n_0 wb_dat_o_reg[1]/D}, {wb_reset_o wb_dat_o_reg[1]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[20] - 
nets: {wb_dat_o[20] wb_dat_o_reg[20]/Q}, {clk wb_dat_o_reg[20]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[20]/CE}, {wb_dat_o[20]_i_1_n_0 wb_dat_o_reg[20]/D}, {wb_reset_o wb_dat_o_reg[20]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[21] - 
nets: {wb_dat_o[21] wb_dat_o_reg[21]/Q}, {clk wb_dat_o_reg[21]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[21]/CE}, {wb_dat_o[21]_i_1_n_0 wb_dat_o_reg[21]/D}, {wb_reset_o wb_dat_o_reg[21]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[22] - 
nets: {wb_dat_o[22] wb_dat_o_reg[22]/Q}, {clk wb_dat_o_reg[22]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[22]/CE}, {wb_dat_o[22]_i_1_n_0 wb_dat_o_reg[22]/D}, {wb_reset_o wb_dat_o_reg[22]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[23] - 
nets: {wb_dat_o[23] wb_dat_o_reg[23]/Q}, {clk wb_dat_o_reg[23]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[23]/CE}, {wb_dat_o[23]_i_1_n_0 wb_dat_o_reg[23]/D}, {wb_reset_o wb_dat_o_reg[23]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[24] - 
nets: {wb_dat_o[24] wb_dat_o_reg[24]/Q}, {clk wb_dat_o_reg[24]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[24]/CE}, {wb_dat_o[24]_i_1_n_0 wb_dat_o_reg[24]/D}, {wb_reset_o wb_dat_o_reg[24]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[25] - 
nets: {wb_dat_o[25] wb_dat_o_reg[25]/Q}, {clk wb_dat_o_reg[25]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[25]/CE}, {wb_dat_o[25]_i_1_n_0 wb_dat_o_reg[25]/D}, {wb_reset_o wb_dat_o_reg[25]/R}, 
BEL: SLICEM.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[26] - 
nets: {wb_dat_o[26] wb_dat_o_reg[26]/Q}, {clk wb_dat_o_reg[26]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[26]/CE}, {wb_dat_o[26]_i_1_n_0 wb_dat_o_reg[26]/D}, {wb_reset_o wb_dat_o_reg[26]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[27] - 
nets: {wb_dat_o[27] wb_dat_o_reg[27]/Q}, {clk wb_dat_o_reg[27]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[27]/CE}, {wb_dat_o[27]_i_1_n_0 wb_dat_o_reg[27]/D}, {wb_reset_o wb_dat_o_reg[27]/R}, 
BEL: SLICEM.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[28] - 
nets: {wb_dat_o[28] wb_dat_o_reg[28]/Q}, {clk wb_dat_o_reg[28]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[28]/CE}, {wb_dat_o[28]_i_1_n_0 wb_dat_o_reg[28]/D}, {wb_reset_o wb_dat_o_reg[28]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[29] - 
nets: {wb_dat_o[29] wb_dat_o_reg[29]/Q}, {clk wb_dat_o_reg[29]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[29]/CE}, {wb_dat_o[29]_i_1_n_0 wb_dat_o_reg[29]/D}, {wb_reset_o wb_dat_o_reg[29]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y17, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[2] - 
nets: {wb_dat_o[2] wb_dat_o_reg[2]/Q}, {clk wb_dat_o_reg[2]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[2]/CE}, {wb_dat_o[2]_i_1_n_0 wb_dat_o_reg[2]/D}, {wb_reset_o wb_dat_o_reg[2]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[30] - 
nets: {wb_dat_o[30] wb_dat_o_reg[30]/Q}, {clk wb_dat_o_reg[30]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[30]/CE}, {wb_dat_o[30]_i_1_n_0 wb_dat_o_reg[30]/D}, {wb_reset_o wb_dat_o_reg[30]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[31] - 
nets: {wb_dat_o[31] wb_dat_o_reg[31]/Q}, {clk wb_dat_o_reg[31]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[31]/CE}, {wb_dat_o[31]_i_1_n_0 wb_dat_o_reg[31]/D}, {wb_reset_o wb_dat_o_reg[31]/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[3] - 
nets: {wb_dat_o[3] wb_dat_o_reg[3]/Q}, {clk wb_dat_o_reg[3]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[3]/CE}, {wb_dat_o[3]_i_1_n_0 wb_dat_o_reg[3]/D}, {wb_reset_o wb_dat_o_reg[3]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[4] - 
nets: {wb_dat_o[4] wb_dat_o_reg[4]/Q}, {clk wb_dat_o_reg[4]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[4]/CE}, {wb_dat_o[4]_i_1_n_0 wb_dat_o_reg[4]/D}, {wb_reset_o wb_dat_o_reg[4]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[5] - 
nets: {wb_dat_o[5] wb_dat_o_reg[5]/Q}, {clk wb_dat_o_reg[5]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[5]/CE}, {wb_dat_o[5]_i_1_n_0 wb_dat_o_reg[5]/D}, {wb_reset_o wb_dat_o_reg[5]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[6] - 
nets: {wb_dat_o[6] wb_dat_o_reg[6]/Q}, {clk wb_dat_o_reg[6]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[6]/CE}, {wb_dat_o[6]_i_1_n_0 wb_dat_o_reg[6]/D}, {wb_reset_o wb_dat_o_reg[6]/R}, 
BEL: SLICEL.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[7] - 
nets: {wb_dat_o[7] wb_dat_o_reg[7]/Q}, {clk wb_dat_o_reg[7]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[7]/CE}, {wb_dat_o[7]_i_1_n_0 wb_dat_o_reg[7]/D}, {wb_reset_o wb_dat_o_reg[7]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X15Y18, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[8] - 
nets: {wb_dat_o[8] wb_dat_o_reg[8]/Q}, {clk wb_dat_o_reg[8]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[8]/CE}, {wb_dat_o[8]_i_1_n_0 wb_dat_o_reg[8]/D}, {wb_reset_o wb_dat_o_reg[8]/R}, 
BEL: SLICEM.DFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_dat_o_reg[9] - 
nets: {wb_dat_o[9] wb_dat_o_reg[9]/Q}, {clk wb_dat_o_reg[9]/C}, {wb_address[31]_i_1_n_0 wb_dat_o_reg[9]/CE}, {wb_dat_o[9]_i_1_n_0 wb_dat_o_reg[9]/D}, {wb_reset_o wb_dat_o_reg[9]/R}, 
BEL: SLICEM.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X12Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_req_reg - 
nets: {wb_req wb_req_reg/Q}, {clk wb_req_reg/C}, {<const1> wb_req_reg/CE}, {arb_state wb_req_reg/D}, {wb_reset_o wb_req_reg/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_reset_o_INST_0 - 
nets: {wb_reset_o wb_reset_o_INST_0/O}, {reset wb_reset_o_INST_0/I0}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 2'h1, 
LOC: SLICE_X8Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT1, 
REF_NAME: LUT1, 

wb_sel_o[0]_i_1 - 
nets: {wb_sel_o[0]_i_1_n_0 wb_sel_o[0]_i_1/O}, {pci_read_sel_reg_reg_n_0_[0] wb_sel_o[0]_i_1/I0}, {pci_write_sel_reg_reg_n_0_[0] wb_sel_o[0]_i_1/I1}, {wbwf_state_reg_n_0_[0] wb_sel_o[0]_i_1/I2}, {wbwf_state_reg_n_0_[1] wb_sel_o[0]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA0C0, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_sel_o[1]_i_1 - 
nets: {wb_sel_o[1]_i_1_n_0 wb_sel_o[1]_i_1/O}, {pci_read_sel_reg_reg_n_0_[1] wb_sel_o[1]_i_1/I0}, {pci_write_sel_reg_reg_n_0_[1] wb_sel_o[1]_i_1/I1}, {wbwf_state_reg_n_0_[0] wb_sel_o[1]_i_1/I2}, {wbwf_state_reg_n_0_[1] wb_sel_o[1]_i_1/I3}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 16'hA0C0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_sel_o[2]_i_1 - 
nets: {wb_sel_o[2]_i_1_n_0 wb_sel_o[2]_i_1/O}, {pci_read_sel_reg_reg_n_0_[2] wb_sel_o[2]_i_1/I0}, {pci_write_sel_reg_reg_n_0_[2] wb_sel_o[2]_i_1/I1}, {wbwf_state_reg_n_0_[0] wb_sel_o[2]_i_1/I2}, {wbwf_state_reg_n_0_[1] wb_sel_o[2]_i_1/I3}, 
BEL: SLICEL.A5LUT, 
CLASS: cell, 
INIT: 16'hA0C0, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_sel_o[3]_i_1 - 
nets: {wb_sel_o[3]_i_1_n_0 wb_sel_o[3]_i_1/O}, {pci_read_sel_reg_reg_n_0_[3] wb_sel_o[3]_i_1/I0}, {pci_write_sel_reg_reg_n_0_[3] wb_sel_o[3]_i_1/I1}, {wbwf_state_reg_n_0_[0] wb_sel_o[3]_i_1/I2}, {wbwf_state_reg_n_0_[1] wb_sel_o[3]_i_1/I3}, 
BEL: SLICEL.D5LUT, 
CLASS: cell, 
INIT: 16'hA0C0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wb_sel_o_reg[0] - 
nets: {wb_sel_o[0] wb_sel_o_reg[0]/Q}, {clk wb_sel_o_reg[0]/C}, {wb_address[31]_i_1_n_0 wb_sel_o_reg[0]/CE}, {wb_sel_o[0]_i_1_n_0 wb_sel_o_reg[0]/D}, {wb_reset_o wb_sel_o_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_sel_o_reg[1] - 
nets: {wb_sel_o[1] wb_sel_o_reg[1]/Q}, {clk wb_sel_o_reg[1]/C}, {wb_address[31]_i_1_n_0 wb_sel_o_reg[1]/CE}, {wb_sel_o[1]_i_1_n_0 wb_sel_o_reg[1]/D}, {wb_reset_o wb_sel_o_reg[1]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_sel_o_reg[2] - 
nets: {wb_sel_o[2] wb_sel_o_reg[2]/Q}, {clk wb_sel_o_reg[2]/C}, {wb_address[31]_i_1_n_0 wb_sel_o_reg[2]/CE}, {wb_sel_o[2]_i_1_n_0 wb_sel_o_reg[2]/D}, {wb_reset_o wb_sel_o_reg[2]/R}, 
BEL: SLICEL.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y21, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_sel_o_reg[3] - 
nets: {wb_sel_o[3] wb_sel_o_reg[3]/Q}, {clk wb_sel_o_reg[3]/C}, {wb_address[31]_i_1_n_0 wb_sel_o_reg[3]/CE}, {wb_sel_o[3]_i_1_n_0 wb_sel_o_reg[3]/D}, {wb_reset_o wb_sel_o_reg[3]/R}, 
BEL: SLICEL.D5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y19, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wb_wr_o_i_1 - 
nets: {wb_wr_o_i_1_n_0 wb_wr_o_i_1/O}, {wbwf_state_reg_n_0_[1] wb_wr_o_i_1/I0}, {wbwf_state_reg_n_0_[0] wb_wr_o_i_1/I1}, {p_0_in4_out wb_wr_o_i_1/I2}, {wbw_phase_reg[1] wb_wr_o_i_1/I3}, {wbw_phase_reg[0] wb_wr_o_i_1/I4}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 32'h00440400, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_wr_o_i_2 - 
nets: {p_0_in4_out wb_wr_o_i_2/O}, {wbw_timeout_count_new_reg_n_0_[1] wb_wr_o_i_2/I0}, {wbw_timeout_count_new_reg_n_0_[0] wb_wr_o_i_2/I1}, {wbw_timeout_count_new_reg_n_0_[2] wb_wr_o_i_2/I2}, {wbw_timeout_count_new_reg_n_0_[3] wb_wr_o_i_2/I3}, {wb_ack_i wb_wr_o_i_2/I4}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 32'hFFFF8000, 
LOC: SLICE_X11Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wb_wr_o_reg - 
nets: {wb_wr_o wb_wr_o_reg/Q}, {clk wb_wr_o_reg/C}, {wb_address[31]_i_1_n_0 wb_wr_o_reg/CE}, {wb_wr_o_i_1_n_0 wb_wr_o_reg/D}, {wb_reset_o wb_wr_o_reg/R}, 
BEL: SLICEL.B5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbr_phase[0]_i_1 - 
nets: {wbr_phase[0]_i_1_n_0 wbr_phase[0]_i_1/O}, {wbw_phase_reg[0] wbr_phase[0]_i_1/I0}, {wbr_phase[1] wbr_phase[0]_i_1/I1}, {wbr_phase[0] wbr_phase[0]_i_1/I2}, {p_0_in3_out wbr_phase[0]_i_1/I3}, {wbwf_state_reg_n_0_[1] wbr_phase[0]_i_1/I4}, {wbwf_state_reg_n_0_[0] wbr_phase[0]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h4F43F0F0F0F00000, 
LOC: SLICE_X8Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wbr_phase[1]_i_1 - 
nets: {wbr_phase[1]_i_1_n_0 wbr_phase[1]_i_1/O}, {wbr_phase[1]_i_2_n_0 wbr_phase[1]_i_1/I0}, {wbr_phase[1] wbr_phase[1]_i_1/I1}, {wbr_phase[0] wbr_phase[1]_i_1/I2}, {p_0_in3_out wbr_phase[1]_i_1/I3}, {wbwf_state_reg_n_0_[1] wbr_phase[1]_i_1/I4}, {wbwf_state_reg_n_0_[0] wbr_phase[1]_i_1/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'hAAAECCCCCCCCAAAA, 
LOC: SLICE_X8Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wbr_phase[1]_i_2 - 
nets: {wbr_phase[1]_i_2_n_0 wbr_phase[1]_i_2/O}, {wbr_phase[0] wbr_phase[1]_i_2/I0}, {wbr_phase[1] wbr_phase[1]_i_2/I1}, {wbwf_state_reg_n_0_[1] wbr_phase[1]_i_2/I2}, {p_0_in3_out wbr_phase[1]_i_2/I3}, {wbw_phase_reg[1] wbr_phase[1]_i_2/I4}, {wbw_phase_reg[0] wbr_phase[1]_i_2/I5}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 64'h6020E0A0E0A06020, 
LOC: SLICE_X8Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wbr_phase_reg[0] - 
nets: {wbr_phase[0] wbr_phase_reg[0]/Q}, {clk wbr_phase_reg[0]/C}, {<const1> wbr_phase_reg[0]/CE}, {wbr_phase[0]_i_1_n_0 wbr_phase_reg[0]/D}, {wb_reset_o wbr_phase_reg[0]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbr_phase_reg[1] - 
nets: {wbr_phase[1] wbr_phase_reg[1]/Q}, {clk wbr_phase_reg[1]/C}, {<const1> wbr_phase_reg[1]/CE}, {wbr_phase[1]_i_1_n_0 wbr_phase_reg[1]/D}, {wb_reset_o wbr_phase_reg[1]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X8Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbr_timeout_count_new[0]_i_1 - 
nets: {wbr_timeout_count_new[0]_i_1_n_0 wbr_timeout_count_new[0]_i_1/O}, {wbr_phase[0] wbr_timeout_count_new[0]_i_1/I0}, {wbr_phase[1] wbr_timeout_count_new[0]_i_1/I1}, {wbwf_state_reg_n_0_[1] wbr_timeout_count_new[0]_i_1/I2}, {wbr_timeout_count_new[0] wbr_timeout_count_new[0]_i_1/I3}, 
BEL: SLICEM.A6LUT, 
CLASS: cell, 
INIT: 16'h0040, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wbr_timeout_count_new[1]_i_1 - 
nets: {wbr_timeout_count_new[1]_i_1_n_0 wbr_timeout_count_new[1]_i_1/O}, {wbwf_state_reg_n_0_[1] wbr_timeout_count_new[1]_i_1/I0}, {wbr_phase[1] wbr_timeout_count_new[1]_i_1/I1}, {wbr_phase[0] wbr_timeout_count_new[1]_i_1/I2}, {wbr_timeout_count_new[0] wbr_timeout_count_new[1]_i_1/I3}, {wbr_timeout_count_new[1] wbr_timeout_count_new[1]_i_1/I4}, 
BEL: SLICEM.A5LUT, 
CLASS: cell, 
INIT: 32'h00080800, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wbr_timeout_count_new[2]_i_1 - 
nets: {wbr_timeout_count_new[2]_i_1_n_0 wbr_timeout_count_new[2]_i_1/O}, {wbwf_state_reg_n_0_[1] wbr_timeout_count_new[2]_i_1/I0}, {wbr_phase[1] wbr_timeout_count_new[2]_i_1/I1}, {wbr_phase[0] wbr_timeout_count_new[2]_i_1/I2}, {wbr_timeout_count_new[1] wbr_timeout_count_new[2]_i_1/I3}, {wbr_timeout_count_new[0] wbr_timeout_count_new[2]_i_1/I4}, {wbr_timeout_count_new[2] wbr_timeout_count_new[2]_i_1/I5}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 64'h0008080808000000, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wbr_timeout_count_new[3]_i_1 - 
nets: {wbr_timeout_count_new[3]_i_1_n_0 wbr_timeout_count_new[3]_i_1/O}, {wbr_phase[1] wbr_timeout_count_new[3]_i_1/I0}, {wbwf_state_reg_n_0_[1] wbr_timeout_count_new[3]_i_1/I1}, {wbwf_state_reg_n_0_[0] wbr_timeout_count_new[3]_i_1/I2}, 
BEL: SLICEM.D6LUT, 
CLASS: cell, 
INIT: 8'h83, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wbr_timeout_count_new[3]_i_2 - 
nets: {wbr_timeout_count_new[3]_i_2_n_0 wbr_timeout_count_new[3]_i_2/O}, {wbr_timeout_count_new[2] wbr_timeout_count_new[3]_i_2/I0}, {wbr_timeout_count_new[1] wbr_timeout_count_new[3]_i_2/I1}, {wbr_timeout_count_new[0] wbr_timeout_count_new[3]_i_2/I2}, {wbr_timeout_count_new[3]_i_3_n_0 wbr_timeout_count_new[3]_i_2/I3}, {wbr_timeout_count_new[3] wbr_timeout_count_new[3]_i_2/I4}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 32'h7F008000, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wbr_timeout_count_new[3]_i_3 - 
nets: {wbr_timeout_count_new[3]_i_3_n_0 wbr_timeout_count_new[3]_i_3/O}, {wbwf_state_reg_n_0_[1] wbr_timeout_count_new[3]_i_3/I0}, {wbr_phase[1] wbr_timeout_count_new[3]_i_3/I1}, {wbr_phase[0] wbr_timeout_count_new[3]_i_3/I2}, 
BEL: SLICEM.B6LUT, 
CLASS: cell, 
INIT: 8'h08, 
LOC: SLICE_X10Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wbr_timeout_count_new_reg[0] - 
nets: {wbr_timeout_count_new[0] wbr_timeout_count_new_reg[0]/Q}, {clk wbr_timeout_count_new_reg[0]/C}, {wbr_timeout_count_new[3]_i_1_n_0 wbr_timeout_count_new_reg[0]/CE}, {wbr_timeout_count_new[0]_i_1_n_0 wbr_timeout_count_new_reg[0]/D}, {wb_reset_o wbr_timeout_count_new_reg[0]/R}, 
BEL: SLICEM.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbr_timeout_count_new_reg[1] - 
nets: {wbr_timeout_count_new[1] wbr_timeout_count_new_reg[1]/Q}, {clk wbr_timeout_count_new_reg[1]/C}, {wbr_timeout_count_new[3]_i_1_n_0 wbr_timeout_count_new_reg[1]/CE}, {wbr_timeout_count_new[1]_i_1_n_0 wbr_timeout_count_new_reg[1]/D}, {wb_reset_o wbr_timeout_count_new_reg[1]/R}, 
BEL: SLICEM.A5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbr_timeout_count_new_reg[2] - 
nets: {wbr_timeout_count_new[2] wbr_timeout_count_new_reg[2]/Q}, {clk wbr_timeout_count_new_reg[2]/C}, {wbr_timeout_count_new[3]_i_1_n_0 wbr_timeout_count_new_reg[2]/CE}, {wbr_timeout_count_new[2]_i_1_n_0 wbr_timeout_count_new_reg[2]/D}, {wb_reset_o wbr_timeout_count_new_reg[2]/R}, 
BEL: SLICEM.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbr_timeout_count_new_reg[3] - 
nets: {wbr_timeout_count_new[3] wbr_timeout_count_new_reg[3]/Q}, {clk wbr_timeout_count_new_reg[3]/C}, {wbr_timeout_count_new[3]_i_1_n_0 wbr_timeout_count_new_reg[3]/CE}, {wbr_timeout_count_new[3]_i_2_n_0 wbr_timeout_count_new_reg[3]/D}, {wb_reset_o wbr_timeout_count_new_reg[3]/R}, 
BEL: SLICEM.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X10Y24, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbw_timeout_count_new[0]_i_1 - 
nets: {wbw_timeout_count_new[0]_i_1_n_0 wbw_timeout_count_new[0]_i_1/O}, {wbw_timeout_count_new_reg_n_0_[0] wbw_timeout_count_new[0]_i_1/I0}, {wbw_phase_reg[1] wbw_timeout_count_new[0]_i_1/I1}, {wbw_phase_reg[0] wbw_timeout_count_new[0]_i_1/I2}, {wbwf_state_reg_n_0_[0] wbw_timeout_count_new[0]_i_1/I3}, 
BEL: SLICEL.A6LUT, 
CLASS: cell, 
INIT: 16'h0400, 
LOC: SLICE_X11Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT4, 
REF_NAME: LUT4, 

wbw_timeout_count_new[1]_i_1 - 
nets: {wbw_timeout_count_new[1]_i_1_n_0 wbw_timeout_count_new[1]_i_1/O}, {wbw_phase_reg[1] wbw_timeout_count_new[1]_i_1/I0}, {wbw_timeout_count_new_reg_n_0_[1] wbw_timeout_count_new[1]_i_1/I1}, {wbw_timeout_count_new_reg_n_0_[0] wbw_timeout_count_new[1]_i_1/I2}, {wbw_phase_reg[0] wbw_timeout_count_new[1]_i_1/I3}, {wbwf_state_reg_n_0_[0] wbw_timeout_count_new[1]_i_1/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00280000, 
LOC: SLICE_X11Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wbw_timeout_count_new[2]_i_1 - 
nets: {wbw_timeout_count_new[2]_i_1_n_0 wbw_timeout_count_new[2]_i_1/O}, {wbw_phase_reg[1] wbw_timeout_count_new[2]_i_1/I0}, {wbw_timeout_count_new_reg_n_0_[2] wbw_timeout_count_new[2]_i_1/I1}, {wbw_timeout_count_new_reg_n_0_[0] wbw_timeout_count_new[2]_i_1/I2}, {wbw_timeout_count_new_reg_n_0_[1] wbw_timeout_count_new[2]_i_1/I3}, {wbw_phase_reg[0] wbw_timeout_count_new[2]_i_1/I4}, {wbwf_state_reg_n_0_[0] wbw_timeout_count_new[2]_i_1/I5}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 64'h0000288800000000, 
LOC: SLICE_X11Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wbw_timeout_count_new[3]_i_1 - 
nets: {wbw_timeout_count_new[3]_i_1_n_0 wbw_timeout_count_new[3]_i_1/O}, {wbw_phase_reg[1] wbw_timeout_count_new[3]_i_1/I0}, {wbwf_state_reg_n_0_[1] wbw_timeout_count_new[3]_i_1/I1}, {wbwf_state_reg_n_0_[0] wbw_timeout_count_new[3]_i_1/I2}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 8'h23, 
LOC: SLICE_X11Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wbw_timeout_count_new[3]_i_2 - 
nets: {wbw_timeout_count_new[3]_i_2_n_0 wbw_timeout_count_new[3]_i_2/O}, {wbw_phase_reg[1] wbw_timeout_count_new[3]_i_2/I0}, {wbw_timeout_count_new_reg_n_0_[3] wbw_timeout_count_new[3]_i_2/I1}, {wbw_timeout_count_new[3]_i_3_n_0 wbw_timeout_count_new[3]_i_2/I2}, {wbw_phase_reg[0] wbw_timeout_count_new[3]_i_2/I3}, {wbwf_state_reg_n_0_[0] wbw_timeout_count_new[3]_i_2/I4}, 
BEL: SLICEL.B6LUT, 
CLASS: cell, 
INIT: 32'h00820000, 
LOC: SLICE_X11Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wbw_timeout_count_new[3]_i_3 - 
nets: {wbw_timeout_count_new[3]_i_3_n_0 wbw_timeout_count_new[3]_i_3/O}, {wbw_timeout_count_new_reg_n_0_[1] wbw_timeout_count_new[3]_i_3/I0}, {wbw_timeout_count_new_reg_n_0_[0] wbw_timeout_count_new[3]_i_3/I1}, {wbw_timeout_count_new_reg_n_0_[2] wbw_timeout_count_new[3]_i_3/I2}, 
BEL: SLICEL.D6LUT, 
CLASS: cell, 
INIT: 8'h7F, 
LOC: SLICE_X11Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT3, 
REF_NAME: LUT3, 

wbw_timeout_count_new_reg[0] - 
nets: {wbw_timeout_count_new_reg_n_0_[0] wbw_timeout_count_new_reg[0]/Q}, {clk wbw_timeout_count_new_reg[0]/C}, {wbw_timeout_count_new[3]_i_1_n_0 wbw_timeout_count_new_reg[0]/CE}, {wbw_timeout_count_new[0]_i_1_n_0 wbw_timeout_count_new_reg[0]/D}, {wb_reset_o wbw_timeout_count_new_reg[0]/R}, 
BEL: SLICEL.AFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbw_timeout_count_new_reg[1] - 
nets: {wbw_timeout_count_new_reg_n_0_[1] wbw_timeout_count_new_reg[1]/Q}, {clk wbw_timeout_count_new_reg[1]/C}, {wbw_timeout_count_new[3]_i_1_n_0 wbw_timeout_count_new_reg[1]/CE}, {wbw_timeout_count_new[1]_i_1_n_0 wbw_timeout_count_new_reg[1]/D}, {wb_reset_o wbw_timeout_count_new_reg[1]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbw_timeout_count_new_reg[2] - 
nets: {wbw_timeout_count_new_reg_n_0_[2] wbw_timeout_count_new_reg[2]/Q}, {clk wbw_timeout_count_new_reg[2]/C}, {wbw_timeout_count_new[3]_i_1_n_0 wbw_timeout_count_new_reg[2]/CE}, {wbw_timeout_count_new[2]_i_1_n_0 wbw_timeout_count_new_reg[2]/D}, {wb_reset_o wbw_timeout_count_new_reg[2]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbw_timeout_count_new_reg[3] - 
nets: {wbw_timeout_count_new_reg_n_0_[3] wbw_timeout_count_new_reg[3]/Q}, {clk wbw_timeout_count_new_reg[3]/C}, {wbw_timeout_count_new[3]_i_1_n_0 wbw_timeout_count_new_reg[3]/CE}, {wbw_timeout_count_new[3]_i_2_n_0 wbw_timeout_count_new_reg[3]/D}, {wb_reset_o wbw_timeout_count_new_reg[3]/R}, 
BEL: SLICEL.BFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X11Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbwf_state[0]_i_1 - 
nets: {wbwf_state[0]_i_1_n_0 wbwf_state[0]_i_1/O}, {wbwf_state[1]_i_2_n_0 wbwf_state[0]_i_1/I0}, {wbwf_state_reg_n_0_[0] wbwf_state[0]_i_1/I1}, {wbwf_state_reg_n_0_[1] wbwf_state[0]_i_1/I2}, {fifo_flush_start wbwf_state[0]_i_1/I3}, {fifo_fill_start_rd wbwf_state[0]_i_1/I4}, 
BEL: SLICEL.C6LUT, 
CLASS: cell, 
INIT: 32'h47474744, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wbwf_state[1]_i_1 - 
nets: {wbwf_state[1]_i_1_n_0 wbwf_state[1]_i_1/O}, {wbwf_state[1]_i_2_n_0 wbwf_state[1]_i_1/I0}, {wbwf_state_reg_n_0_[0] wbwf_state[1]_i_1/I1}, {wbwf_state_reg_n_0_[1] wbwf_state[1]_i_1/I2}, {fifo_flush_start wbwf_state[1]_i_1/I3}, {fifo_fill_start_rd wbwf_state[1]_i_1/I4}, 
BEL: SLICEL.C5LUT, 
CLASS: cell, 
INIT: 32'h40434040, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT5, 
REF_NAME: LUT5, 

wbwf_state[1]_i_2 - 
nets: {wbwf_state[1]_i_2_n_0 wbwf_state[1]_i_2/O}, {wbr_phase[1] wbwf_state[1]_i_2/I0}, {wbr_phase[0] wbwf_state[1]_i_2/I1}, {wbw_phase_reg[0] wbwf_state[1]_i_2/I2}, {wbw_phase_reg[1] wbwf_state[1]_i_2/I3}, {wbwf_state_reg_n_0_[0] wbwf_state[1]_i_2/I4}, {wbwf_state_reg_n_0_[1] wbwf_state[1]_i_2/I5}, 
BEL: SLICEM.C6LUT, 
CLASS: cell, 
INIT: 64'h88888888F0000000, 
LOC: SLICE_X8Y23, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: LUT, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: others, 
PRIMITIVE_TYPE: LUT.others.LUT6, 
REF_NAME: LUT6, 

wbwf_state_reg[0] - 
nets: {wbwf_state_reg_n_0_[0] wbwf_state_reg[0]/Q}, {clk wbwf_state_reg[0]/C}, {<const1> wbwf_state_reg[0]/CE}, {wbwf_state[0]_i_1_n_0 wbwf_state_reg[0]/D}, {wb_reset_o wbwf_state_reg[0]/R}, 
BEL: SLICEL.CFF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 

wbwf_state_reg[1] - 
nets: {wbwf_state_reg_n_0_[1] wbwf_state_reg[1]/Q}, {clk wbwf_state_reg[1]/C}, {<const1> wbwf_state_reg[1]/CE}, {wbwf_state[1]_i_1_n_0 wbwf_state_reg[1]/D}, {wb_reset_o wbwf_state_reg[1]/R}, 
BEL: SLICEL.C5FF, 
CLASS: cell, 
INIT: 1'b0, 
LOC: SLICE_X9Y22, 
PRIMITIVE_COUNT: 1, 
PRIMITIVE_GROUP: FLOP_LATCH, 
PRIMITIVE_LEVEL: LEAF, 
PRIMITIVE_SUBGROUP: flop, 
PRIMITIVE_TYPE: FLOP_LATCH.flop.FDRE, 
REF_NAME: FDRE, 


####################################################
# Nets
Boundary Nets - 
<const0>, 
ZERO, 
ad[0], 
ad[10], 
ad[11], 
ad[12], 
ad[13], 
ad[14], 
ad[15], 
ad[16], 
ad[17], 
ad[18], 
ad[19], 
ad[1], 
ad[20], 
ad[21], 
ad[22], 
ad[23], 
ad[24], 
ad[25], 
ad[26], 
ad[27], 
ad[28], 
ad[29], 
ad[2], 
ad[30], 
ad[31], 
ad[3], 
ad[4], 
ad[5], 
ad[6], 
ad[7], 
ad[8], 
ad[9], 
cbe[0], 
cbe[1], 
cbe[2], 
cbe[3], 
clk, 
devsel, 
frame, 
idsel, 
irdy, 
led_out[0], 
led_out[1], 
led_out[2], 
led_out[3], 
par, 
reset, 
trdy, 
wb_ack_i, 
wb_address[0], 
wb_address[10], 
wb_address[11], 
wb_address[12], 
wb_address[13], 
wb_address[14], 
wb_address[15], 
wb_address[16], 
wb_address[17], 
wb_address[18], 
wb_address[19], 
wb_address[1], 
wb_address[20], 
wb_address[21], 
wb_address[22], 
wb_address[23], 
wb_address[24], 
wb_address[25], 
wb_address[26], 
wb_address[27], 
wb_address[28], 
wb_address[29], 
wb_address[2], 
wb_address[30], 
wb_address[31], 
wb_address[3], 
wb_address[4], 
wb_address[5], 
wb_address[6], 
wb_address[7], 
wb_address[8], 
wb_address[9], 
wb_dat_i[0], 
wb_dat_i[10], 
wb_dat_i[11], 
wb_dat_i[12], 
wb_dat_i[13], 
wb_dat_i[14], 
wb_dat_i[15], 
wb_dat_i[16], 
wb_dat_i[17], 
wb_dat_i[18], 
wb_dat_i[19], 
wb_dat_i[1], 
wb_dat_i[20], 
wb_dat_i[21], 
wb_dat_i[22], 
wb_dat_i[23], 
wb_dat_i[24], 
wb_dat_i[25], 
wb_dat_i[26], 
wb_dat_i[27], 
wb_dat_i[28], 
wb_dat_i[29], 
wb_dat_i[2], 
wb_dat_i[30], 
wb_dat_i[31], 
wb_dat_i[3], 
wb_dat_i[4], 
wb_dat_i[5], 
wb_dat_i[6], 
wb_dat_i[7], 
wb_dat_i[8], 
wb_dat_i[9], 
wb_dat_o[0], 
wb_dat_o[10], 
wb_dat_o[11], 
wb_dat_o[12], 
wb_dat_o[13], 
wb_dat_o[14], 
wb_dat_o[15], 
wb_dat_o[16], 
wb_dat_o[17], 
wb_dat_o[18], 
wb_dat_o[19], 
wb_dat_o[1], 
wb_dat_o[20], 
wb_dat_o[21], 
wb_dat_o[22], 
wb_dat_o[23], 
wb_dat_o[24], 
wb_dat_o[25], 
wb_dat_o[26], 
wb_dat_o[27], 
wb_dat_o[28], 
wb_dat_o[29], 
wb_dat_o[2], 
wb_dat_o[30], 
wb_dat_o[31], 
wb_dat_o[3], 
wb_dat_o[4], 
wb_dat_o[5], 
wb_dat_o[6], 
wb_dat_o[7], 
wb_dat_o[8], 
wb_dat_o[9], 
wb_irq, 
wb_req, 
wb_reset_o, 
wb_sel_o[0], 
wb_sel_o[1], 
wb_sel_o[2], 
wb_sel_o[3], 
wb_stb_o, 
wb_wr_o, 

FSM_sequential_wbw_phase[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbw_phase_reg[1] - 
wires: CLBLM_L_X10Y23/CLBLM_EE2A3 CLBLM_L_X10Y23/CLBLM_IMUX7 CLBLM_L_X10Y23/CLBLM_M_A1 CLBLM_L_X8Y22/CLBLM_IMUX14 CLBLM_L_X8Y22/CLBLM_IMUX23 CLBLM_L_X8Y22/CLBLM_IMUX6 CLBLM_L_X8Y22/CLBLM_L_A1 CLBLM_L_X8Y22/CLBLM_L_B1 CLBLM_L_X8Y22/CLBLM_L_C3 CLBLM_L_X8Y23/CLBLM_EL1BEG3 CLBLM_L_X8Y23/CLBLM_IMUX14 CLBLM_L_X8Y23/CLBLM_IMUX23 CLBLM_L_X8Y23/CLBLM_L_B1 CLBLM_L_X8Y23/CLBLM_L_C3 CLBLM_R_X7Y23/CLBLM_EL1BEG3 CLBLM_R_X7Y23/CLBLM_IMUX32 CLBLM_R_X7Y23/CLBLM_IMUX40 CLBLM_R_X7Y23/CLBLM_IMUX41 CLBLM_R_X7Y23/CLBLM_IMUX8 CLBLM_R_X7Y23/CLBLM_L_D1 CLBLM_R_X7Y23/CLBLM_M_A5 CLBLM_R_X7Y23/CLBLM_M_C1 CLBLM_R_X7Y23/CLBLM_M_D1 CLBLM_R_X7Y24/CLBLM_IMUX1 CLBLM_R_X7Y24/CLBLM_IMUX38 CLBLM_R_X7Y24/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y24/CLBLM_M_A3 CLBLM_R_X7Y24/CLBLM_M_AQ CLBLM_R_X7Y24/CLBLM_M_D3 DSP_R_X9Y20/DSP_EE2A3_3 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EE2A3 INT_L_X10Y23/EE2END3 INT_L_X10Y23/IMUX_L7 INT_L_X8Y22/IMUX_L14 INT_L_X8Y22/IMUX_L23 INT_L_X8Y22/IMUX_L6 INT_L_X8Y22/SL1END3 INT_L_X8Y23/EE2BEG3 INT_L_X8Y23/EL1END3 INT_L_X8Y23/IMUX_L14 INT_L_X8Y23/IMUX_L23 INT_L_X8Y23/SL1BEG3 INT_R_X7Y23/EL1BEG3 INT_R_X7Y23/IMUX32 INT_R_X7Y23/IMUX40 INT_R_X7Y23/IMUX41 INT_R_X7Y23/IMUX8 INT_R_X7Y23/SL1END0 INT_R_X7Y24/EL1BEG_N3 INT_R_X7Y24/IMUX1 INT_R_X7Y24/IMUX38 INT_R_X7Y24/LOGIC_OUTS4 INT_R_X7Y24/NL1BEG_N3 INT_R_X7Y24/SL1BEG0 INT_R_X9Y23/EE2A3 VBRK_X29Y24/VBRK_EE2A3 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y24/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y23/INT_L.EE2END3->>IMUX_L7 INT_L_X8Y22/INT_L.SL1END3->>IMUX_L14 INT_L_X8Y22/INT_L.SL1END3->>IMUX_L23 INT_L_X8Y22/INT_L.SL1END3->>IMUX_L6 INT_L_X8Y23/INT_L.EL1END3->>EE2BEG3 INT_L_X8Y23/INT_L.EL1END3->>IMUX_L14 INT_L_X8Y23/INT_L.EL1END3->>IMUX_L23 INT_L_X8Y23/INT_L.EL1END3->>SL1BEG3 INT_R_X7Y23/INT_R.SL1END0->>IMUX32 INT_R_X7Y23/INT_R.SL1END0->>IMUX40 INT_R_X7Y23/INT_R.SL1END0->>IMUX41 INT_R_X7Y23/INT_R.SL1END0->>IMUX8 INT_R_X7Y24/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X7Y24/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y24/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y24/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X7Y24/INT_R.NL1BEG_N3->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

wbw_phase_reg[0] - 
wires: CLBLM_L_X10Y23/CLBLM_EE2A1 CLBLM_L_X10Y23/CLBLM_IMUX11 CLBLM_L_X10Y23/CLBLM_M_A4 CLBLM_L_X8Y22/CLBLM_IMUX25 CLBLM_L_X8Y22/CLBLM_IMUX9 CLBLM_L_X8Y22/CLBLM_L_A5 CLBLM_L_X8Y22/CLBLM_L_B5 CLBLM_L_X8Y22/CLBLM_SE2A0 CLBLM_L_X8Y23/CLBLM_ER1BEG1 CLBLM_L_X8Y23/CLBLM_IMUX20 CLBLM_L_X8Y23/CLBLM_IMUX26 CLBLM_L_X8Y23/CLBLM_L_B4 CLBLM_L_X8Y23/CLBLM_L_C2 CLBLM_R_X7Y22/CLBLM_SE2A0 CLBLM_R_X7Y23/CLBLM_ER1BEG1 CLBLM_R_X7Y23/CLBLM_IMUX1 CLBLM_R_X7Y23/CLBLM_IMUX22 CLBLM_R_X7Y23/CLBLM_IMUX45 CLBLM_R_X7Y23/CLBLM_IMUX46 CLBLM_R_X7Y23/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y23/CLBLM_L_D5 CLBLM_R_X7Y23/CLBLM_M_A3 CLBLM_R_X7Y23/CLBLM_M_AQ CLBLM_R_X7Y23/CLBLM_M_C3 CLBLM_R_X7Y23/CLBLM_M_D2 CLBLM_R_X7Y24/CLBLM_IMUX11 CLBLM_R_X7Y24/CLBLM_IMUX27 CLBLM_R_X7Y24/CLBLM_IMUX43 CLBLM_R_X7Y24/CLBLM_M_A4 CLBLM_R_X7Y24/CLBLM_M_B4 CLBLM_R_X7Y24/CLBLM_M_D6 DSP_R_X9Y20/DSP_EE2A1_3 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EE2A1 INT_L_X10Y23/EE2END1 INT_L_X10Y23/IMUX_L11 INT_L_X8Y22/IMUX_L25 INT_L_X8Y22/IMUX_L9 INT_L_X8Y22/SE2END0 INT_L_X8Y23/EE2BEG1 INT_L_X8Y23/ER1END1 INT_L_X8Y23/IMUX_L20 INT_L_X8Y23/IMUX_L26 INT_R_X7Y22/SE2A0 INT_R_X7Y23/ER1BEG1 INT_R_X7Y23/IMUX1 INT_R_X7Y23/IMUX22 INT_R_X7Y23/IMUX45 INT_R_X7Y23/IMUX46 INT_R_X7Y23/LOGIC_OUTS4 INT_R_X7Y23/NL1BEG2 INT_R_X7Y23/NL1BEG_N3 INT_R_X7Y23/SE2BEG0 INT_R_X7Y24/IMUX11 INT_R_X7Y24/IMUX27 INT_R_X7Y24/IMUX43 INT_R_X7Y24/NL1END2 INT_R_X9Y23/EE2A1 VBRK_X29Y24/VBRK_EE2A1 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y23/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y23/INT_L.EE2END1->>IMUX_L11 INT_L_X8Y22/INT_L.SE2END0->>IMUX_L25 INT_L_X8Y22/INT_L.SE2END0->>IMUX_L9 INT_L_X8Y23/INT_L.ER1END1->>EE2BEG1 INT_L_X8Y23/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y23/INT_L.ER1END1->>IMUX_L26 INT_R_X7Y23/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X7Y23/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y23/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y23/INT_R.LOGIC_OUTS4->>SE2BEG0 INT_R_X7Y23/INT_R.NL1BEG_N3->>IMUX22 INT_R_X7Y23/INT_R.NL1BEG_N3->>IMUX45 INT_R_X7Y23/INT_R.NL1BEG_N3->>IMUX46 INT_R_X7Y23/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X7Y24/INT_R.NL1END2->>IMUX11 INT_R_X7Y24/INT_R.NL1END2->>IMUX27 INT_R_X7Y24/INT_R.NL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

p_0_in4_out - 
wires: CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y23/CLBLM_L_A CLBLM_L_X8Y23/CLBLM_WR1END1 CLBLM_R_X7Y23/CLBLM_IMUX11 CLBLM_R_X7Y23/CLBLM_IMUX42 CLBLM_R_X7Y23/CLBLM_L_D6 CLBLM_R_X7Y23/CLBLM_M_A4 CLBLM_R_X7Y23/CLBLM_WR1END1 INT_L_X8Y23/LOGIC_OUTS_L8 INT_L_X8Y23/WR1BEG1 INT_R_X7Y23/IMUX11 INT_R_X7Y23/IMUX42 INT_R_X7Y23/WR1END1 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X8Y23/INT_L.LOGIC_OUTS_L8->>WR1BEG1 INT_R_X7Y23/INT_R.WR1END1->>IMUX11 INT_R_X7Y23/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

wbwf_state_reg_n_0_[1] - 
wires: CLBLL_L_X12Y22/CLBLL_EL1BEG3 CLBLL_L_X12Y22/CLBLL_IMUX22 CLBLL_L_X12Y22/CLBLL_LL_C3 CLBLL_L_X12Y23/CLBLL_EE2A3 CLBLL_L_X12Y23/CLBLL_IMUX7 CLBLL_L_X12Y23/CLBLL_LL_A1 CLBLM_L_X10Y18/CLBLM_EE2BEG1 CLBLM_L_X10Y18/CLBLM_ER1BEG2 CLBLM_L_X10Y22/CLBLM_ER1BEG3 CLBLM_L_X10Y22/CLBLM_IMUX31 CLBLM_L_X10Y22/CLBLM_IMUX38 CLBLM_L_X10Y22/CLBLM_M_C5 CLBLM_L_X10Y22/CLBLM_M_D3 CLBLM_L_X10Y23/CLBLM_IMUX15 CLBLM_L_X10Y23/CLBLM_IMUX8 CLBLM_L_X10Y23/CLBLM_M_A5 CLBLM_L_X10Y23/CLBLM_M_B1 CLBLM_L_X8Y17/CLBLM_IMUX17 CLBLM_L_X8Y17/CLBLM_IMUX32 CLBLM_L_X8Y17/CLBLM_IMUX40 CLBLM_L_X8Y17/CLBLM_M_B3 CLBLM_L_X8Y17/CLBLM_M_C1 CLBLM_L_X8Y17/CLBLM_M_D1 CLBLM_L_X8Y18/CLBLM_SE2A0 CLBLM_L_X8Y21/CLBLM_EL1BEG3 CLBLM_L_X8Y21/CLBLM_IMUX14 CLBLM_L_X8Y21/CLBLM_IMUX6 CLBLM_L_X8Y21/CLBLM_L_A1 CLBLM_L_X8Y21/CLBLM_L_B1 CLBLM_L_X8Y22/CLBLM_ER1BEG1 CLBLM_L_X8Y22/CLBLM_IMUX20 CLBLM_L_X8Y22/CLBLM_L_C2 CLBLM_L_X8Y23/CLBLM_IMUX1 CLBLM_L_X8Y23/CLBLM_IMUX24 CLBLM_L_X8Y23/CLBLM_M_A3 CLBLM_L_X8Y23/CLBLM_M_B5 CLBLM_L_X8Y23/CLBLM_NE2A0 CLBLM_L_X8Y24/CLBLM_IMUX1 CLBLM_L_X8Y24/CLBLM_IMUX27 CLBLM_L_X8Y24/CLBLM_IMUX40 CLBLM_L_X8Y24/CLBLM_M_A3 CLBLM_L_X8Y24/CLBLM_M_B4 CLBLM_L_X8Y24/CLBLM_M_D1 CLBLM_R_X11Y18/CLBLM_IMUX26 CLBLM_R_X11Y18/CLBLM_IMUX3 CLBLM_R_X11Y18/CLBLM_IMUX33 CLBLM_R_X11Y18/CLBLM_IMUX41 CLBLM_R_X11Y18/CLBLM_L_A2 CLBLM_R_X11Y18/CLBLM_L_B4 CLBLM_R_X11Y18/CLBLM_L_C1 CLBLM_R_X11Y18/CLBLM_L_D1 CLBLM_R_X11Y22/CLBLM_EL1BEG3 CLBLM_R_X11Y23/CLBLM_EE2A3 CLBLM_R_X11Y23/CLBLM_IMUX10 CLBLM_R_X11Y23/CLBLM_L_A4 CLBLM_R_X7Y18/CLBLM_SE2A0 CLBLM_R_X7Y19/CLBLM_IMUX20 CLBLM_R_X7Y19/CLBLM_IMUX36 CLBLM_R_X7Y19/CLBLM_L_C2 CLBLM_R_X7Y19/CLBLM_L_D2 CLBLM_R_X7Y21/CLBLM_EL1BEG3 CLBLM_R_X7Y22/CLBLM_ER1BEG1 CLBLM_R_X7Y22/CLBLM_IMUX33 CLBLM_R_X7Y22/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y22/CLBLM_L_C1 CLBLM_R_X7Y22/CLBLM_L_CMUX CLBLM_R_X7Y23/CLBLM_IMUX16 CLBLM_R_X7Y23/CLBLM_IMUX24 CLBLM_R_X7Y23/CLBLM_IMUX29 CLBLM_R_X7Y23/CLBLM_IMUX33 CLBLM_R_X7Y23/CLBLM_IMUX37 CLBLM_R_X7Y23/CLBLM_IMUX4 CLBLM_R_X7Y23/CLBLM_IMUX9 CLBLM_R_X7Y23/CLBLM_L_A5 CLBLM_R_X7Y23/CLBLM_L_B3 CLBLM_R_X7Y23/CLBLM_L_C1 CLBLM_R_X7Y23/CLBLM_L_D4 CLBLM_R_X7Y23/CLBLM_M_A6 CLBLM_R_X7Y23/CLBLM_M_B5 CLBLM_R_X7Y23/CLBLM_M_C2 CLBLM_R_X7Y23/CLBLM_NE2A0 CLBLM_R_X7Y24/CLBLM_IMUX17 CLBLM_R_X7Y24/CLBLM_IMUX35 CLBLM_R_X7Y24/CLBLM_IMUX45 CLBLM_R_X7Y24/CLBLM_IMUX8 CLBLM_R_X7Y24/CLBLM_M_A5 CLBLM_R_X7Y24/CLBLM_M_B3 CLBLM_R_X7Y24/CLBLM_M_C6 CLBLM_R_X7Y24/CLBLM_M_D2 DSP_R_X9Y15/DSP_EE2BEG1_3 DSP_R_X9Y15/DSP_ER1BEG2_3 DSP_R_X9Y20/DSP_ER1BEG3_2 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EE2BEG1 INT_INTERFACE_R_X9Y18/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_ER1BEG3 INT_L_X10Y18/EE2A1 INT_L_X10Y18/EL1BEG1 INT_L_X10Y18/ER1END2 INT_L_X10Y22/ER1BEG_S0 INT_L_X10Y22/ER1END3 INT_L_X10Y22/IMUX_L31 INT_L_X10Y22/IMUX_L38 INT_L_X10Y22/NR1BEG3 INT_L_X10Y23/EE2BEG3 INT_L_X10Y23/ER1BEG0 INT_L_X10Y23/ER1END_N3_3 INT_L_X10Y23/IMUX_L15 INT_L_X10Y23/IMUX_L8 INT_L_X10Y23/NR1END3 INT_L_X12Y22/EL1END3 INT_L_X12Y22/IMUX_L22 INT_L_X12Y23/EE2END3 INT_L_X12Y23/IMUX_L7 INT_L_X8Y17/IMUX_L17 INT_L_X8Y17/IMUX_L32 INT_L_X8Y17/IMUX_L40 INT_L_X8Y17/SL1END0 INT_L_X8Y18/ER1BEG1 INT_L_X8Y18/SE2END0 INT_L_X8Y18/SL1BEG0 INT_L_X8Y21/EL1END3 INT_L_X8Y21/IMUX_L14 INT_L_X8Y21/IMUX_L6 INT_L_X8Y22/ER1BEG2 INT_L_X8Y22/ER1END1 INT_L_X8Y22/IMUX_L20 INT_L_X8Y22/NE2END_S3_0 INT_L_X8Y23/IMUX_L1 INT_L_X8Y23/IMUX_L24 INT_L_X8Y23/NE2END0 INT_L_X8Y23/NR1BEG0 INT_L_X8Y24/BYP_ALT1 INT_L_X8Y24/BYP_BOUNCE1 INT_L_X8Y24/IMUX_L1 INT_L_X8Y24/IMUX_L27 INT_L_X8Y24/IMUX_L40 INT_L_X8Y24/NR1END0 INT_R_X11Y18/EE2END1 INT_R_X11Y18/EL1END1 INT_R_X11Y18/IMUX26 INT_R_X11Y18/IMUX3 INT_R_X11Y18/IMUX33 INT_R_X11Y18/IMUX41 INT_R_X11Y22/EL1BEG3 INT_R_X11Y23/EE2A3 INT_R_X11Y23/EL1BEG_N3 INT_R_X11Y23/ER1END0 INT_R_X11Y23/IMUX10 INT_R_X7Y18/SE2A0 INT_R_X7Y19/BYP_ALT0 INT_R_X7Y19/BYP_BOUNCE0 INT_R_X7Y19/IMUX20 INT_R_X7Y19/IMUX36 INT_R_X7Y19/SE2BEG0 INT_R_X7Y19/SS2END0 INT_R_X7Y20/SS2A0 INT_R_X7Y21/EL1BEG3 INT_R_X7Y21/SL1END0 INT_R_X7Y21/SS2BEG0 INT_R_X7Y22/EL1BEG_N3 INT_R_X7Y22/ER1BEG1 INT_R_X7Y22/IMUX33 INT_R_X7Y22/LOGIC_OUTS18 INT_R_X7Y22/NE2BEG0 INT_R_X7Y22/NR1BEG0 INT_R_X7Y22/SL1BEG0 INT_R_X7Y23/BYP_ALT1 INT_R_X7Y23/BYP_BOUNCE1 INT_R_X7Y23/GFAN1 INT_R_X7Y23/IMUX16 INT_R_X7Y23/IMUX24 INT_R_X7Y23/IMUX29 INT_R_X7Y23/IMUX33 INT_R_X7Y23/IMUX37 INT_R_X7Y23/IMUX4 INT_R_X7Y23/IMUX9 INT_R_X7Y23/NE2A0 INT_R_X7Y23/NR1BEG0 INT_R_X7Y23/NR1END0 INT_R_X7Y24/BYP_ALT1 INT_R_X7Y24/BYP_BOUNCE1 INT_R_X7Y24/IMUX17 INT_R_X7Y24/IMUX35 INT_R_X7Y24/IMUX45 INT_R_X7Y24/IMUX8 INT_R_X7Y24/NR1END0 INT_R_X9Y18/EE2BEG1 INT_R_X9Y18/ER1BEG2 INT_R_X9Y18/ER1END1 INT_R_X9Y22/ER1BEG3 INT_R_X9Y22/ER1END2 VBRK_X29Y19/VBRK_EE2BEG1 VBRK_X29Y19/VBRK_ER1BEG2 VBRK_X29Y23/VBRK_ER1BEG3 VBRK_X34Y23/VBRK_EL1BEG3 VBRK_X34Y24/VBRK_EE2A3 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y22/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y18/INT_L.ER1END2->>EL1BEG1 INT_L_X10Y22/INT_L.ER1END3->>ER1BEG_S0 INT_L_X10Y22/INT_L.ER1END3->>IMUX_L31 INT_L_X10Y22/INT_L.ER1END3->>IMUX_L38 INT_L_X10Y22/INT_L.ER1END3->>NR1BEG3 INT_L_X10Y23/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X10Y23/INT_L.NR1END3->>EE2BEG3 INT_L_X10Y23/INT_L.NR1END3->>IMUX_L15 INT_L_X12Y22/INT_L.EL1END3->>IMUX_L22 INT_L_X12Y23/INT_L.EE2END3->>IMUX_L7 INT_L_X8Y17/INT_L.SL1END0->>IMUX_L17 INT_L_X8Y17/INT_L.SL1END0->>IMUX_L32 INT_L_X8Y17/INT_L.SL1END0->>IMUX_L40 INT_L_X8Y18/INT_L.SE2END0->>ER1BEG1 INT_L_X8Y18/INT_L.SE2END0->>SL1BEG0 INT_L_X8Y21/INT_L.EL1END3->>IMUX_L14 INT_L_X8Y21/INT_L.EL1END3->>IMUX_L6 INT_L_X8Y22/INT_L.ER1END1->>ER1BEG2 INT_L_X8Y22/INT_L.ER1END1->>IMUX_L20 INT_L_X8Y23/INT_L.NE2END0->>IMUX_L1 INT_L_X8Y23/INT_L.NE2END0->>IMUX_L24 INT_L_X8Y23/INT_L.NE2END0->>NR1BEG0 INT_L_X8Y24/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y24/INT_L.BYP_BOUNCE1->>IMUX_L27 INT_L_X8Y24/INT_L.NR1END0->>BYP_ALT1 INT_L_X8Y24/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y24/INT_L.NR1END0->>IMUX_L40 INT_R_X11Y18/INT_R.EE2END1->>IMUX26 INT_R_X11Y18/INT_R.EE2END1->>IMUX3 INT_R_X11Y18/INT_R.EL1END1->>IMUX33 INT_R_X11Y18/INT_R.EL1END1->>IMUX41 INT_R_X11Y23/INT_R.ER1END0->>EL1BEG_N3 INT_R_X11Y23/INT_R.ER1END0->>IMUX10 INT_R_X7Y19/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y19/INT_R.BYP_BOUNCE0->>IMUX20 INT_R_X7Y19/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X7Y19/INT_R.SS2END0->>BYP_ALT0 INT_R_X7Y19/INT_R.SS2END0->>SE2BEG0 INT_R_X7Y21/INT_R.SL1END0->>SS2BEG0 INT_R_X7Y22/INT_R.LOGIC_OUTS18->>EL1BEG_N3 INT_R_X7Y22/INT_R.LOGIC_OUTS18->>ER1BEG1 INT_R_X7Y22/INT_R.LOGIC_OUTS18->>IMUX33 INT_R_X7Y22/INT_R.LOGIC_OUTS18->>NE2BEG0 INT_R_X7Y22/INT_R.LOGIC_OUTS18->>NR1BEG0 INT_R_X7Y22/INT_R.LOGIC_OUTS18->>SL1BEG0 INT_R_X7Y23/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y23/INT_R.BYP_BOUNCE1->>GFAN1 INT_R_X7Y23/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X7Y23/INT_R.BYP_BOUNCE1->>IMUX37 INT_R_X7Y23/INT_R.GFAN1->>IMUX4 INT_R_X7Y23/INT_R.NR1END0->>BYP_ALT1 INT_R_X7Y23/INT_R.NR1END0->>IMUX16 INT_R_X7Y23/INT_R.NR1END0->>IMUX24 INT_R_X7Y23/INT_R.NR1END0->>IMUX33 INT_R_X7Y23/INT_R.NR1END0->>IMUX9 INT_R_X7Y23/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y24/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y24/INT_R.BYP_BOUNCE1->>IMUX35 INT_R_X7Y24/INT_R.BYP_BOUNCE1->>IMUX45 INT_R_X7Y24/INT_R.NR1END0->>BYP_ALT1 INT_R_X7Y24/INT_R.NR1END0->>IMUX17 INT_R_X7Y24/INT_R.NR1END0->>IMUX8 INT_R_X9Y18/INT_R.ER1END1->>EE2BEG1 INT_R_X9Y18/INT_R.ER1END1->>ER1BEG2 INT_R_X9Y22/INT_R.ER1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 58, 

wbwf_state_reg_n_0_[0] - 
wires: CLBLL_L_X12Y14/CLBLL_SW2A0 CLBLL_L_X12Y14/CLBLL_WW2A0 CLBLL_L_X12Y15/CLBLL_IMUX10 CLBLL_L_X12Y15/CLBLL_IMUX25 CLBLL_L_X12Y15/CLBLL_L_A4 CLBLL_L_X12Y15/CLBLL_L_B5 CLBLL_L_X12Y17/CLBLL_IMUX0 CLBLL_L_X12Y17/CLBLL_L_A3 CLBLL_L_X12Y17/CLBLL_SE2A0 CLBLL_L_X12Y18/CLBLL_SW2A0 CLBLL_L_X12Y18/CLBLL_WL1END3 CLBLL_L_X12Y21/CLBLL_IMUX0 CLBLL_L_X12Y21/CLBLL_IMUX16 CLBLL_L_X12Y21/CLBLL_L_A3 CLBLL_L_X12Y21/CLBLL_L_B3 CLBLL_L_X12Y22/CLBLL_IMUX1 CLBLL_L_X12Y22/CLBLL_IMUX17 CLBLL_L_X12Y22/CLBLL_IMUX32 CLBLL_L_X12Y22/CLBLL_LL_A3 CLBLL_L_X12Y22/CLBLL_LL_B3 CLBLL_L_X12Y22/CLBLL_LL_C1 CLBLL_L_X12Y22/CLBLL_SE2A0 CLBLL_L_X12Y23/CLBLL_IMUX8 CLBLL_L_X12Y23/CLBLL_LL_A5 CLBLL_L_X12Y23/CLBLL_SE2A0 CLBLM_L_X10Y13/CLBLM_WL1END2 CLBLM_L_X10Y14/CLBLM_IMUX18 CLBLM_L_X10Y14/CLBLM_IMUX8 CLBLM_L_X10Y14/CLBLM_M_A5 CLBLM_L_X10Y14/CLBLM_M_B2 CLBLM_L_X10Y22/CLBLM_IMUX1 CLBLM_L_X10Y22/CLBLM_IMUX17 CLBLM_L_X10Y22/CLBLM_IMUX32 CLBLM_L_X10Y22/CLBLM_IMUX40 CLBLM_L_X10Y22/CLBLM_M_A3 CLBLM_L_X10Y22/CLBLM_M_B3 CLBLM_L_X10Y22/CLBLM_M_C1 CLBLM_L_X10Y22/CLBLM_M_D1 CLBLM_L_X10Y23/CLBLM_EE2A0 CLBLM_L_X10Y23/CLBLM_IMUX1 CLBLM_L_X10Y23/CLBLM_IMUX17 CLBLM_L_X10Y23/CLBLM_M_A3 CLBLM_L_X10Y23/CLBLM_M_B3 CLBLM_L_X8Y13/CLBLM_WW2END2 CLBLM_L_X8Y17/CLBLM_IMUX11 CLBLM_L_X8Y17/CLBLM_IMUX18 CLBLM_L_X8Y17/CLBLM_IMUX29 CLBLM_L_X8Y17/CLBLM_IMUX44 CLBLM_L_X8Y17/CLBLM_M_A4 CLBLM_L_X8Y17/CLBLM_M_B2 CLBLM_L_X8Y17/CLBLM_M_C2 CLBLM_L_X8Y17/CLBLM_M_D4 CLBLM_L_X8Y17/CLBLM_SE2A1 CLBLM_L_X8Y17/CLBLM_SE2A2 CLBLM_L_X8Y20/CLBLM_SW2A1 CLBLM_L_X8Y21/CLBLM_IMUX10 CLBLM_L_X8Y21/CLBLM_IMUX26 CLBLM_L_X8Y21/CLBLM_L_A4 CLBLM_L_X8Y21/CLBLM_L_B4 CLBLM_L_X8Y22/CLBLM_EL1BEG1 CLBLM_L_X8Y22/CLBLM_IMUX26 CLBLM_L_X8Y22/CLBLM_IMUX3 CLBLM_L_X8Y22/CLBLM_IMUX33 CLBLM_L_X8Y22/CLBLM_L_A2 CLBLM_L_X8Y22/CLBLM_L_B4 CLBLM_L_X8Y22/CLBLM_L_C1 CLBLM_L_X8Y23/CLBLM_EL1BEG0 CLBLM_L_X8Y23/CLBLM_IMUX11 CLBLM_L_X8Y23/CLBLM_IMUX16 CLBLM_L_X8Y23/CLBLM_IMUX17 CLBLM_L_X8Y23/CLBLM_IMUX21 CLBLM_L_X8Y23/CLBLM_L_B3 CLBLM_L_X8Y23/CLBLM_L_C4 CLBLM_L_X8Y23/CLBLM_M_A4 CLBLM_L_X8Y23/CLBLM_M_B3 CLBLM_L_X8Y23/CLBLM_NE2A2 CLBLM_L_X8Y23/CLBLM_WR1END3 CLBLM_L_X8Y24/CLBLM_IMUX44 CLBLM_L_X8Y24/CLBLM_M_D4 CLBLM_R_X11Y14/CLBLM_IMUX10 CLBLM_R_X11Y14/CLBLM_IMUX25 CLBLM_R_X11Y14/CLBLM_L_A4 CLBLM_R_X11Y14/CLBLM_L_B5 CLBLM_R_X11Y14/CLBLM_SW2A0 CLBLM_R_X11Y14/CLBLM_WW2A0 CLBLM_R_X11Y17/CLBLM_SE2A0 CLBLM_R_X11Y18/CLBLM_IMUX0 CLBLM_R_X11Y18/CLBLM_IMUX25 CLBLM_R_X11Y18/CLBLM_IMUX30 CLBLM_R_X11Y18/CLBLM_IMUX39 CLBLM_R_X11Y18/CLBLM_L_A3 CLBLM_R_X11Y18/CLBLM_L_B5 CLBLM_R_X11Y18/CLBLM_L_C5 CLBLM_R_X11Y18/CLBLM_L_D3 CLBLM_R_X11Y18/CLBLM_SW2A0 CLBLM_R_X11Y18/CLBLM_WL1END3 CLBLM_R_X11Y22/CLBLM_SE2A0 CLBLM_R_X11Y23/CLBLM_IMUX0 CLBLM_R_X11Y23/CLBLM_L_A3 CLBLM_R_X11Y23/CLBLM_SE2A0 CLBLM_R_X7Y13/CLBLM_IMUX6 CLBLM_R_X7Y13/CLBLM_L_A1 CLBLM_R_X7Y13/CLBLM_WW2END2 CLBLM_R_X7Y17/CLBLM_SE2A1 CLBLM_R_X7Y17/CLBLM_SE2A2 CLBLM_R_X7Y19/CLBLM_IMUX19 CLBLM_R_X7Y19/CLBLM_IMUX21 CLBLM_R_X7Y19/CLBLM_IMUX46 CLBLM_R_X7Y19/CLBLM_L_B2 CLBLM_R_X7Y19/CLBLM_L_C4 CLBLM_R_X7Y19/CLBLM_L_D5 CLBLM_R_X7Y20/CLBLM_SW2A1 CLBLM_R_X7Y22/CLBLM_EL1BEG1 CLBLM_R_X7Y22/CLBLM_IMUX20 CLBLM_R_X7Y22/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y22/CLBLM_L_C2 CLBLM_R_X7Y22/CLBLM_L_CQ CLBLM_R_X7Y23/CLBLM_EL1BEG0 CLBLM_R_X7Y23/CLBLM_IMUX10 CLBLM_R_X7Y23/CLBLM_IMUX17 CLBLM_R_X7Y23/CLBLM_IMUX2 CLBLM_R_X7Y23/CLBLM_IMUX23 CLBLM_R_X7Y23/CLBLM_IMUX25 CLBLM_R_X7Y23/CLBLM_IMUX31 CLBLM_R_X7Y23/CLBLM_IMUX36 CLBLM_R_X7Y23/CLBLM_L_A4 CLBLM_R_X7Y23/CLBLM_L_B5 CLBLM_R_X7Y23/CLBLM_L_C3 CLBLM_R_X7Y23/CLBLM_L_D2 CLBLM_R_X7Y23/CLBLM_M_A2 CLBLM_R_X7Y23/CLBLM_M_B3 CLBLM_R_X7Y23/CLBLM_M_C5 CLBLM_R_X7Y23/CLBLM_NE2A2 CLBLM_R_X7Y23/CLBLM_WR1END3 CLBLM_R_X7Y24/CLBLM_IMUX12 CLBLM_R_X7Y24/CLBLM_IMUX28 CLBLM_R_X7Y24/CLBLM_IMUX4 CLBLM_R_X7Y24/CLBLM_M_A6 CLBLM_R_X7Y24/CLBLM_M_B6 CLBLM_R_X7Y24/CLBLM_M_C4 DSP_R_X9Y10/DSP_WL1END2_3 DSP_R_X9Y20/DSP_EE2A0_3 INT_INTERFACE_R_X9Y13/INT_INTERFACE_WL1END2 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EE2A0 INT_L_X10Y13/WL1BEG2 INT_L_X10Y13/WL1END3 INT_L_X10Y14/IMUX_L18 INT_L_X10Y14/IMUX_L8 INT_L_X10Y14/WL1END_N1_3 INT_L_X10Y14/WW2END0 INT_L_X10Y22/IMUX_L1 INT_L_X10Y22/IMUX_L17 INT_L_X10Y22/IMUX_L32 INT_L_X10Y22/IMUX_L40 INT_L_X10Y22/SL1END0 INT_L_X10Y23/EE2END0 INT_L_X10Y23/IMUX_L1 INT_L_X10Y23/IMUX_L17 INT_L_X10Y23/NE2BEG0 INT_L_X10Y23/SL1BEG0 INT_L_X10Y24/NE2A0 INT_L_X12Y14/SL1END0 INT_L_X12Y14/SW2A0 INT_L_X12Y14/WW2BEG0 INT_L_X12Y15/IMUX_L10 INT_L_X12Y15/IMUX_L25 INT_L_X12Y15/SL1BEG0 INT_L_X12Y15/SS2END0 INT_L_X12Y15/SW2BEG0 INT_L_X12Y16/SS2A0 INT_L_X12Y17/IMUX_L0 INT_L_X12Y17/SE2END0 INT_L_X12Y17/SS2BEG0 INT_L_X12Y18/SW2A0 INT_L_X12Y18/WL1BEG3 INT_L_X12Y19/SS2END0 INT_L_X12Y19/SW2BEG0 INT_L_X12Y19/WL1BEG_N3 INT_L_X12Y20/SS2A0 INT_L_X12Y21/IMUX_L0 INT_L_X12Y21/IMUX_L16 INT_L_X12Y21/SL1END0 INT_L_X12Y21/SS2BEG0 INT_L_X12Y22/IMUX_L1 INT_L_X12Y22/IMUX_L17 INT_L_X12Y22/IMUX_L32 INT_L_X12Y22/SE2END0 INT_L_X12Y22/SL1BEG0 INT_L_X12Y23/IMUX_L8 INT_L_X12Y23/SE2END0 INT_L_X8Y13/WW2A2 INT_L_X8Y17/IMUX_L11 INT_L_X8Y17/IMUX_L18 INT_L_X8Y17/IMUX_L29 INT_L_X8Y17/IMUX_L44 INT_L_X8Y17/SE2END1 INT_L_X8Y17/SE2END2 INT_L_X8Y20/SW2A1 INT_L_X8Y21/IMUX_L10 INT_L_X8Y21/IMUX_L26 INT_L_X8Y21/SL1END1 INT_L_X8Y21/SW2BEG1 INT_L_X8Y22/EL1END1 INT_L_X8Y22/EL1END_S3_0 INT_L_X8Y22/IMUX_L26 INT_L_X8Y22/IMUX_L3 INT_L_X8Y22/IMUX_L33 INT_L_X8Y22/SL1BEG1 INT_L_X8Y23/EE2BEG0 INT_L_X8Y23/EL1END0 INT_L_X8Y23/FAN_ALT5 INT_L_X8Y23/FAN_BOUNCE5 INT_L_X8Y23/IMUX_L11 INT_L_X8Y23/IMUX_L16 INT_L_X8Y23/IMUX_L17 INT_L_X8Y23/IMUX_L21 INT_L_X8Y23/NE2END2 INT_L_X8Y23/NR1BEG2 INT_L_X8Y23/WR1BEG3 INT_L_X8Y24/IMUX_L44 INT_L_X8Y24/NR1END2 INT_R_X11Y13/WL1BEG3 INT_R_X11Y14/IMUX10 INT_R_X11Y14/IMUX25 INT_R_X11Y14/SW2END0 INT_R_X11Y14/WL1BEG_N3 INT_R_X11Y14/WW2A0 INT_R_X11Y17/FAN_BOUNCE_S3_2 INT_R_X11Y17/SE2A0 INT_R_X11Y18/FAN_ALT2 INT_R_X11Y18/FAN_BOUNCE2 INT_R_X11Y18/IMUX0 INT_R_X11Y18/IMUX25 INT_R_X11Y18/IMUX30 INT_R_X11Y18/IMUX39 INT_R_X11Y18/SE2BEG0 INT_R_X11Y18/SW2END0 INT_R_X11Y18/WL1END3 INT_R_X11Y19/WL1END_N1_3 INT_R_X11Y22/SE2A0 INT_R_X11Y23/IMUX0 INT_R_X11Y23/NE2END_S3_0 INT_R_X11Y23/SE2A0 INT_R_X11Y23/SE2BEG0 INT_R_X11Y23/SL1END0 INT_R_X11Y24/NE2END0 INT_R_X11Y24/SE2BEG0 INT_R_X11Y24/SL1BEG0 INT_R_X7Y13/IMUX6 INT_R_X7Y13/WW2END2 INT_R_X7Y17/SE2A1 INT_R_X7Y17/SE2A2 INT_R_X7Y18/SE2BEG1 INT_R_X7Y18/SE2BEG2 INT_R_X7Y18/SL1END1 INT_R_X7Y18/SL1END2 INT_R_X7Y19/IMUX19 INT_R_X7Y19/IMUX21 INT_R_X7Y19/IMUX46 INT_R_X7Y19/SL1BEG1 INT_R_X7Y19/SL1BEG2 INT_R_X7Y19/SL1END1 INT_R_X7Y19/SR1END2 INT_R_X7Y20/SL1BEG1 INT_R_X7Y20/SR1BEG2 INT_R_X7Y20/SW2END1 INT_R_X7Y22/EL1BEG1 INT_R_X7Y22/IMUX20 INT_R_X7Y22/LOGIC_OUTS2 INT_R_X7Y22/NE2BEG2 INT_R_X7Y22/NL1BEG1 INT_R_X7Y22/NR1BEG2 INT_R_X7Y23/BYP_ALT3 INT_R_X7Y23/BYP_BOUNCE3 INT_R_X7Y23/EL1BEG0 INT_R_X7Y23/IMUX10 INT_R_X7Y23/IMUX17 INT_R_X7Y23/IMUX2 INT_R_X7Y23/IMUX23 INT_R_X7Y23/IMUX25 INT_R_X7Y23/IMUX31 INT_R_X7Y23/IMUX36 INT_R_X7Y23/NE2A2 INT_R_X7Y23/NL1END1 INT_R_X7Y23/NR1BEG2 INT_R_X7Y23/NR1END2 INT_R_X7Y23/WR1END3 INT_R_X7Y24/BYP_BOUNCE_N3_3 INT_R_X7Y24/IMUX12 INT_R_X7Y24/IMUX28 INT_R_X7Y24/IMUX4 INT_R_X7Y24/NR1END2 INT_R_X9Y13/WL1END2 INT_R_X9Y13/WW2BEG2 INT_R_X9Y23/EE2A0 VBRK_X29Y14/VBRK_WL1END2 VBRK_X29Y24/VBRK_EE2A0 VBRK_X34Y15/VBRK_SW2A0 VBRK_X34Y15/VBRK_WW2A0 VBRK_X34Y18/VBRK_SE2A0 VBRK_X34Y19/VBRK_SW2A0 VBRK_X34Y19/VBRK_WL1END3 VBRK_X34Y23/VBRK_SE2A0 VBRK_X34Y24/VBRK_SE2A0 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX25->CLBLL_L_B5 CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X10Y14/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y14/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y14/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y14/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y13/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y22/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X10Y13/INT_L.WL1END3->>WL1BEG2 INT_L_X10Y14/INT_L.WL1END_N1_3->>IMUX_L8 INT_L_X10Y14/INT_L.WW2END0->>IMUX_L18 INT_L_X10Y22/INT_L.SL1END0->>IMUX_L1 INT_L_X10Y22/INT_L.SL1END0->>IMUX_L17 INT_L_X10Y22/INT_L.SL1END0->>IMUX_L32 INT_L_X10Y22/INT_L.SL1END0->>IMUX_L40 INT_L_X10Y23/INT_L.EE2END0->>IMUX_L1 INT_L_X10Y23/INT_L.EE2END0->>IMUX_L17 INT_L_X10Y23/INT_L.EE2END0->>NE2BEG0 INT_L_X10Y23/INT_L.EE2END0->>SL1BEG0 INT_L_X12Y14/INT_L.SL1END0->>WW2BEG0 INT_L_X12Y15/INT_L.SS2END0->>IMUX_L10 INT_L_X12Y15/INT_L.SS2END0->>IMUX_L25 INT_L_X12Y15/INT_L.SS2END0->>SL1BEG0 INT_L_X12Y15/INT_L.SS2END0->>SW2BEG0 INT_L_X12Y17/INT_L.SE2END0->>IMUX_L0 INT_L_X12Y17/INT_L.SE2END0->>SS2BEG0 INT_L_X12Y19/INT_L.SS2END0->>SW2BEG0 INT_L_X12Y19/INT_L.SS2END0->>WL1BEG_N3 INT_L_X12Y21/INT_L.SL1END0->>IMUX_L0 INT_L_X12Y21/INT_L.SL1END0->>IMUX_L16 INT_L_X12Y21/INT_L.SL1END0->>SS2BEG0 INT_L_X12Y22/INT_L.SE2END0->>IMUX_L1 INT_L_X12Y22/INT_L.SE2END0->>IMUX_L17 INT_L_X12Y22/INT_L.SE2END0->>IMUX_L32 INT_L_X12Y22/INT_L.SE2END0->>SL1BEG0 INT_L_X12Y23/INT_L.SE2END0->>IMUX_L8 INT_L_X8Y17/INT_L.SE2END1->>IMUX_L11 INT_L_X8Y17/INT_L.SE2END1->>IMUX_L18 INT_L_X8Y17/INT_L.SE2END2->>IMUX_L29 INT_L_X8Y17/INT_L.SE2END2->>IMUX_L44 INT_L_X8Y21/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y21/INT_L.SL1END1->>IMUX_L26 INT_L_X8Y21/INT_L.SL1END1->>SW2BEG1 INT_L_X8Y22/INT_L.EL1END1->>IMUX_L26 INT_L_X8Y22/INT_L.EL1END1->>IMUX_L3 INT_L_X8Y22/INT_L.EL1END1->>IMUX_L33 INT_L_X8Y22/INT_L.EL1END1->>SL1BEG1 INT_L_X8Y23/INT_L.EL1END0->>EE2BEG0 INT_L_X8Y23/INT_L.EL1END0->>IMUX_L16 INT_L_X8Y23/INT_L.EL1END0->>IMUX_L17 INT_L_X8Y23/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y23/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y23/INT_L.NE2END2->>FAN_ALT5 INT_L_X8Y23/INT_L.NE2END2->>IMUX_L21 INT_L_X8Y23/INT_L.NE2END2->>NR1BEG2 INT_L_X8Y23/INT_L.NE2END2->>WR1BEG3 INT_L_X8Y24/INT_L.NR1END2->>IMUX_L44 INT_R_X11Y14/INT_R.SW2END0->>IMUX10 INT_R_X11Y14/INT_R.SW2END0->>IMUX25 INT_R_X11Y14/INT_R.SW2END0->>WL1BEG_N3 INT_R_X11Y18/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y18/INT_R.FAN_BOUNCE2->>IMUX0 INT_R_X11Y18/INT_R.SW2END0->>FAN_ALT2 INT_R_X11Y18/INT_R.SW2END0->>IMUX25 INT_R_X11Y18/INT_R.SW2END0->>SE2BEG0 INT_R_X11Y18/INT_R.WL1END3->>IMUX30 INT_R_X11Y18/INT_R.WL1END3->>IMUX39 INT_R_X11Y23/INT_R.SL1END0->>IMUX0 INT_R_X11Y23/INT_R.SL1END0->>SE2BEG0 INT_R_X11Y24/INT_R.NE2END0->>SE2BEG0 INT_R_X11Y24/INT_R.NE2END0->>SL1BEG0 INT_R_X7Y13/INT_R.WW2END2->>IMUX6 INT_R_X7Y18/INT_R.SL1END1->>SE2BEG1 INT_R_X7Y18/INT_R.SL1END2->>SE2BEG2 INT_R_X7Y19/INT_R.SL1END1->>IMUX19 INT_R_X7Y19/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y19/INT_R.SR1END2->>IMUX21 INT_R_X7Y19/INT_R.SR1END2->>IMUX46 INT_R_X7Y19/INT_R.SR1END2->>SL1BEG2 INT_R_X7Y20/INT_R.SW2END1->>SL1BEG1 INT_R_X7Y20/INT_R.SW2END1->>SR1BEG2 INT_R_X7Y22/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X7Y22/INT_R.LOGIC_OUTS2->>IMUX20 INT_R_X7Y22/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X7Y22/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X7Y22/INT_R.LOGIC_OUTS2->>NR1BEG2 INT_R_X7Y23/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y23/INT_R.BYP_BOUNCE3->>IMUX31 INT_R_X7Y23/INT_R.NL1END1->>EL1BEG0 INT_R_X7Y23/INT_R.NL1END1->>IMUX10 INT_R_X7Y23/INT_R.NL1END1->>IMUX17 INT_R_X7Y23/INT_R.NL1END1->>IMUX2 INT_R_X7Y23/INT_R.NL1END1->>IMUX25 INT_R_X7Y23/INT_R.NR1END2->>BYP_ALT3 INT_R_X7Y23/INT_R.NR1END2->>IMUX36 INT_R_X7Y23/INT_R.NR1END2->>NR1BEG2 INT_R_X7Y23/INT_R.WR1END3->>IMUX23 INT_R_X7Y24/INT_R.NR1END2->>IMUX12 INT_R_X7Y24/INT_R.NR1END2->>IMUX28 INT_R_X7Y24/INT_R.NR1END2->>IMUX4 INT_R_X9Y13/INT_R.WL1END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 89, 

FSM_sequential_wbw_phase[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

<const1> - 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 23, 

data_reg_n_0_[0] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX23 CLBLM_L_X10Y18/CLBLM_IMUX37 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y18/CLBLM_L_BQ CLBLM_L_X10Y18/CLBLM_L_C3 CLBLM_L_X10Y18/CLBLM_L_D4 INT_L_X10Y18/BYP_ALT5 INT_L_X10Y18/BYP_BOUNCE5 INT_L_X10Y18/IMUX_L23 INT_L_X10Y18/IMUX_L37 INT_L_X10Y18/LOGIC_OUTS_L1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y18/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X10Y18/INT_L.BYP_BOUNCE5->>IMUX_L23 INT_L_X10Y18/INT_L.BYP_BOUNCE5->>IMUX_L37 INT_L_X10Y18/INT_L.LOGIC_OUTS_L1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

ad[31]_INST_0_i_1_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_ER1BEG2 CLBLL_L_X12Y18/CLBLL_IMUX44 CLBLL_L_X12Y18/CLBLL_IMUX5 CLBLL_L_X12Y18/CLBLL_LL_D4 CLBLL_L_X12Y18/CLBLL_L_A6 CLBLL_L_X12Y20/CLBLL_EL1BEG3 CLBLL_L_X12Y20/CLBLL_IMUX38 CLBLL_L_X12Y20/CLBLL_LL_D3 CLBLL_L_X12Y21/CLBLL_EE2A1 CLBLL_L_X12Y21/CLBLL_IMUX43 CLBLL_L_X12Y21/CLBLL_LL_D6 CLBLM_L_X10Y15/CLBLM_IMUX13 CLBLM_L_X10Y15/CLBLM_IMUX20 CLBLM_L_X10Y15/CLBLM_L_B6 CLBLM_L_X10Y15/CLBLM_L_C2 CLBLM_L_X10Y17/CLBLM_IMUX39 CLBLM_L_X10Y17/CLBLM_L_D3 CLBLM_L_X10Y18/CLBLM_IMUX36 CLBLM_L_X10Y18/CLBLM_IMUX44 CLBLM_L_X10Y18/CLBLM_L_D2 CLBLM_L_X10Y18/CLBLM_M_D4 CLBLM_L_X10Y19/CLBLM_IMUX3 CLBLM_L_X10Y19/CLBLM_L_A2 CLBLM_L_X10Y19/CLBLM_SE2A1 CLBLM_L_X10Y20/CLBLM_ER1BEG2 CLBLM_L_X10Y20/CLBLM_IMUX13 CLBLM_L_X10Y20/CLBLM_L_B6 CLBLM_L_X10Y21/CLBLM_IMUX3 CLBLM_L_X10Y21/CLBLM_IMUX32 CLBLM_L_X10Y21/CLBLM_IMUX40 CLBLM_L_X10Y21/CLBLM_L_A2 CLBLM_L_X10Y21/CLBLM_M_C1 CLBLM_L_X10Y21/CLBLM_M_D1 CLBLM_L_X10Y21/CLBLM_NE2A1 CLBLM_L_X8Y16/CLBLM_IMUX37 CLBLM_L_X8Y16/CLBLM_L_D4 CLBLM_L_X8Y16/CLBLM_WL1END1 CLBLM_L_X8Y18/CLBLM_IMUX21 CLBLM_L_X8Y18/CLBLM_L_C4 CLBLM_L_X8Y19/CLBLM_IMUX44 CLBLM_L_X8Y19/CLBLM_M_D4 CLBLM_L_X8Y20/CLBLM_IMUX37 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y20/CLBLM_L_C CLBLM_L_X8Y20/CLBLM_L_D4 CLBLM_R_X11Y17/CLBLM_IMUX37 CLBLM_R_X11Y17/CLBLM_IMUX43 CLBLM_R_X11Y17/CLBLM_L_D4 CLBLM_R_X11Y17/CLBLM_M_D6 CLBLM_R_X11Y18/CLBLM_ER1BEG2 CLBLM_R_X11Y19/CLBLM_IMUX21 CLBLM_R_X11Y19/CLBLM_L_C4 CLBLM_R_X11Y20/CLBLM_EL1BEG3 CLBLM_R_X11Y21/CLBLM_EE2A1 CLBLM_R_X11Y21/CLBLM_IMUX0 CLBLM_R_X11Y21/CLBLM_IMUX16 CLBLM_R_X11Y21/CLBLM_IMUX34 CLBLM_R_X11Y21/CLBLM_L_A3 CLBLM_R_X11Y21/CLBLM_L_B3 CLBLM_R_X11Y21/CLBLM_L_C6 CLBLM_R_X7Y15/CLBLM_IMUX22 CLBLM_R_X7Y15/CLBLM_IMUX37 CLBLM_R_X7Y15/CLBLM_L_D4 CLBLM_R_X7Y15/CLBLM_M_C3 CLBLM_R_X7Y16/CLBLM_IMUX29 CLBLM_R_X7Y16/CLBLM_IMUX37 CLBLM_R_X7Y16/CLBLM_IMUX43 CLBLM_R_X7Y16/CLBLM_L_D4 CLBLM_R_X7Y16/CLBLM_M_C2 CLBLM_R_X7Y16/CLBLM_M_D6 CLBLM_R_X7Y16/CLBLM_WL1END1 DSP_R_X9Y15/DSP_SE2A1_4 DSP_R_X9Y20/DSP_ER1BEG2_0 DSP_R_X9Y20/DSP_NE2A1_1 INT_INTERFACE_R_X9Y19/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y20/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y21/INT_INTERFACE_NE2A1 INT_L_X10Y15/IMUX_L13 INT_L_X10Y15/IMUX_L20 INT_L_X10Y15/SL1END2 INT_L_X10Y16/SL1BEG2 INT_L_X10Y16/SS2END2 INT_L_X10Y17/ER1BEG1 INT_L_X10Y17/IMUX_L39 INT_L_X10Y17/SR1BEG_S0 INT_L_X10Y17/SR1END3 INT_L_X10Y17/SS2A2 INT_L_X10Y18/IMUX_L36 INT_L_X10Y18/IMUX_L44 INT_L_X10Y18/SE2A1 INT_L_X10Y18/SL1END2 INT_L_X10Y18/SR1BEG3 INT_L_X10Y18/SR1END_N3_3 INT_L_X10Y18/SS2BEG2 INT_L_X10Y19/ER1BEG2 INT_L_X10Y19/IMUX_L3 INT_L_X10Y19/NE2BEG1 INT_L_X10Y19/SE2BEG1 INT_L_X10Y19/SE2END1 INT_L_X10Y19/SL1BEG2 INT_L_X10Y19/SL1END2 INT_L_X10Y20/ER1END2 INT_L_X10Y20/FAN_BOUNCE_S3_2 INT_L_X10Y20/IMUX_L13 INT_L_X10Y20/NE2A1 INT_L_X10Y20/SL1BEG2 INT_L_X10Y21/EE2BEG1 INT_L_X10Y21/EL1BEG0 INT_L_X10Y21/FAN_ALT2 INT_L_X10Y21/FAN_BOUNCE2 INT_L_X10Y21/IMUX_L3 INT_L_X10Y21/IMUX_L32 INT_L_X10Y21/IMUX_L40 INT_L_X10Y21/NE2END1 INT_L_X12Y18/ER1END2 INT_L_X12Y18/IMUX_L44 INT_L_X12Y18/IMUX_L5 INT_L_X12Y20/EL1END3 INT_L_X12Y20/IMUX_L38 INT_L_X12Y21/EE2END1 INT_L_X12Y21/IMUX_L43 INT_L_X8Y16/IMUX_L37 INT_L_X8Y16/SS2END2 INT_L_X8Y16/WL1BEG1 INT_L_X8Y17/SS2A2 INT_L_X8Y18/IMUX_L21 INT_L_X8Y18/SL1END2 INT_L_X8Y18/SS2BEG2 INT_L_X8Y19/IMUX_L44 INT_L_X8Y19/SL1BEG2 INT_L_X8Y19/SL1END2 INT_L_X8Y20/EL1BEG1 INT_L_X8Y20/IMUX_L37 INT_L_X8Y20/LOGIC_OUTS_L10 INT_L_X8Y20/SL1BEG2 INT_R_X11Y17/BYP_ALT5 INT_R_X11Y17/BYP_BOUNCE5 INT_R_X11Y17/ER1END1 INT_R_X11Y17/IMUX37 INT_R_X11Y17/IMUX43 INT_R_X11Y18/ER1BEG2 INT_R_X11Y18/SE2END1 INT_R_X11Y19/ER1END2 INT_R_X11Y19/IMUX21 INT_R_X11Y20/EL1BEG3 INT_R_X11Y20/EL1END_S3_0 INT_R_X11Y20/NE2END1 INT_R_X11Y20/NR1BEG1 INT_R_X11Y21/EE2A1 INT_R_X11Y21/EL1BEG_N3 INT_R_X11Y21/EL1END0 INT_R_X11Y21/IMUX0 INT_R_X11Y21/IMUX16 INT_R_X11Y21/IMUX34 INT_R_X11Y21/NR1END1 INT_R_X7Y15/IMUX22 INT_R_X7Y15/IMUX37 INT_R_X7Y15/SR1END2 INT_R_X7Y16/BYP_ALT5 INT_R_X7Y16/BYP_BOUNCE5 INT_R_X7Y16/IMUX29 INT_R_X7Y16/IMUX37 INT_R_X7Y16/IMUX43 INT_R_X7Y16/SR1BEG2 INT_R_X7Y16/WL1END1 INT_R_X9Y19/SE2A1 INT_R_X9Y20/EL1END1 INT_R_X9Y20/ER1BEG2 INT_R_X9Y20/NE2BEG1 INT_R_X9Y20/SE2BEG1 INT_R_X9Y21/NE2A1 VBRK_X29Y20/VBRK_SE2A1 VBRK_X29Y21/VBRK_ER1BEG2 VBRK_X29Y22/VBRK_NE2A1 VBRK_X34Y19/VBRK_ER1BEG2 VBRK_X34Y21/VBRK_EL1BEG3 VBRK_X34Y22/VBRK_EE2A1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX5->CLBLL_L_A6 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX43->CLBLL_LL_D6 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y20/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y15/INT_L.SL1END2->>IMUX_L13 INT_L_X10Y15/INT_L.SL1END2->>IMUX_L20 INT_L_X10Y16/INT_L.SS2END2->>SL1BEG2 INT_L_X10Y17/INT_L.SR1BEG_S0->>ER1BEG1 INT_L_X10Y17/INT_L.SR1END3->>IMUX_L39 INT_L_X10Y17/INT_L.SR1END3->>SR1BEG_S0 INT_L_X10Y18/INT_L.SL1END2->>IMUX_L36 INT_L_X10Y18/INT_L.SL1END2->>IMUX_L44 INT_L_X10Y18/INT_L.SL1END2->>SR1BEG3 INT_L_X10Y18/INT_L.SL1END2->>SS2BEG2 INT_L_X10Y19/INT_L.SE2END1->>ER1BEG2 INT_L_X10Y19/INT_L.SE2END1->>IMUX_L3 INT_L_X10Y19/INT_L.SE2END1->>NE2BEG1 INT_L_X10Y19/INT_L.SE2END1->>SE2BEG1 INT_L_X10Y19/INT_L.SL1END2->>SL1BEG2 INT_L_X10Y20/INT_L.ER1END2->>IMUX_L13 INT_L_X10Y20/INT_L.ER1END2->>SL1BEG2 INT_L_X10Y21/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y21/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X10Y21/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X10Y21/INT_L.NE2END1->>EE2BEG1 INT_L_X10Y21/INT_L.NE2END1->>EL1BEG0 INT_L_X10Y21/INT_L.NE2END1->>FAN_ALT2 INT_L_X10Y21/INT_L.NE2END1->>IMUX_L3 INT_L_X12Y18/INT_L.ER1END2->>IMUX_L44 INT_L_X12Y18/INT_L.ER1END2->>IMUX_L5 INT_L_X12Y20/INT_L.EL1END3->>IMUX_L38 INT_L_X12Y21/INT_L.EE2END1->>IMUX_L43 INT_L_X8Y16/INT_L.SS2END2->>IMUX_L37 INT_L_X8Y16/INT_L.SS2END2->>WL1BEG1 INT_L_X8Y18/INT_L.SL1END2->>IMUX_L21 INT_L_X8Y18/INT_L.SL1END2->>SS2BEG2 INT_L_X8Y19/INT_L.SL1END2->>IMUX_L44 INT_L_X8Y19/INT_L.SL1END2->>SL1BEG2 INT_L_X8Y20/INT_L.LOGIC_OUTS_L10->>EL1BEG1 INT_L_X8Y20/INT_L.LOGIC_OUTS_L10->>IMUX_L37 INT_L_X8Y20/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_R_X11Y17/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y17/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X11Y17/INT_R.ER1END1->>BYP_ALT5 INT_R_X11Y17/INT_R.ER1END1->>IMUX43 INT_R_X11Y18/INT_R.SE2END1->>ER1BEG2 INT_R_X11Y19/INT_R.ER1END2->>IMUX21 INT_R_X11Y20/INT_R.NE2END1->>NR1BEG1 INT_R_X11Y21/INT_R.EL1END0->>EL1BEG_N3 INT_R_X11Y21/INT_R.EL1END0->>IMUX0 INT_R_X11Y21/INT_R.EL1END0->>IMUX16 INT_R_X11Y21/INT_R.NR1END1->>IMUX34 INT_R_X7Y15/INT_R.SR1END2->>IMUX22 INT_R_X7Y15/INT_R.SR1END2->>IMUX37 INT_R_X7Y16/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y16/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X7Y16/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X7Y16/INT_R.WL1END1->>BYP_ALT5 INT_R_X7Y16/INT_R.WL1END1->>IMUX43 INT_R_X7Y16/INT_R.WL1END1->>SR1BEG2 INT_R_X9Y20/INT_R.EL1END1->>ER1BEG2 INT_R_X9Y20/INT_R.EL1END1->>NE2BEG1 INT_R_X9Y20/INT_R.EL1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 34, 

p_9_in - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX45 CLBLL_L_X12Y20/CLBLL_LL_AQ CLBLL_L_X12Y20/CLBLL_LL_D2 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y21/CLBLL_IMUX15 CLBLL_L_X12Y21/CLBLL_LL_B1 INT_L_X12Y20/IMUX_L45 INT_L_X12Y20/LOGIC_OUTS_L4 INT_L_X12Y20/NL1BEG_N3 INT_L_X12Y20/NR1BEG3 INT_L_X12Y21/IMUX_L15 INT_L_X12Y21/NR1END3 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 INT_L_X12Y20/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X12Y20/INT_L.NL1BEG_N3->>IMUX_L45 INT_L_X12Y20/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X12Y21/INT_L.NR1END3->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_10_in - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX40 CLBLM_L_X10Y16/CLBLM_M_D1 CLBLM_L_X10Y21/CLBLM_IMUX29 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y21/CLBLM_M_AQ CLBLM_L_X10Y21/CLBLM_M_C2 INT_L_X10Y15/NR1BEG0 INT_L_X10Y15/SS6END0 INT_L_X10Y16/IMUX_L40 INT_L_X10Y16/NR1END0 INT_L_X10Y16/SS6E0 INT_L_X10Y17/SS6D0 INT_L_X10Y18/SS6C0 INT_L_X10Y19/SS6B0 INT_L_X10Y20/SS6A0 INT_L_X10Y21/BYP_ALT1 INT_L_X10Y21/BYP_BOUNCE1 INT_L_X10Y21/IMUX_L29 INT_L_X10Y21/LOGIC_OUTS_L4 INT_L_X10Y21/SS6BEG0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y21/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y15/INT_L.SS6END0->>NR1BEG0 INT_L_X10Y16/INT_L.NR1END0->>IMUX_L40 INT_L_X10Y21/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y21/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X10Y21/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X10Y21/INT_L.LOGIC_OUTS_L4->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_16_in - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX17 CLBLL_L_X12Y21/CLBLL_IMUX45 CLBLL_L_X12Y21/CLBLL_LL_AQ CLBLL_L_X12Y21/CLBLL_LL_B3 CLBLL_L_X12Y21/CLBLL_LL_D2 CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS4 INT_L_X12Y21/IMUX_L17 INT_L_X12Y21/IMUX_L45 INT_L_X12Y21/LOGIC_OUTS_L4 INT_L_X12Y21/NL1BEG_N3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X12Y21/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X12Y21/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X12Y21/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_15_in - 
wires: CLBLL_L_X12Y21/CLBLL_ER1BEG1 CLBLL_L_X12Y21/CLBLL_IMUX12 CLBLL_L_X12Y21/CLBLL_LL_B6 CLBLM_L_X10Y21/CLBLM_ER1BEG1 CLBLM_L_X10Y21/CLBLM_WW2END0 CLBLM_R_X11Y21/CLBLM_ER1BEG1 CLBLM_R_X11Y21/CLBLM_IMUX6 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y21/CLBLM_L_A1 CLBLM_R_X11Y21/CLBLM_M_AQ DSP_R_X9Y20/DSP_ER1BEG1_1 DSP_R_X9Y20/DSP_WW2END0_1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_WW2END0 INT_L_X10Y21/ER1BEG2 INT_L_X10Y21/ER1END1 INT_L_X10Y21/WW2A0 INT_L_X12Y21/ER1END1 INT_L_X12Y21/IMUX_L12 INT_R_X11Y21/ER1BEG1 INT_R_X11Y21/ER1END2 INT_R_X11Y21/IMUX6 INT_R_X11Y21/LOGIC_OUTS4 INT_R_X11Y21/WW2BEG0 INT_R_X9Y21/ER1BEG1 INT_R_X9Y21/WW2END0 VBRK_X29Y22/VBRK_ER1BEG1 VBRK_X29Y22/VBRK_WW2END0 VBRK_X34Y22/VBRK_ER1BEG1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y21/INT_L.ER1END1->>ER1BEG2 INT_L_X12Y21/INT_L.ER1END1->>IMUX_L12 INT_R_X11Y21/INT_R.ER1END2->>IMUX6 INT_R_X11Y21/INT_R.LOGIC_OUTS4->>ER1BEG1 INT_R_X11Y21/INT_R.LOGIC_OUTS4->>WW2BEG0 INT_R_X9Y21/INT_R.WW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_13_in - 
wires: CLBLM_L_X10Y20/CLBLM_WW2A2 CLBLM_L_X10Y21/CLBLM_IMUX5 CLBLM_L_X10Y21/CLBLM_L_A6 CLBLM_L_X8Y18/CLBLM_IMUX5 CLBLM_L_X8Y18/CLBLM_L_A6 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y21/CLBLM_M_BQ DSP_R_X9Y20/DSP_WW2A2_0 INT_INTERFACE_R_X9Y20/INT_INTERFACE_WW2A2 INT_L_X10Y20/SR1END2 INT_L_X10Y20/WW2BEG2 INT_L_X10Y21/IMUX_L5 INT_L_X10Y21/SR1BEG2 INT_L_X10Y21/WR1END2 INT_L_X8Y18/IMUX_L5 INT_L_X8Y18/SS2END2 INT_L_X8Y19/SS2A2 INT_L_X8Y20/SS2BEG2 INT_L_X8Y20/WW2END2 INT_R_X11Y21/LOGIC_OUTS5 INT_R_X11Y21/WR1BEG2 INT_R_X9Y20/WW2A2 VBRK_X29Y21/VBRK_WW2A2 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y20/INT_L.SR1END2->>WW2BEG2 INT_L_X10Y21/INT_L.WR1END2->>IMUX_L5 INT_L_X10Y21/INT_L.WR1END2->>SR1BEG2 INT_L_X8Y18/INT_L.SS2END2->>IMUX_L5 INT_L_X8Y20/INT_L.WW2END2->>SS2BEG2 INT_R_X11Y21/INT_R.LOGIC_OUTS5->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_14_in - 
wires: CLBLL_L_X12Y20/CLBLL_LL_CQ CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y21/CLBLL_NW2A2 CLBLM_L_X10Y16/CLBLM_IMUX36 CLBLM_L_X10Y16/CLBLM_L_D2 CLBLM_R_X11Y21/CLBLM_IMUX19 CLBLM_R_X11Y21/CLBLM_L_B2 CLBLM_R_X11Y21/CLBLM_NW2A2 INT_L_X10Y16/IMUX_L36 INT_L_X10Y16/WR1END2 INT_L_X12Y20/LOGIC_OUTS_L6 INT_L_X12Y20/NW2BEG2 INT_L_X12Y21/NW2A2 INT_R_X11Y15/NR1BEG1 INT_R_X11Y15/SS6END1 INT_R_X11Y16/NR1END1 INT_R_X11Y16/SS6E1 INT_R_X11Y16/WR1BEG2 INT_R_X11Y17/SS6D1 INT_R_X11Y18/SS6C1 INT_R_X11Y19/SS6B1 INT_R_X11Y20/SS6A1 INT_R_X11Y21/IMUX19 INT_R_X11Y21/NW2END2 INT_R_X11Y21/SS6BEG1 VBRK_X34Y22/VBRK_NW2A2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y16/INT_L.WR1END2->>IMUX_L36 INT_L_X12Y20/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X11Y15/INT_R.SS6END1->>NR1BEG1 INT_R_X11Y16/INT_R.NR1END1->>WR1BEG2 INT_R_X11Y21/INT_R.NW2END2->>IMUX19 INT_R_X11Y21/INT_R.NW2END2->>SS6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_20_in - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX30 CLBLM_L_X10Y18/CLBLM_L_C5 CLBLM_L_X10Y20/CLBLM_IMUX19 CLBLM_L_X10Y20/CLBLM_L_B2 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y20/CLBLM_M_AQ INT_L_X10Y18/IMUX_L30 INT_L_X10Y18/WL1END3 INT_L_X10Y19/WL1END_N1_3 INT_L_X10Y20/IMUX_L19 INT_L_X10Y20/WR1END1 INT_R_X11Y18/WL1BEG3 INT_R_X11Y19/SL1END0 INT_R_X11Y19/WL1BEG_N3 INT_R_X11Y20/LOGIC_OUTS4 INT_R_X11Y20/SL1BEG0 INT_R_X11Y20/WR1BEG1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y18/INT_L.WL1END3->>IMUX_L30 INT_L_X10Y20/INT_L.WR1END1->>IMUX_L19 INT_R_X11Y19/INT_R.SL1END0->>WL1BEG_N3 INT_R_X11Y20/INT_R.LOGIC_OUTS4->>SL1BEG0 INT_R_X11Y20/INT_R.LOGIC_OUTS4->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_19_in - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX29 CLBLM_L_X10Y18/CLBLM_M_C2 CLBLM_L_X10Y19/CLBLM_IMUX10 CLBLM_L_X10Y19/CLBLM_L_A4 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y20/CLBLM_M_BQ INT_L_X10Y18/IMUX_L29 INT_L_X10Y18/SR1END2 INT_L_X10Y19/FAN_ALT7 INT_L_X10Y19/FAN_BOUNCE7 INT_L_X10Y19/IMUX_L10 INT_L_X10Y19/SR1BEG2 INT_L_X10Y19/SR1END1 INT_L_X10Y20/SR1BEG1 INT_L_X10Y20/WL1END0 INT_R_X11Y20/LOGIC_OUTS5 INT_R_X11Y20/WL1BEG0 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y18/INT_L.SR1END2->>IMUX_L29 INT_L_X10Y19/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y19/INT_L.FAN_BOUNCE7->>IMUX_L10 INT_L_X10Y19/INT_L.SR1END1->>FAN_ALT7 INT_L_X10Y19/INT_L.SR1END1->>SR1BEG2 INT_L_X10Y20/INT_L.WL1END0->>SR1BEG1 INT_R_X11Y20/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_17_in - 
wires: CLBLL_L_X12Y17/CLBLL_WL1END3 CLBLL_L_X12Y18/CLBLL_IMUX9 CLBLL_L_X12Y18/CLBLL_LL_AQ CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y18/CLBLL_L_A5 CLBLM_L_X10Y17/CLBLM_WW2END3 CLBLM_L_X10Y18/CLBLM_ER1BEG0 CLBLM_L_X10Y18/CLBLM_IMUX32 CLBLM_L_X10Y18/CLBLM_M_C1 CLBLM_R_X11Y17/CLBLM_WL1END3 DSP_R_X9Y15/DSP_ER1BEG0_3 DSP_R_X9Y15/DSP_WW2END3_2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_WW2END3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_ER1BEG0 INT_L_X10Y17/WW2A3 INT_L_X10Y18/ER1END0 INT_L_X10Y18/IMUX_L32 INT_L_X12Y17/WL1BEG3 INT_L_X12Y18/IMUX_L9 INT_L_X12Y18/LOGIC_OUTS_L4 INT_L_X12Y18/WL1BEG_N3 INT_R_X11Y17/WL1END3 INT_R_X11Y17/WW2BEG3 INT_R_X11Y18/WL1END_N1_3 INT_R_X9Y17/ER1BEG_S0 INT_R_X9Y17/WW2END3 INT_R_X9Y18/ER1BEG0 INT_R_X9Y18/WW2END_N0_3 VBRK_X29Y18/VBRK_WW2END3 VBRK_X29Y19/VBRK_ER1BEG0 VBRK_X34Y18/VBRK_WL1END3 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X10Y18/INT_L.ER1END0->>IMUX_L32 INT_L_X12Y18/INT_L.LOGIC_OUTS_L4->>IMUX_L9 INT_L_X12Y18/INT_L.LOGIC_OUTS_L4->>WL1BEG_N3 INT_R_X11Y17/INT_R.WL1END3->>WW2BEG3 INT_R_X9Y17/INT_R.WW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_18_in - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX37 CLBLM_L_X10Y16/CLBLM_L_D4 CLBLM_R_X11Y19/CLBLM_IMUX34 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y19/CLBLM_L_AQ CLBLM_R_X11Y19/CLBLM_L_C6 INT_L_X10Y16/IMUX_L37 INT_L_X10Y16/SW2END2 INT_R_X11Y16/SW2A2 INT_R_X11Y17/SR1END2 INT_R_X11Y17/SW2BEG2 INT_R_X11Y18/SR1BEG2 INT_R_X11Y18/SR1END1 INT_R_X11Y19/BYP_ALT0 INT_R_X11Y19/BYP_BOUNCE0 INT_R_X11Y19/IMUX34 INT_R_X11Y19/LOGIC_OUTS0 INT_R_X11Y19/SR1BEG1 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y16/INT_L.SW2END2->>IMUX_L37 INT_R_X11Y17/INT_R.SR1END2->>SW2BEG2 INT_R_X11Y18/INT_R.SR1END1->>SR1BEG2 INT_R_X11Y19/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X11Y19/INT_R.BYP_BOUNCE0->>IMUX34 INT_R_X11Y19/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X11Y19/INT_R.LOGIC_OUTS0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_2_in__0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX35 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y18/CLBLM_M_AQ CLBLM_L_X10Y18/CLBLM_M_C6 CLBLM_L_X10Y18/CLBLM_WR1END1 CLBLM_L_X8Y18/CLBLM_IMUX20 CLBLM_L_X8Y18/CLBLM_L_C2 DSP_R_X9Y15/DSP_WR1END1_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_WR1END1 INT_L_X10Y18/BYP_ALT1 INT_L_X10Y18/BYP_BOUNCE1 INT_L_X10Y18/IMUX_L35 INT_L_X10Y18/LOGIC_OUTS_L4 INT_L_X10Y18/WR1BEG1 INT_L_X8Y18/IMUX_L20 INT_L_X8Y18/WR1END2 INT_R_X9Y18/WR1BEG2 INT_R_X9Y18/WR1END1 VBRK_X29Y19/VBRK_WR1END1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X10Y18/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y18/INT_L.BYP_BOUNCE1->>IMUX_L35 INT_L_X10Y18/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X10Y18/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X8Y18/INT_L.WR1END2->>IMUX_L20 INT_R_X9Y18/INT_R.WR1END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_24_in - 
wires: CLBLL_L_X12Y15/CLBLL_SW2A0 CLBLL_L_X12Y16/CLBLL_SE2A0 CLBLM_L_X10Y16/CLBLM_IMUX32 CLBLM_L_X10Y16/CLBLM_M_C1 CLBLM_R_X11Y15/CLBLM_SW2A0 CLBLM_R_X11Y16/CLBLM_SE2A0 CLBLM_R_X11Y17/CLBLM_IMUX36 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y17/CLBLM_L_AQ CLBLM_R_X11Y17/CLBLM_L_D2 INT_L_X10Y15/FAN_BOUNCE_S3_2 INT_L_X10Y16/FAN_ALT2 INT_L_X10Y16/FAN_BOUNCE2 INT_L_X10Y16/IMUX_L32 INT_L_X10Y16/NW2END1 INT_L_X12Y15/SW2A0 INT_L_X12Y16/SE2END0 INT_L_X12Y16/SW2BEG0 INT_R_X11Y15/NW2BEG1 INT_R_X11Y15/SW2END0 INT_R_X11Y16/NW2A1 INT_R_X11Y16/SE2A0 INT_R_X11Y17/BYP_ALT0 INT_R_X11Y17/BYP_BOUNCE0 INT_R_X11Y17/IMUX36 INT_R_X11Y17/LOGIC_OUTS0 INT_R_X11Y17/SE2BEG0 VBRK_X34Y16/VBRK_SW2A0 VBRK_X34Y17/VBRK_SE2A0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y16/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X10Y16/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X10Y16/INT_L.NW2END1->>FAN_ALT2 INT_L_X12Y16/INT_L.SE2END0->>SW2BEG0 INT_R_X11Y15/INT_R.SW2END0->>NW2BEG1 INT_R_X11Y17/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X11Y17/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X11Y17/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X11Y17/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_23_in - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX31 CLBLM_L_X10Y16/CLBLM_M_C5 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y16/CLBLM_M_AQ CLBLM_R_X11Y17/CLBLM_IMUX47 CLBLM_R_X11Y17/CLBLM_M_D5 INT_L_X10Y16/IMUX_L31 INT_L_X10Y16/NW2END_S0_0 INT_L_X10Y17/NW2END0 INT_R_X11Y16/LOGIC_OUTS4 INT_R_X11Y16/NN2BEG0 INT_R_X11Y16/NW2BEG0 INT_R_X11Y17/IMUX47 INT_R_X11Y17/NN2A0 INT_R_X11Y17/NN2END_S2_0 INT_R_X11Y17/NW2A0 INT_R_X11Y18/NN2END0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X10Y16/INT_L.NW2END_S0_0->>IMUX_L31 INT_R_X11Y16/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X11Y16/INT_R.LOGIC_OUTS4->>NW2BEG0 INT_R_X11Y17/INT_R.NN2END_S2_0->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_21_in - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX33 CLBLM_L_X10Y18/CLBLM_IMUX41 CLBLM_L_X10Y18/CLBLM_L_C1 CLBLM_L_X10Y18/CLBLM_L_D1 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y16/CLBLM_M_BQ INT_L_X10Y18/IMUX_L33 INT_L_X10Y18/IMUX_L41 INT_L_X10Y18/NW2END1 INT_R_X11Y16/LOGIC_OUTS5 INT_R_X11Y16/NR1BEG1 INT_R_X11Y17/NR1END1 INT_R_X11Y17/NW2BEG1 INT_R_X11Y18/NW2A1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y16/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y18/INT_L.NW2END1->>IMUX_L33 INT_L_X10Y18/INT_L.NW2END1->>IMUX_L41 INT_R_X11Y16/INT_R.LOGIC_OUTS5->>NR1BEG1 INT_R_X11Y17/INT_R.NR1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_22_in - 
wires: CLBLL_L_X12Y15/CLBLL_LL_AQ CLBLL_L_X12Y15/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y15/CLBLL_WW2A0 CLBLL_L_X12Y16/CLBLL_NW2A0 CLBLM_L_X10Y15/CLBLM_IMUX25 CLBLM_L_X10Y15/CLBLM_L_B5 CLBLM_L_X10Y16/CLBLM_IMUX41 CLBLM_L_X10Y16/CLBLM_L_D1 CLBLM_R_X11Y15/CLBLM_WW2A0 CLBLM_R_X11Y16/CLBLM_NW2A0 INT_L_X10Y15/IMUX_L25 INT_L_X10Y15/WW2END0 INT_L_X10Y16/IMUX_L41 INT_L_X10Y16/WR1END1 INT_L_X12Y15/LOGIC_OUTS_L4 INT_L_X12Y15/NW2BEG0 INT_L_X12Y15/WW2BEG0 INT_L_X12Y16/NW2A0 INT_R_X11Y15/NW2END_S0_0 INT_R_X11Y15/WW2A0 INT_R_X11Y16/NW2END0 INT_R_X11Y16/WR1BEG1 VBRK_X34Y16/VBRK_WW2A0 VBRK_X34Y17/VBRK_NW2A0 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y15/INT_L.WW2END0->>IMUX_L25 INT_L_X10Y16/INT_L.WR1END1->>IMUX_L41 INT_L_X12Y15/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_L_X12Y15/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_R_X11Y16/INT_R.NW2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_28_in - 
wires: CLBLM_R_X7Y16/CLBLM_IMUX22 CLBLM_R_X7Y16/CLBLM_IMUX45 CLBLM_R_X7Y16/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y16/CLBLM_M_AQ CLBLM_R_X7Y16/CLBLM_M_C3 CLBLM_R_X7Y16/CLBLM_M_D2 INT_R_X7Y16/IMUX22 INT_R_X7Y16/IMUX45 INT_R_X7Y16/LOGIC_OUTS4 INT_R_X7Y16/NL1BEG_N3 
pips: CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y16/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y16/INT_R.NL1BEG_N3->>IMUX22 INT_R_X7Y16/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_27_in - 
wires: CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y15/CLBLM_M_AQ CLBLM_R_X7Y16/CLBLM_IMUX31 CLBLM_R_X7Y16/CLBLM_M_C5 INT_R_X7Y15/LOGIC_OUTS4 INT_R_X7Y15/NN2BEG0 INT_R_X7Y16/IMUX31 INT_R_X7Y16/NN2A0 INT_R_X7Y16/NN2END_S2_0 INT_R_X7Y17/NN2END0 
pips: CLBLM_R_X7Y15/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X7Y15/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X7Y16/INT_R.NN2END_S2_0->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_25_in - 
wires: CLBLM_L_X10Y15/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y15/CLBLM_M_AQ CLBLM_L_X10Y15/CLBLM_WW2A0 CLBLM_L_X8Y14/CLBLM_WL1END3 CLBLM_L_X8Y18/CLBLM_IMUX11 CLBLM_L_X8Y18/CLBLM_M_A4 CLBLM_R_X7Y14/CLBLM_WL1END3 CLBLM_R_X7Y15/CLBLM_IMUX29 CLBLM_R_X7Y15/CLBLM_M_C2 DSP_R_X9Y15/DSP_WW2A0_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WW2A0 INT_L_X10Y15/LOGIC_OUTS_L4 INT_L_X10Y15/WW2BEG0 INT_L_X8Y14/WL1BEG3 INT_L_X8Y15/NN2BEG1 INT_L_X8Y15/WL1BEG_N3 INT_L_X8Y15/WW2END0 INT_L_X8Y16/NN2A1 INT_L_X8Y17/NN2END1 INT_L_X8Y17/NR1BEG1 INT_L_X8Y18/IMUX_L11 INT_L_X8Y18/NR1END1 INT_R_X7Y14/WL1END3 INT_R_X7Y15/IMUX29 INT_R_X7Y15/NL1BEG_N3 INT_R_X7Y15/WL1END_N1_3 INT_R_X9Y15/WW2A0 VBRK_X29Y16/VBRK_WW2A0 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X10Y15/INT_L.LOGIC_OUTS_L4->>WW2BEG0 INT_L_X8Y15/INT_L.WW2END0->>NN2BEG1 INT_L_X8Y15/INT_L.WW2END0->>WL1BEG_N3 INT_L_X8Y17/INT_L.NN2END1->>NR1BEG1 INT_L_X8Y18/INT_L.NR1END1->>IMUX_L11 INT_R_X7Y15/INT_R.NL1BEG_N3->>IMUX29 INT_R_X7Y15/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_26_in - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX46 CLBLM_L_X10Y16/CLBLM_L_D5 CLBLM_L_X10Y16/CLBLM_NE2A3 CLBLM_L_X8Y16/CLBLM_IMUX41 CLBLM_L_X8Y16/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y16/CLBLM_L_D1 CLBLM_L_X8Y16/CLBLM_M_AQ DSP_R_X9Y15/DSP_NE2A3_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_NE2A3 INT_L_X10Y16/IMUX_L46 INT_L_X10Y16/NE2END3 INT_L_X8Y15/EL1BEG3 INT_L_X8Y16/EL1BEG_N3 INT_L_X8Y16/IMUX_L41 INT_L_X8Y16/LOGIC_OUTS_L4 INT_R_X9Y15/EL1END3 INT_R_X9Y15/NE2BEG3 INT_R_X9Y16/NE2A3 VBRK_X29Y17/VBRK_NE2A3 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y16/INT_L.NE2END3->>IMUX_L46 INT_L_X8Y16/INT_L.LOGIC_OUTS_L4->>EL1BEG_N3 INT_L_X8Y16/INT_L.LOGIC_OUTS_L4->>IMUX_L41 INT_R_X9Y15/INT_R.EL1END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_31_in - 
wires: CLBLM_R_X7Y16/CLBLM_IMUX28 CLBLM_R_X7Y16/CLBLM_IMUX36 CLBLM_R_X7Y16/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y16/CLBLM_L_AQ CLBLM_R_X7Y16/CLBLM_L_D2 CLBLM_R_X7Y16/CLBLM_M_C4 INT_R_X7Y16/BYP_ALT0 INT_R_X7Y16/BYP_BOUNCE0 INT_R_X7Y16/IMUX28 INT_R_X7Y16/IMUX36 INT_R_X7Y16/LOGIC_OUTS0 
pips: CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X7Y16/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y16/INT_R.BYP_BOUNCE0->>IMUX28 INT_R_X7Y16/INT_R.BYP_BOUNCE0->>IMUX36 INT_R_X7Y16/INT_R.LOGIC_OUTS0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_30_in - 
wires: CLBLM_L_X8Y16/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y16/CLBLM_M_BQ CLBLM_L_X8Y16/CLBLM_WL1END0 CLBLM_R_X7Y16/CLBLM_IMUX32 CLBLM_R_X7Y16/CLBLM_IMUX41 CLBLM_R_X7Y16/CLBLM_L_D1 CLBLM_R_X7Y16/CLBLM_M_C1 CLBLM_R_X7Y16/CLBLM_WL1END0 INT_L_X8Y16/LOGIC_OUTS_L5 INT_L_X8Y16/WL1BEG0 INT_R_X7Y16/IMUX32 INT_R_X7Y16/IMUX41 INT_R_X7Y16/WL1END0 
pips: CLBLM_L_X8Y16/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X8Y16/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X7Y16/INT_R.WL1END0->>IMUX32 INT_R_X7Y16/INT_R.WL1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data_reg_n_0_[2] - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX38 CLBLL_L_X12Y18/CLBLL_LL_BQ CLBLL_L_X12Y18/CLBLL_LL_D3 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y21/CLBLL_IMUX24 CLBLL_L_X12Y21/CLBLL_LL_B5 INT_L_X12Y18/BYP_ALT4 INT_L_X12Y18/BYP_BOUNCE4 INT_L_X12Y18/IMUX_L38 INT_L_X12Y18/LOGIC_OUTS_L5 INT_L_X12Y18/NN2BEG1 INT_L_X12Y19/NN2A1 INT_L_X12Y20/NL1BEG0 INT_L_X12Y20/NL1END_S3_0 INT_L_X12Y20/NN2END1 INT_L_X12Y21/IMUX_L24 INT_L_X12Y21/NL1END0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 INT_L_X12Y18/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X12Y18/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X12Y18/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X12Y18/INT_L.LOGIC_OUTS_L5->>NN2BEG1 INT_L_X12Y20/INT_L.NN2END1->>NL1BEG0 INT_L_X12Y21/INT_L.NL1END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_29_in - 
wires: CLBLM_L_X10Y16/CLBLM_ER1BEG2 CLBLM_L_X10Y16/CLBLM_IMUX44 CLBLM_L_X10Y16/CLBLM_M_D4 CLBLM_L_X8Y16/CLBLM_IMUX36 CLBLM_L_X8Y16/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y16/CLBLM_L_AQ CLBLM_L_X8Y16/CLBLM_L_D2 DSP_R_X9Y15/DSP_ER1BEG2_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_ER1BEG2 INT_L_X10Y16/ER1END2 INT_L_X10Y16/IMUX_L44 INT_L_X8Y16/BYP_ALT0 INT_L_X8Y16/BYP_BOUNCE0 INT_L_X8Y16/ER1BEG1 INT_L_X8Y16/IMUX_L36 INT_L_X8Y16/LOGIC_OUTS_L0 INT_R_X9Y16/ER1BEG2 INT_R_X9Y16/ER1END1 VBRK_X29Y17/VBRK_ER1BEG2 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y16/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y16/INT_L.ER1END2->>IMUX_L44 INT_L_X8Y16/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y16/INT_L.BYP_BOUNCE0->>IMUX_L36 INT_L_X8Y16/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X8Y16/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_R_X9Y16/INT_R.ER1END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data_reg_n_0_[31] - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX47 CLBLM_L_X10Y16/CLBLM_M_D5 CLBLM_L_X10Y17/CLBLM_EL1BEG0 CLBLM_L_X8Y15/CLBLM_EE2BEG1 CLBLM_R_X7Y15/CLBLM_EE2BEG1 CLBLM_R_X7Y15/CLBLM_IMUX42 CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y15/CLBLM_L_D6 CLBLM_R_X7Y15/CLBLM_M_BQ DSP_R_X9Y15/DSP_EL1BEG0_2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_EL1BEG0 INT_L_X10Y16/EL1END_S3_0 INT_L_X10Y16/IMUX_L47 INT_L_X10Y17/EL1END0 INT_L_X8Y15/EE2A1 INT_R_X7Y15/EE2BEG1 INT_R_X7Y15/IMUX42 INT_R_X7Y15/LOGIC_OUTS5 INT_R_X9Y15/EE2END1 INT_R_X9Y15/NN2BEG1 INT_R_X9Y16/NN2A1 INT_R_X9Y17/EL1BEG0 INT_R_X9Y17/NN2END1 VBRK_X29Y18/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y15/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y16/INT_L.EL1END_S3_0->>IMUX_L47 INT_R_X7Y15/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X7Y15/INT_R.LOGIC_OUTS5->>IMUX42 INT_R_X9Y15/INT_R.EE2END1->>NN2BEG1 INT_R_X9Y17/INT_R.NN2END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

enable_reg_n_0_[0] - 
wires: CLBLM_L_X8Y20/CLBLM_EL1BEG3 CLBLM_L_X8Y20/CLBLM_IMUX0 CLBLM_L_X8Y20/CLBLM_IMUX30 CLBLM_L_X8Y20/CLBLM_IMUX40 CLBLM_L_X8Y20/CLBLM_L_A3 CLBLM_L_X8Y20/CLBLM_L_C5 CLBLM_L_X8Y20/CLBLM_M_D1 CLBLM_L_X8Y20/CLBLM_SE2A0 CLBLM_R_X7Y20/CLBLM_EL1BEG3 CLBLM_R_X7Y20/CLBLM_SE2A0 CLBLM_R_X7Y21/CLBLM_IMUX1 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y21/CLBLM_M_A3 CLBLM_R_X7Y21/CLBLM_M_AQ INT_L_X8Y20/EL1END3 INT_L_X8Y20/IMUX_L0 INT_L_X8Y20/IMUX_L30 INT_L_X8Y20/IMUX_L40 INT_L_X8Y20/SE2END0 INT_R_X7Y20/EL1BEG3 INT_R_X7Y20/SE2A0 INT_R_X7Y21/EL1BEG_N3 INT_R_X7Y21/IMUX1 INT_R_X7Y21/LOGIC_OUTS4 INT_R_X7Y21/SE2BEG0 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y21/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y20/INT_L.EL1END3->>IMUX_L30 INT_L_X8Y20/INT_L.SE2END0->>IMUX_L0 INT_L_X8Y20/INT_L.SE2END0->>IMUX_L40 INT_R_X7Y21/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X7Y21/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y21/INT_R.LOGIC_OUTS4->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

enable_reg_n_0_[1] - 
wires: CLBLM_L_X8Y20/CLBLM_EL1BEG2 CLBLM_L_X8Y20/CLBLM_IMUX20 CLBLM_L_X8Y20/CLBLM_IMUX44 CLBLM_L_X8Y20/CLBLM_IMUX6 CLBLM_L_X8Y20/CLBLM_L_A1 CLBLM_L_X8Y20/CLBLM_L_C2 CLBLM_L_X8Y20/CLBLM_M_D4 CLBLM_R_X7Y20/CLBLM_EL1BEG2 CLBLM_R_X7Y20/CLBLM_IMUX39 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y20/CLBLM_L_D3 CLBLM_R_X7Y20/CLBLM_L_DQ INT_L_X8Y20/BYP_ALT2 INT_L_X8Y20/BYP_BOUNCE2 INT_L_X8Y20/EL1END2 INT_L_X8Y20/IMUX_L20 INT_L_X8Y20/IMUX_L44 INT_L_X8Y20/IMUX_L6 INT_L_X8Y21/BYP_BOUNCE_N3_2 INT_R_X7Y20/EL1BEG2 INT_R_X7Y20/IMUX39 INT_R_X7Y20/LOGIC_OUTS3 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y20/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X8Y20/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y20/INT_L.BYP_BOUNCE2->>IMUX_L6 INT_L_X8Y20/INT_L.EL1END2->>BYP_ALT2 INT_L_X8Y20/INT_L.EL1END2->>IMUX_L20 INT_L_X8Y20/INT_L.EL1END2->>IMUX_L44 INT_R_X7Y20/INT_R.LOGIC_OUTS3->>EL1BEG2 INT_R_X7Y20/INT_R.LOGIC_OUTS3->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

data_reg_n_0_[3] - 
wires: CLBLM_L_X8Y18/CLBLM_IMUX8 CLBLM_L_X8Y18/CLBLM_M_A5 CLBLM_L_X8Y19/CLBLM_IMUX45 CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y19/CLBLM_M_AQ CLBLM_L_X8Y19/CLBLM_M_D2 INT_L_X8Y18/IMUX_L8 INT_L_X8Y18/SL1END0 INT_L_X8Y19/IMUX_L45 INT_L_X8Y19/LOGIC_OUTS_L4 INT_L_X8Y19/NL1BEG_N3 INT_L_X8Y19/SL1BEG0 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y18/INT_L.SL1END0->>IMUX_L8 INT_L_X8Y19/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y19/INT_L.LOGIC_OUTS_L4->>SL1BEG0 INT_L_X8Y19/INT_L.NL1BEG_N3->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_8_in - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX30 CLBLM_L_X10Y15/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y15/CLBLM_L_AQ CLBLM_L_X10Y15/CLBLM_L_C5 CLBLM_L_X10Y18/CLBLM_IMUX28 CLBLM_L_X10Y18/CLBLM_M_C4 INT_L_X10Y15/IMUX_L30 INT_L_X10Y15/LOGIC_OUTS_L0 INT_L_X10Y15/NL1BEG_N3 INT_L_X10Y15/NN2BEG3 INT_L_X10Y16/NN2A3 INT_L_X10Y17/NL1BEG2 INT_L_X10Y17/NN2END3 INT_L_X10Y18/IMUX_L28 INT_L_X10Y18/NL1END2 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y15/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y15/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X10Y15/INT_L.NL1BEG_N3->>IMUX_L30 INT_L_X10Y15/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X10Y17/INT_L.NN2END3->>NL1BEG2 INT_L_X10Y18/INT_L.NL1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_7_in - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX20 CLBLM_L_X10Y18/CLBLM_L_C2 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y16/CLBLM_L_AQ CLBLM_R_X11Y17/CLBLM_IMUX41 CLBLM_R_X11Y17/CLBLM_L_D1 INT_L_X10Y17/NW2END_S0_0 INT_L_X10Y18/BYP_ALT0 INT_L_X10Y18/BYP_BOUNCE0 INT_L_X10Y18/IMUX_L20 INT_L_X10Y18/NW2END0 INT_R_X11Y16/LOGIC_OUTS0 INT_R_X11Y16/NR1BEG0 INT_R_X11Y17/IMUX41 INT_R_X11Y17/NR1END0 INT_R_X11Y17/NW2BEG0 INT_R_X11Y18/NW2A0 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y16/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y18/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y18/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X10Y18/INT_L.NW2END0->>BYP_ALT0 INT_R_X11Y16/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X11Y17/INT_R.NR1END0->>IMUX41 INT_R_X11Y17/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_5_in - 
wires: CLBLM_L_X10Y17/CLBLM_WL1END3 CLBLM_L_X10Y18/CLBLM_IMUX40 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y18/CLBLM_L_AQ CLBLM_L_X10Y18/CLBLM_M_D1 CLBLM_L_X8Y18/CLBLM_IMUX3 CLBLM_L_X8Y18/CLBLM_L_A2 DSP_R_X9Y15/DSP_WL1END3_2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_WL1END3 INT_L_X10Y17/WL1BEG3 INT_L_X10Y18/IMUX_L40 INT_L_X10Y18/LOGIC_OUTS_L0 INT_L_X10Y18/WL1BEG_N3 INT_L_X8Y18/IMUX_L3 INT_L_X8Y18/WR1END1 INT_R_X9Y17/WL1END3 INT_R_X9Y18/WL1END_N1_3 INT_R_X9Y18/WR1BEG1 VBRK_X29Y18/VBRK_WL1END3 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y18/INT_L.LOGIC_OUTS_L0->>IMUX_L40 INT_L_X10Y18/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_L_X8Y18/INT_L.WR1END1->>IMUX_L3 INT_R_X9Y18/INT_R.WL1END_N1_3->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_6_in - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX38 CLBLM_L_X10Y16/CLBLM_M_D3 CLBLM_L_X10Y17/CLBLM_IMUX36 CLBLM_L_X10Y17/CLBLM_L_D2 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y16/CLBLM_M_CQ INT_L_X10Y16/BYP_ALT4 INT_L_X10Y16/BYP_BOUNCE4 INT_L_X10Y16/IMUX_L38 INT_L_X10Y16/WL1END1 INT_L_X10Y17/IMUX_L36 INT_L_X10Y17/NW2END2 INT_R_X11Y16/LOGIC_OUTS6 INT_R_X11Y16/NW2BEG2 INT_R_X11Y16/WL1BEG1 INT_R_X11Y17/NW2A2 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y16/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X10Y16/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y16/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X10Y16/INT_L.WL1END1->>BYP_ALT4 INT_L_X10Y17/INT_L.NW2END2->>IMUX_L36 INT_R_X11Y16/INT_R.LOGIC_OUTS6->>NW2BEG2 INT_R_X11Y16/INT_R.LOGIC_OUTS6->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_12_in - 
wires: CLBLL_L_X12Y21/CLBLL_EL1BEG1 CLBLL_L_X12Y21/CLBLL_IMUX18 CLBLL_L_X12Y21/CLBLL_LL_B2 CLBLM_R_X11Y21/CLBLM_EL1BEG1 CLBLM_R_X11Y21/CLBLM_IMUX21 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y21/CLBLM_L_C4 CLBLM_R_X11Y21/CLBLM_M_CQ INT_L_X12Y21/EL1END1 INT_L_X12Y21/IMUX_L18 INT_R_X11Y21/EL1BEG1 INT_R_X11Y21/IMUX21 INT_R_X11Y21/LOGIC_OUTS6 VBRK_X34Y22/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X12Y21/INT_L.EL1END1->>IMUX_L18 INT_R_X11Y21/INT_R.LOGIC_OUTS6->>EL1BEG1 INT_R_X11Y21/INT_R.LOGIC_OUTS6->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

p_11_in - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX38 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y21/CLBLM_M_BQ CLBLM_L_X10Y21/CLBLM_M_D3 CLBLM_L_X10Y21/CLBLM_SW4A1 CLBLM_L_X8Y18/CLBLM_IMUX10 CLBLM_L_X8Y18/CLBLM_L_A4 DSP_R_X9Y20/DSP_SW4A1_1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_SW4A1 INT_L_X10Y21/BYP_ALT4 INT_L_X10Y21/BYP_BOUNCE4 INT_L_X10Y21/IMUX_L38 INT_L_X10Y21/LOGIC_OUTS_L5 INT_L_X10Y21/SW6BEG1 INT_L_X8Y17/NL1BEG1 INT_L_X8Y17/SW6END1 INT_L_X8Y18/IMUX_L10 INT_L_X8Y18/NL1END1 INT_R_X9Y17/SW6E1 INT_R_X9Y18/SW6D1 INT_R_X9Y19/SW6C1 INT_R_X9Y20/SW6B1 INT_R_X9Y21/SW6A1 VBRK_X29Y22/VBRK_SW4A1 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X10Y21/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X10Y21/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y21/INT_L.BYP_BOUNCE4->>IMUX_L38 INT_L_X10Y21/INT_L.LOGIC_OUTS_L5->>BYP_ALT4 INT_L_X10Y21/INT_L.LOGIC_OUTS_L5->>SW6BEG1 INT_L_X8Y17/INT_L.SW6END1->>NL1BEG1 INT_L_X8Y18/INT_L.NL1END1->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

address[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_reg_n_0_[2] - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX0 CLBLM_L_X10Y17/CLBLM_L_A3 CLBLM_L_X10Y17/CLBLM_SE2A0 CLBLM_L_X8Y18/CLBLM_IMUX32 CLBLM_L_X8Y18/CLBLM_M_C1 CLBLM_L_X8Y18/CLBLM_SE2A1 CLBLM_L_X8Y19/CLBLM_IMUX16 CLBLM_L_X8Y19/CLBLM_IMUX33 CLBLM_L_X8Y19/CLBLM_L_B3 CLBLM_L_X8Y19/CLBLM_L_C1 CLBLM_L_X8Y19/CLBLM_SE2A0 CLBLM_L_X8Y20/CLBLM_EE2BEG0 CLBLM_L_X8Y20/CLBLM_IMUX18 CLBLM_L_X8Y20/CLBLM_IMUX19 CLBLM_L_X8Y20/CLBLM_IMUX2 CLBLM_L_X8Y20/CLBLM_IMUX31 CLBLM_L_X8Y20/CLBLM_L_B2 CLBLM_L_X8Y20/CLBLM_M_A2 CLBLM_L_X8Y20/CLBLM_M_B2 CLBLM_L_X8Y20/CLBLM_M_C5 CLBLM_L_X8Y20/CLBLM_WR1END2 CLBLM_L_X8Y21/CLBLM_IMUX8 CLBLM_L_X8Y21/CLBLM_M_A5 CLBLM_L_X8Y21/CLBLM_NE2A0 CLBLM_L_X8Y21/CLBLM_NW2A1 CLBLM_L_X8Y22/CLBLM_NW2A0 CLBLM_R_X11Y17/CLBLM_IMUX15 CLBLM_R_X11Y17/CLBLM_IMUX7 CLBLM_R_X11Y17/CLBLM_M_A1 CLBLM_R_X11Y17/CLBLM_M_B1 CLBLM_R_X11Y19/CLBLM_IMUX1 CLBLM_R_X11Y19/CLBLM_IMUX24 CLBLM_R_X11Y19/CLBLM_M_A3 CLBLM_R_X11Y19/CLBLM_M_B5 CLBLM_R_X7Y17/CLBLM_IMUX20 CLBLM_R_X7Y17/CLBLM_IMUX3 CLBLM_R_X7Y17/CLBLM_L_A2 CLBLM_R_X7Y17/CLBLM_L_C2 CLBLM_R_X7Y18/CLBLM_IMUX6 CLBLM_R_X7Y18/CLBLM_IMUX7 CLBLM_R_X7Y18/CLBLM_L_A1 CLBLM_R_X7Y18/CLBLM_M_A1 CLBLM_R_X7Y18/CLBLM_SE2A1 CLBLM_R_X7Y19/CLBLM_IMUX27 CLBLM_R_X7Y19/CLBLM_IMUX7 CLBLM_R_X7Y19/CLBLM_M_A1 CLBLM_R_X7Y19/CLBLM_M_B4 CLBLM_R_X7Y19/CLBLM_SE2A0 CLBLM_R_X7Y20/CLBLM_EE2BEG0 CLBLM_R_X7Y20/CLBLM_IMUX20 CLBLM_R_X7Y20/CLBLM_IMUX35 CLBLM_R_X7Y20/CLBLM_IMUX44 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y20/CLBLM_L_AQ CLBLM_R_X7Y20/CLBLM_L_C2 CLBLM_R_X7Y20/CLBLM_M_C6 CLBLM_R_X7Y20/CLBLM_M_D4 CLBLM_R_X7Y20/CLBLM_WR1END2 CLBLM_R_X7Y21/CLBLM_IMUX17 CLBLM_R_X7Y21/CLBLM_IMUX19 CLBLM_R_X7Y21/CLBLM_IMUX31 CLBLM_R_X7Y21/CLBLM_IMUX5 CLBLM_R_X7Y21/CLBLM_IMUX7 CLBLM_R_X7Y21/CLBLM_L_A6 CLBLM_R_X7Y21/CLBLM_L_B2 CLBLM_R_X7Y21/CLBLM_M_A1 CLBLM_R_X7Y21/CLBLM_M_B3 CLBLM_R_X7Y21/CLBLM_M_C5 CLBLM_R_X7Y21/CLBLM_NE2A0 CLBLM_R_X7Y21/CLBLM_NW2A1 CLBLM_R_X7Y22/CLBLM_IMUX14 CLBLM_R_X7Y22/CLBLM_L_B1 CLBLM_R_X7Y22/CLBLM_NW2A0 DSP_R_X9Y15/DSP_SE2A0_2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_SE2A0 INT_L_X10Y17/EL1BEG3 INT_L_X10Y17/IMUX_L0 INT_L_X10Y17/NR1BEG0 INT_L_X10Y17/SE2END0 INT_L_X10Y18/EL1BEG_N3 INT_L_X10Y18/NE2BEG0 INT_L_X10Y18/NR1END0 INT_L_X10Y19/NE2A0 INT_L_X8Y17/FAN_BOUNCE_S3_2 INT_L_X8Y18/EL1BEG0 INT_L_X8Y18/FAN_ALT2 INT_L_X8Y18/FAN_BOUNCE2 INT_L_X8Y18/IMUX_L32 INT_L_X8Y18/SE2END1 INT_L_X8Y19/IMUX_L16 INT_L_X8Y19/IMUX_L33 INT_L_X8Y19/SE2END0 INT_L_X8Y20/EE2A0 INT_L_X8Y20/IMUX_L18 INT_L_X8Y20/IMUX_L19 INT_L_X8Y20/IMUX_L2 INT_L_X8Y20/IMUX_L31 INT_L_X8Y20/NE2END_S3_0 INT_L_X8Y20/NW2BEG1 INT_L_X8Y20/WR1BEG2 INT_L_X8Y20/WR1END1 INT_L_X8Y21/IMUX_L8 INT_L_X8Y21/NE2END0 INT_L_X8Y21/NW2A1 INT_L_X8Y21/NW2BEG0 INT_L_X8Y22/NW2A0 INT_R_X11Y17/EL1END3 INT_R_X11Y17/IMUX15 INT_R_X11Y17/IMUX7 INT_R_X11Y18/NE2END_S3_0 INT_R_X11Y19/IMUX1 INT_R_X11Y19/IMUX24 INT_R_X11Y19/NE2END0 INT_R_X7Y17/IMUX20 INT_R_X7Y17/IMUX3 INT_R_X7Y17/SS2END1 INT_R_X7Y18/BYP_ALT3 INT_R_X7Y18/BYP_BOUNCE3 INT_R_X7Y18/IMUX6 INT_R_X7Y18/IMUX7 INT_R_X7Y18/SE2A1 INT_R_X7Y18/SR1END2 INT_R_X7Y18/SS2A1 INT_R_X7Y19/BYP_ALT5 INT_R_X7Y19/BYP_BOUNCE5 INT_R_X7Y19/BYP_BOUNCE_N3_3 INT_R_X7Y19/IMUX27 INT_R_X7Y19/IMUX7 INT_R_X7Y19/SE2A0 INT_R_X7Y19/SE2BEG1 INT_R_X7Y19/SR1BEG2 INT_R_X7Y19/SR1END1 INT_R_X7Y19/SS2BEG1 INT_R_X7Y20/EE2BEG0 INT_R_X7Y20/IMUX20 INT_R_X7Y20/IMUX35 INT_R_X7Y20/IMUX44 INT_R_X7Y20/LOGIC_OUTS0 INT_R_X7Y20/NE2BEG0 INT_R_X7Y20/SE2BEG0 INT_R_X7Y20/SR1BEG1 INT_R_X7Y20/WR1END2 INT_R_X7Y21/FAN_ALT3 INT_R_X7Y21/FAN_BOUNCE3 INT_R_X7Y21/IMUX17 INT_R_X7Y21/IMUX19 INT_R_X7Y21/IMUX31 INT_R_X7Y21/IMUX5 INT_R_X7Y21/IMUX7 INT_R_X7Y21/NE2A0 INT_R_X7Y21/NW2END1 INT_R_X7Y21/NW2END_S0_0 INT_R_X7Y22/IMUX14 INT_R_X7Y22/NL1BEG_N3 INT_R_X7Y22/NW2END0 INT_R_X9Y17/EL1END_S3_0 INT_R_X9Y17/SE2A0 INT_R_X9Y18/EL1END0 INT_R_X9Y18/SE2BEG0 INT_R_X9Y20/EE2END0 INT_R_X9Y20/WR1BEG1 VBRK_X29Y18/VBRK_SE2A0 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y20/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X10Y17/INT_L.SE2END0->>IMUX_L0 INT_L_X10Y17/INT_L.SE2END0->>NR1BEG0 INT_L_X10Y18/INT_L.NR1END0->>EL1BEG_N3 INT_L_X10Y18/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y18/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y18/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X8Y18/INT_L.SE2END1->>EL1BEG0 INT_L_X8Y18/INT_L.SE2END1->>FAN_ALT2 INT_L_X8Y19/INT_L.SE2END0->>IMUX_L16 INT_L_X8Y19/INT_L.SE2END0->>IMUX_L33 INT_L_X8Y20/INT_L.NE2END_S3_0->>IMUX_L31 INT_L_X8Y20/INT_L.WR1END1->>IMUX_L18 INT_L_X8Y20/INT_L.WR1END1->>IMUX_L19 INT_L_X8Y20/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y20/INT_L.WR1END1->>NW2BEG1 INT_L_X8Y20/INT_L.WR1END1->>WR1BEG2 INT_L_X8Y21/INT_L.NE2END0->>IMUX_L8 INT_L_X8Y21/INT_L.NE2END0->>NW2BEG0 INT_R_X11Y17/INT_R.EL1END3->>IMUX15 INT_R_X11Y17/INT_R.EL1END3->>IMUX7 INT_R_X11Y19/INT_R.NE2END0->>IMUX1 INT_R_X11Y19/INT_R.NE2END0->>IMUX24 INT_R_X7Y17/INT_R.SS2END1->>IMUX20 INT_R_X7Y17/INT_R.SS2END1->>IMUX3 INT_R_X7Y18/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y18/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X7Y18/INT_R.SR1END2->>BYP_ALT3 INT_R_X7Y18/INT_R.SR1END2->>IMUX6 INT_R_X7Y19/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y19/INT_R.BYP_BOUNCE5->>IMUX7 INT_R_X7Y19/INT_R.SR1END1->>BYP_ALT5 INT_R_X7Y19/INT_R.SR1END1->>IMUX27 INT_R_X7Y19/INT_R.SR1END1->>SE2BEG1 INT_R_X7Y19/INT_R.SR1END1->>SR1BEG2 INT_R_X7Y19/INT_R.SR1END1->>SS2BEG1 INT_R_X7Y20/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X7Y20/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X7Y20/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X7Y20/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X7Y20/INT_R.WR1END2->>IMUX20 INT_R_X7Y20/INT_R.WR1END2->>IMUX35 INT_R_X7Y20/INT_R.WR1END2->>IMUX44 INT_R_X7Y21/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y21/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X7Y21/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X7Y21/INT_R.NW2END1->>IMUX17 INT_R_X7Y21/INT_R.NW2END_S0_0->>FAN_ALT3 INT_R_X7Y21/INT_R.NW2END_S0_0->>IMUX31 INT_R_X7Y21/INT_R.NW2END_S0_0->>IMUX7 INT_R_X7Y22/INT_R.NL1BEG_N3->>IMUX14 INT_R_X7Y22/INT_R.NW2END0->>NL1BEG_N3 INT_R_X9Y18/INT_R.EL1END0->>SE2BEG0 INT_R_X9Y20/INT_R.EE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

address_reg_n_0_[0] - 
wires: CLBLL_L_X12Y15/CLBLL_EE2A2 CLBLL_L_X12Y15/CLBLL_WR1END3 CLBLM_L_X10Y15/CLBLM_IMUX12 CLBLM_L_X10Y15/CLBLM_IMUX29 CLBLM_L_X10Y15/CLBLM_IMUX45 CLBLM_L_X10Y15/CLBLM_M_B6 CLBLM_L_X10Y15/CLBLM_M_C2 CLBLM_L_X10Y15/CLBLM_M_D2 CLBLM_L_X10Y15/CLBLM_SE2A2 CLBLM_L_X10Y16/CLBLM_EE2BEG2 CLBLM_L_X10Y16/CLBLM_ER1BEG3 CLBLM_L_X10Y16/CLBLM_IMUX11 CLBLM_L_X10Y16/CLBLM_IMUX27 CLBLM_L_X10Y16/CLBLM_M_A4 CLBLM_L_X10Y16/CLBLM_M_B4 CLBLM_L_X10Y16/CLBLM_SE2A1 CLBLM_L_X10Y17/CLBLM_IMUX16 CLBLM_L_X10Y17/CLBLM_IMUX23 CLBLM_L_X10Y17/CLBLM_L_B3 CLBLM_L_X10Y17/CLBLM_L_C3 CLBLM_L_X10Y19/CLBLM_IMUX30 CLBLM_L_X10Y19/CLBLM_L_C5 CLBLM_L_X10Y19/CLBLM_WW2A0 CLBLM_L_X10Y20/CLBLM_IMUX7 CLBLM_L_X10Y20/CLBLM_M_A1 CLBLM_L_X10Y21/CLBLM_WR1END0 CLBLM_L_X10Y21/CLBLM_WW2END2 CLBLM_L_X8Y16/CLBLM_IMUX19 CLBLM_L_X8Y16/CLBLM_IMUX28 CLBLM_L_X8Y16/CLBLM_IMUX30 CLBLM_L_X8Y16/CLBLM_IMUX44 CLBLM_L_X8Y16/CLBLM_L_B2 CLBLM_L_X8Y16/CLBLM_L_C5 CLBLM_L_X8Y16/CLBLM_M_C4 CLBLM_L_X8Y16/CLBLM_M_D4 CLBLM_L_X8Y16/CLBLM_SW2A0 CLBLM_L_X8Y19/CLBLM_IMUX10 CLBLM_L_X8Y19/CLBLM_IMUX22 CLBLM_L_X8Y19/CLBLM_L_A4 CLBLM_L_X8Y19/CLBLM_M_C3 CLBLM_L_X8Y21/CLBLM_IMUX2 CLBLM_L_X8Y21/CLBLM_M_A2 CLBLM_L_X8Y21/CLBLM_WW2END2 CLBLM_R_X11Y15/CLBLM_EE2A2 CLBLM_R_X11Y15/CLBLM_IMUX22 CLBLM_R_X11Y15/CLBLM_IMUX7 CLBLM_R_X11Y15/CLBLM_M_A1 CLBLM_R_X11Y15/CLBLM_M_C3 CLBLM_R_X11Y15/CLBLM_WR1END3 CLBLM_R_X11Y16/CLBLM_IMUX20 CLBLM_R_X11Y16/CLBLM_IMUX47 CLBLM_R_X11Y16/CLBLM_L_C2 CLBLM_R_X11Y16/CLBLM_M_D5 CLBLM_R_X11Y17/CLBLM_IMUX16 CLBLM_R_X11Y17/CLBLM_IMUX17 CLBLM_R_X11Y17/CLBLM_IMUX32 CLBLM_R_X11Y17/CLBLM_IMUX33 CLBLM_R_X11Y17/CLBLM_L_B3 CLBLM_R_X11Y17/CLBLM_L_C1 CLBLM_R_X11Y17/CLBLM_M_B3 CLBLM_R_X11Y17/CLBLM_M_C1 CLBLM_R_X11Y19/CLBLM_IMUX15 CLBLM_R_X11Y19/CLBLM_IMUX22 CLBLM_R_X11Y19/CLBLM_IMUX45 CLBLM_R_X11Y19/CLBLM_IMUX7 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y19/CLBLM_M_A1 CLBLM_R_X11Y19/CLBLM_M_AQ CLBLM_R_X11Y19/CLBLM_M_B1 CLBLM_R_X11Y19/CLBLM_M_C3 CLBLM_R_X11Y19/CLBLM_M_D2 CLBLM_R_X11Y21/CLBLM_IMUX45 CLBLM_R_X11Y21/CLBLM_M_D2 CLBLM_R_X7Y15/CLBLM_IMUX16 CLBLM_R_X7Y15/CLBLM_L_B3 CLBLM_R_X7Y16/CLBLM_IMUX25 CLBLM_R_X7Y16/CLBLM_L_B5 CLBLM_R_X7Y16/CLBLM_SW2A0 CLBLM_R_X7Y21/CLBLM_IMUX21 CLBLM_R_X7Y21/CLBLM_L_C4 CLBLM_R_X7Y21/CLBLM_WW2END2 DSP_R_X9Y15/DSP_EE2BEG2_1 DSP_R_X9Y15/DSP_ER1BEG3_1 DSP_R_X9Y15/DSP_SE2A1_1 DSP_R_X9Y15/DSP_SE2A2_0 DSP_R_X9Y15/DSP_WW2A0_4 DSP_R_X9Y20/DSP_WR1END0_1 DSP_R_X9Y20/DSP_WW2END2_1 INT_INTERFACE_R_X9Y15/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X9Y16/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y16/INT_INTERFACE_ER1BEG3 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X9Y21/INT_INTERFACE_WR1END0 INT_INTERFACE_R_X9Y21/INT_INTERFACE_WW2END2 INT_L_X10Y15/EE2BEG2 INT_L_X10Y15/IMUX_L12 INT_L_X10Y15/IMUX_L29 INT_L_X10Y15/IMUX_L45 INT_L_X10Y15/SE2END2 INT_L_X10Y16/EE2A2 INT_L_X10Y16/ER1END3 INT_L_X10Y16/IMUX_L11 INT_L_X10Y16/IMUX_L27 INT_L_X10Y16/NR1BEG3 INT_L_X10Y16/SE2END1 INT_L_X10Y17/ER1END_N3_3 INT_L_X10Y17/IMUX_L16 INT_L_X10Y17/IMUX_L23 INT_L_X10Y17/NR1BEG3 INT_L_X10Y17/NR1END3 INT_L_X10Y18/NN2BEG3 INT_L_X10Y18/NR1BEG3 INT_L_X10Y18/NR1END3 INT_L_X10Y19/IMUX_L30 INT_L_X10Y19/NN2A3 INT_L_X10Y19/NR1END3 INT_L_X10Y19/WR1END1 INT_L_X10Y19/WW2BEG0 INT_L_X10Y20/IMUX_L7 INT_L_X10Y20/NN2END3 INT_L_X10Y20/WR1BEG_S0 INT_L_X10Y21/WR1BEG0 INT_L_X10Y21/WW2A2 INT_L_X12Y15/EE2END2 INT_L_X12Y15/WR1BEG3 INT_L_X8Y16/BYP_ALT2 INT_L_X8Y16/BYP_BOUNCE2 INT_L_X8Y16/ER1BEG2 INT_L_X8Y16/IMUX_L19 INT_L_X8Y16/IMUX_L28 INT_L_X8Y16/IMUX_L30 INT_L_X8Y16/IMUX_L44 INT_L_X8Y16/SR1END1 INT_L_X8Y16/SW2A0 INT_L_X8Y17/BYP_BOUNCE_N3_2 INT_L_X8Y17/ER1BEG1 INT_L_X8Y17/SR1BEG1 INT_L_X8Y17/SS2END0 INT_L_X8Y17/SW2BEG0 INT_L_X8Y18/SS2A0 INT_L_X8Y19/IMUX_L10 INT_L_X8Y19/IMUX_L22 INT_L_X8Y19/SR1END2 INT_L_X8Y19/SS2BEG0 INT_L_X8Y19/WW2END0 INT_L_X8Y20/SR1BEG2 INT_L_X8Y20/SR1END1 INT_L_X8Y21/IMUX_L2 INT_L_X8Y21/SR1BEG1 INT_L_X8Y21/WR1END1 INT_L_X8Y21/WW2A2 INT_R_X11Y15/EE2A2 INT_R_X11Y15/IMUX22 INT_R_X11Y15/IMUX7 INT_R_X11Y15/WR1END3 INT_R_X11Y16/BYP_ALT3 INT_R_X11Y16/BYP_BOUNCE3 INT_R_X11Y16/EE2END2 INT_R_X11Y16/FAN_BOUNCE_S3_2 INT_R_X11Y16/IMUX20 INT_R_X11Y16/IMUX47 INT_R_X11Y17/BYP_BOUNCE_N3_3 INT_R_X11Y17/FAN_ALT2 INT_R_X11Y17/FAN_BOUNCE2 INT_R_X11Y17/IMUX16 INT_R_X11Y17/IMUX17 INT_R_X11Y17/IMUX32 INT_R_X11Y17/IMUX33 INT_R_X11Y17/SS2END0 INT_R_X11Y18/SS2A0 INT_R_X11Y19/BYP_ALT3 INT_R_X11Y19/BYP_BOUNCE3 INT_R_X11Y19/IMUX15 INT_R_X11Y19/IMUX22 INT_R_X11Y19/IMUX45 INT_R_X11Y19/IMUX7 INT_R_X11Y19/LOGIC_OUTS4 INT_R_X11Y19/NL1BEG_N3 INT_R_X11Y19/NN2BEG3 INT_R_X11Y19/SS2BEG0 INT_R_X11Y19/WR1BEG1 INT_R_X11Y20/BYP_BOUNCE_N3_3 INT_R_X11Y20/NN2A3 INT_R_X11Y21/IMUX45 INT_R_X11Y21/NN2END3 INT_R_X11Y21/WW2BEG2 INT_R_X7Y14/NR1BEG0 INT_R_X7Y14/SS2END0 INT_R_X7Y15/IMUX16 INT_R_X7Y15/NR1END0 INT_R_X7Y15/SS2A0 INT_R_X7Y16/IMUX25 INT_R_X7Y16/SS2BEG0 INT_R_X7Y16/SW2END0 INT_R_X7Y21/IMUX21 INT_R_X7Y21/WW2END2 INT_R_X9Y15/SE2A2 INT_R_X9Y16/EE2BEG2 INT_R_X9Y16/ER1BEG3 INT_R_X9Y16/ER1END2 INT_R_X9Y16/SE2A1 INT_R_X9Y16/SE2BEG2 INT_R_X9Y17/ER1END1 INT_R_X9Y17/SE2BEG1 INT_R_X9Y19/WW2A0 INT_R_X9Y20/WR1END_S1_0 INT_R_X9Y21/WR1BEG1 INT_R_X9Y21/WR1END0 INT_R_X9Y21/WW2BEG2 INT_R_X9Y21/WW2END2 VBRK_X29Y16/VBRK_SE2A2 VBRK_X29Y17/VBRK_EE2BEG2 VBRK_X29Y17/VBRK_ER1BEG3 VBRK_X29Y17/VBRK_SE2A1 VBRK_X29Y20/VBRK_WW2A0 VBRK_X29Y22/VBRK_WR1END0 VBRK_X29Y22/VBRK_WW2END2 VBRK_X34Y16/VBRK_EE2A2 VBRK_X34Y16/VBRK_WR1END3 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X10Y15/INT_L.SE2END2->>EE2BEG2 INT_L_X10Y15/INT_L.SE2END2->>IMUX_L12 INT_L_X10Y15/INT_L.SE2END2->>IMUX_L29 INT_L_X10Y15/INT_L.SE2END2->>IMUX_L45 INT_L_X10Y16/INT_L.ER1END3->>NR1BEG3 INT_L_X10Y16/INT_L.SE2END1->>IMUX_L11 INT_L_X10Y16/INT_L.SE2END1->>IMUX_L27 INT_L_X10Y17/INT_L.ER1END_N3_3->>IMUX_L16 INT_L_X10Y17/INT_L.NR1END3->>IMUX_L23 INT_L_X10Y17/INT_L.NR1END3->>NR1BEG3 INT_L_X10Y18/INT_L.NR1END3->>NN2BEG3 INT_L_X10Y18/INT_L.NR1END3->>NR1BEG3 INT_L_X10Y19/INT_L.NR1END3->>IMUX_L30 INT_L_X10Y19/INT_L.WR1END1->>WW2BEG0 INT_L_X10Y20/INT_L.NN2END3->>IMUX_L7 INT_L_X10Y20/INT_L.NN2END3->>WR1BEG_S0 INT_L_X12Y15/INT_L.EE2END2->>WR1BEG3 INT_L_X8Y16/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y16/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X8Y16/INT_L.SR1END1->>BYP_ALT2 INT_L_X8Y16/INT_L.SR1END1->>ER1BEG2 INT_L_X8Y16/INT_L.SR1END1->>IMUX_L19 INT_L_X8Y16/INT_L.SR1END1->>IMUX_L28 INT_L_X8Y16/INT_L.SR1END1->>IMUX_L44 INT_L_X8Y17/INT_L.SS2END0->>ER1BEG1 INT_L_X8Y17/INT_L.SS2END0->>SR1BEG1 INT_L_X8Y17/INT_L.SS2END0->>SW2BEG0 INT_L_X8Y19/INT_L.SR1END2->>IMUX_L22 INT_L_X8Y19/INT_L.WW2END0->>IMUX_L10 INT_L_X8Y19/INT_L.WW2END0->>SS2BEG0 INT_L_X8Y20/INT_L.SR1END1->>SR1BEG2 INT_L_X8Y21/INT_L.WR1END1->>IMUX_L2 INT_L_X8Y21/INT_L.WR1END1->>SR1BEG1 INT_R_X11Y15/INT_R.WR1END3->>IMUX22 INT_R_X11Y15/INT_R.WR1END3->>IMUX7 INT_R_X11Y16/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X11Y16/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X11Y16/INT_R.EE2END2->>BYP_ALT3 INT_R_X11Y16/INT_R.EE2END2->>IMUX20 INT_R_X11Y17/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X11Y17/INT_R.FAN_BOUNCE2->>IMUX16 INT_R_X11Y17/INT_R.SS2END0->>FAN_ALT2 INT_R_X11Y17/INT_R.SS2END0->>IMUX17 INT_R_X11Y17/INT_R.SS2END0->>IMUX32 INT_R_X11Y17/INT_R.SS2END0->>IMUX33 INT_R_X11Y19/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X11Y19/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X11Y19/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X11Y19/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X11Y19/INT_R.LOGIC_OUTS4->>SS2BEG0 INT_R_X11Y19/INT_R.LOGIC_OUTS4->>WR1BEG1 INT_R_X11Y19/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X11Y19/INT_R.NL1BEG_N3->>IMUX22 INT_R_X11Y19/INT_R.NL1BEG_N3->>IMUX45 INT_R_X11Y19/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X11Y21/INT_R.NN2END3->>IMUX45 INT_R_X11Y21/INT_R.NN2END3->>WW2BEG2 INT_R_X7Y14/INT_R.SS2END0->>NR1BEG0 INT_R_X7Y15/INT_R.NR1END0->>IMUX16 INT_R_X7Y16/INT_R.SW2END0->>IMUX25 INT_R_X7Y16/INT_R.SW2END0->>SS2BEG0 INT_R_X7Y21/INT_R.WW2END2->>IMUX21 INT_R_X9Y16/INT_R.ER1END2->>EE2BEG2 INT_R_X9Y16/INT_R.ER1END2->>ER1BEG3 INT_R_X9Y16/INT_R.ER1END2->>SE2BEG2 INT_R_X9Y17/INT_R.ER1END1->>SE2BEG1 INT_R_X9Y21/INT_R.WR1END0->>WR1BEG1 INT_R_X9Y21/INT_R.WW2END2->>WW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 38, 

address[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

address_reg_n_0_[1] - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX15 CLBLM_L_X10Y15/CLBLM_IMUX31 CLBLM_L_X10Y15/CLBLM_IMUX47 CLBLM_L_X10Y15/CLBLM_M_B1 CLBLM_L_X10Y15/CLBLM_M_C5 CLBLM_L_X10Y15/CLBLM_M_D5 CLBLM_L_X10Y15/CLBLM_WL1END2 CLBLM_L_X10Y16/CLBLM_IMUX15 CLBLM_L_X10Y16/CLBLM_IMUX7 CLBLM_L_X10Y16/CLBLM_M_A1 CLBLM_L_X10Y16/CLBLM_M_B1 CLBLM_L_X10Y17/CLBLM_IMUX14 CLBLM_L_X10Y17/CLBLM_IMUX21 CLBLM_L_X10Y17/CLBLM_L_B1 CLBLM_L_X10Y17/CLBLM_L_C4 CLBLM_L_X10Y17/CLBLM_WW2A2 CLBLM_L_X10Y19/CLBLM_EE2BEG1 CLBLM_L_X10Y19/CLBLM_ER1BEG2 CLBLM_L_X10Y19/CLBLM_IMUX21 CLBLM_L_X10Y19/CLBLM_L_C4 CLBLM_L_X10Y20/CLBLM_IMUX11 CLBLM_L_X10Y20/CLBLM_M_A4 CLBLM_L_X10Y20/CLBLM_NE2A1 CLBLM_L_X10Y21/CLBLM_NE4C3 CLBLM_L_X8Y16/CLBLM_IMUX16 CLBLM_L_X8Y16/CLBLM_IMUX23 CLBLM_L_X8Y16/CLBLM_IMUX31 CLBLM_L_X8Y16/CLBLM_IMUX47 CLBLM_L_X8Y16/CLBLM_L_B3 CLBLM_L_X8Y16/CLBLM_L_C3 CLBLM_L_X8Y16/CLBLM_M_C5 CLBLM_L_X8Y16/CLBLM_M_D5 CLBLM_L_X8Y16/CLBLM_SW2A2 CLBLM_L_X8Y17/CLBLM_WL1END1 CLBLM_L_X8Y17/CLBLM_WW2END2 CLBLM_L_X8Y19/CLBLM_IMUX35 CLBLM_L_X8Y19/CLBLM_IMUX9 CLBLM_L_X8Y19/CLBLM_L_A5 CLBLM_L_X8Y19/CLBLM_M_C6 CLBLM_L_X8Y19/CLBLM_SE2A1 CLBLM_L_X8Y21/CLBLM_IMUX1 CLBLM_L_X8Y21/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y21/CLBLM_M_A3 CLBLM_L_X8Y21/CLBLM_M_AQ CLBLM_L_X8Y21/CLBLM_WR1END1 CLBLM_R_X11Y15/CLBLM_IMUX32 CLBLM_R_X11Y15/CLBLM_IMUX8 CLBLM_R_X11Y15/CLBLM_M_A5 CLBLM_R_X11Y15/CLBLM_M_C1 CLBLM_R_X11Y16/CLBLM_IMUX33 CLBLM_R_X11Y16/CLBLM_IMUX44 CLBLM_R_X11Y16/CLBLM_L_C1 CLBLM_R_X11Y16/CLBLM_M_D4 CLBLM_R_X11Y17/CLBLM_IMUX13 CLBLM_R_X11Y17/CLBLM_IMUX21 CLBLM_R_X11Y17/CLBLM_IMUX27 CLBLM_R_X11Y17/CLBLM_IMUX35 CLBLM_R_X11Y17/CLBLM_L_B6 CLBLM_R_X11Y17/CLBLM_L_C4 CLBLM_R_X11Y17/CLBLM_M_B4 CLBLM_R_X11Y17/CLBLM_M_C6 CLBLM_R_X11Y19/CLBLM_IMUX27 CLBLM_R_X11Y19/CLBLM_IMUX29 CLBLM_R_X11Y19/CLBLM_IMUX47 CLBLM_R_X11Y19/CLBLM_M_B4 CLBLM_R_X11Y19/CLBLM_M_C2 CLBLM_R_X11Y19/CLBLM_M_D5 CLBLM_R_X11Y21/CLBLM_IMUX43 CLBLM_R_X11Y21/CLBLM_M_D6 CLBLM_R_X7Y15/CLBLM_IMUX13 CLBLM_R_X7Y15/CLBLM_L_B6 CLBLM_R_X7Y16/CLBLM_IMUX13 CLBLM_R_X7Y16/CLBLM_L_B6 CLBLM_R_X7Y16/CLBLM_SW2A2 CLBLM_R_X7Y17/CLBLM_IMUX34 CLBLM_R_X7Y17/CLBLM_IMUX6 CLBLM_R_X7Y17/CLBLM_L_A1 CLBLM_R_X7Y17/CLBLM_L_C6 CLBLM_R_X7Y17/CLBLM_WL1END1 CLBLM_R_X7Y17/CLBLM_WW2END2 CLBLM_R_X7Y19/CLBLM_SE2A1 CLBLM_R_X7Y21/CLBLM_IMUX25 CLBLM_R_X7Y21/CLBLM_L_B5 CLBLM_R_X7Y21/CLBLM_WR1END1 DSP_R_X9Y15/DSP_EE2BEG1_4 DSP_R_X9Y15/DSP_ER1BEG2_4 DSP_R_X9Y15/DSP_WL1END2_0 DSP_R_X9Y15/DSP_WW2A2_2 DSP_R_X9Y20/DSP_NE2A1_0 DSP_R_X9Y20/DSP_NE4C3_1 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WL1END2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X9Y19/INT_INTERFACE_EE2BEG1 INT_INTERFACE_R_X9Y19/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y20/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_NE4C3 INT_L_X10Y15/ER1BEG_S0 INT_L_X10Y15/IMUX_L15 INT_L_X10Y15/IMUX_L31 INT_L_X10Y15/IMUX_L47 INT_L_X10Y15/SL1END3 INT_L_X10Y15/WL1BEG2 INT_L_X10Y16/ER1BEG0 INT_L_X10Y16/IMUX_L15 INT_L_X10Y16/IMUX_L7 INT_L_X10Y16/SL1BEG3 INT_L_X10Y16/SR1END3 INT_L_X10Y17/ER1BEG3 INT_L_X10Y17/IMUX_L14 INT_L_X10Y17/IMUX_L21 INT_L_X10Y17/SR1BEG3 INT_L_X10Y17/SR1END_N3_3 INT_L_X10Y17/SS2END2 INT_L_X10Y17/WW2BEG2 INT_L_X10Y18/SS2A2 INT_L_X10Y19/EE2A1 INT_L_X10Y19/ER1END2 INT_L_X10Y19/IMUX_L21 INT_L_X10Y19/SS2BEG2 INT_L_X10Y20/IMUX_L11 INT_L_X10Y20/NE2END1 INT_L_X10Y21/EL1BEG2 INT_L_X10Y21/NE6END3 INT_L_X8Y15/WR1END_S1_0 INT_L_X8Y16/IMUX_L16 INT_L_X8Y16/IMUX_L23 INT_L_X8Y16/IMUX_L31 INT_L_X8Y16/IMUX_L47 INT_L_X8Y16/SR1END3 INT_L_X8Y16/SW2A2 INT_L_X8Y16/WR1END0 INT_L_X8Y17/NE6BEG3 INT_L_X8Y17/SR1BEG3 INT_L_X8Y17/SR1END_N3_3 INT_L_X8Y17/SW2BEG2 INT_L_X8Y17/WL1BEG1 INT_L_X8Y17/WW2A2 INT_L_X8Y17/WW2END2 INT_L_X8Y19/ER1BEG1 INT_L_X8Y19/IMUX_L35 INT_L_X8Y19/IMUX_L9 INT_L_X8Y19/SE2END1 INT_L_X8Y19/SS2END0 INT_L_X8Y20/SS2A0 INT_L_X8Y21/IMUX_L1 INT_L_X8Y21/LOGIC_OUTS_L4 INT_L_X8Y21/SS2BEG0 INT_L_X8Y21/WR1BEG1 INT_R_X11Y15/IMUX32 INT_R_X11Y15/IMUX8 INT_R_X11Y15/SL1END0 INT_R_X11Y16/BYP_ALT0 INT_R_X11Y16/BYP_BOUNCE0 INT_R_X11Y16/ER1END0 INT_R_X11Y16/IMUX33 INT_R_X11Y16/IMUX44 INT_R_X11Y16/SL1BEG0 INT_R_X11Y17/ER1END3 INT_R_X11Y17/FAN_ALT3 INT_R_X11Y17/FAN_BOUNCE3 INT_R_X11Y17/IMUX13 INT_R_X11Y17/IMUX21 INT_R_X11Y17/IMUX27 INT_R_X11Y17/IMUX35 INT_R_X11Y18/ER1END_N3_3 INT_R_X11Y19/BYP_ALT5 INT_R_X11Y19/BYP_BOUNCE5 INT_R_X11Y19/EE2END1 INT_R_X11Y19/IMUX27 INT_R_X11Y19/IMUX29 INT_R_X11Y19/IMUX47 INT_R_X11Y21/EL1END2 INT_R_X11Y21/IMUX43 INT_R_X7Y15/IMUX13 INT_R_X7Y15/SL1END2 INT_R_X7Y16/IMUX13 INT_R_X7Y16/SL1BEG2 INT_R_X7Y16/SW2END2 INT_R_X7Y17/IMUX34 INT_R_X7Y17/IMUX6 INT_R_X7Y17/WL1END1 INT_R_X7Y17/WW2END2 INT_R_X7Y19/SE2A1 INT_R_X7Y20/SE2BEG1 INT_R_X7Y20/SR1END1 INT_R_X7Y21/IMUX25 INT_R_X7Y21/SR1BEG1 INT_R_X7Y21/WR1END1 INT_R_X9Y15/NN2BEG3 INT_R_X9Y15/WL1END2 INT_R_X9Y15/WR1BEG_S0 INT_R_X9Y16/NN2A3 INT_R_X9Y16/WR1BEG0 INT_R_X9Y17/NE6A3 INT_R_X9Y17/NN2END3 INT_R_X9Y17/WW2A2 INT_R_X9Y17/WW2BEG2 INT_R_X9Y18/NE6B3 INT_R_X9Y19/EE2BEG1 INT_R_X9Y19/ER1BEG2 INT_R_X9Y19/ER1END1 INT_R_X9Y19/NE2BEG1 INT_R_X9Y19/NE6C3 INT_R_X9Y20/NE2A1 INT_R_X9Y20/NE6D3 INT_R_X9Y21/NE6E3 VBRK_X29Y16/VBRK_WL1END2 VBRK_X29Y18/VBRK_WW2A2 VBRK_X29Y20/VBRK_EE2BEG1 VBRK_X29Y20/VBRK_ER1BEG2 VBRK_X29Y21/VBRK_NE2A1 VBRK_X29Y22/VBRK_NE4C3 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y21/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y15/INT_L.SL1END3->>ER1BEG_S0 INT_L_X10Y15/INT_L.SL1END3->>IMUX_L15 INT_L_X10Y15/INT_L.SL1END3->>IMUX_L31 INT_L_X10Y15/INT_L.SL1END3->>IMUX_L47 INT_L_X10Y15/INT_L.SL1END3->>WL1BEG2 INT_L_X10Y16/INT_L.SR1END3->>IMUX_L15 INT_L_X10Y16/INT_L.SR1END3->>IMUX_L7 INT_L_X10Y16/INT_L.SR1END3->>SL1BEG3 INT_L_X10Y17/INT_L.SS2END2->>ER1BEG3 INT_L_X10Y17/INT_L.SS2END2->>IMUX_L14 INT_L_X10Y17/INT_L.SS2END2->>IMUX_L21 INT_L_X10Y17/INT_L.SS2END2->>SR1BEG3 INT_L_X10Y17/INT_L.SS2END2->>WW2BEG2 INT_L_X10Y19/INT_L.ER1END2->>IMUX_L21 INT_L_X10Y19/INT_L.ER1END2->>SS2BEG2 INT_L_X10Y20/INT_L.NE2END1->>IMUX_L11 INT_L_X10Y21/INT_L.NE6END3->>EL1BEG2 INT_L_X8Y16/INT_L.SR1END3->>IMUX_L23 INT_L_X8Y16/INT_L.SR1END3->>IMUX_L31 INT_L_X8Y16/INT_L.SR1END3->>IMUX_L47 INT_L_X8Y16/INT_L.WR1END0->>IMUX_L16 INT_L_X8Y17/INT_L.WW2END2->>NE6BEG3 INT_L_X8Y17/INT_L.WW2END2->>SR1BEG3 INT_L_X8Y17/INT_L.WW2END2->>SW2BEG2 INT_L_X8Y17/INT_L.WW2END2->>WL1BEG1 INT_L_X8Y19/INT_L.SE2END1->>IMUX_L35 INT_L_X8Y19/INT_L.SS2END0->>ER1BEG1 INT_L_X8Y19/INT_L.SS2END0->>IMUX_L9 INT_L_X8Y21/INT_L.LOGIC_OUTS_L4->>IMUX_L1 INT_L_X8Y21/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X8Y21/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_R_X11Y15/INT_R.SL1END0->>IMUX32 INT_R_X11Y15/INT_R.SL1END0->>IMUX8 INT_R_X11Y16/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X11Y16/INT_R.BYP_BOUNCE0->>IMUX44 INT_R_X11Y16/INT_R.ER1END0->>BYP_ALT0 INT_R_X11Y16/INT_R.ER1END0->>IMUX33 INT_R_X11Y16/INT_R.ER1END0->>SL1BEG0 INT_R_X11Y17/INT_R.ER1END3->>FAN_ALT3 INT_R_X11Y17/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y17/INT_R.FAN_BOUNCE3->>IMUX13 INT_R_X11Y17/INT_R.FAN_BOUNCE3->>IMUX21 INT_R_X11Y17/INT_R.FAN_BOUNCE3->>IMUX27 INT_R_X11Y17/INT_R.FAN_BOUNCE3->>IMUX35 INT_R_X11Y19/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y19/INT_R.BYP_BOUNCE5->>IMUX29 INT_R_X11Y19/INT_R.BYP_BOUNCE5->>IMUX47 INT_R_X11Y19/INT_R.EE2END1->>BYP_ALT5 INT_R_X11Y19/INT_R.EE2END1->>IMUX27 INT_R_X11Y21/INT_R.EL1END2->>IMUX43 INT_R_X7Y15/INT_R.SL1END2->>IMUX13 INT_R_X7Y16/INT_R.SW2END2->>IMUX13 INT_R_X7Y16/INT_R.SW2END2->>SL1BEG2 INT_R_X7Y17/INT_R.WL1END1->>IMUX34 INT_R_X7Y17/INT_R.WW2END2->>IMUX6 INT_R_X7Y20/INT_R.SR1END1->>SE2BEG1 INT_R_X7Y21/INT_R.WR1END1->>IMUX25 INT_R_X7Y21/INT_R.WR1END1->>SR1BEG1 INT_R_X9Y15/INT_R.WL1END2->>NN2BEG3 INT_R_X9Y15/INT_R.WL1END2->>WR1BEG_S0 INT_R_X9Y17/INT_R.NN2END3->>WW2BEG2 INT_R_X9Y19/INT_R.ER1END1->>EE2BEG1 INT_R_X9Y19/INT_R.ER1END1->>ER1BEG2 INT_R_X9Y19/INT_R.ER1END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 39, 

address[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

address_reg_n_0_[2] - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX27 CLBLM_L_X10Y15/CLBLM_IMUX28 CLBLM_L_X10Y15/CLBLM_IMUX43 CLBLM_L_X10Y15/CLBLM_M_B4 CLBLM_L_X10Y15/CLBLM_M_C4 CLBLM_L_X10Y15/CLBLM_M_D6 CLBLM_L_X10Y16/CLBLM_IMUX1 CLBLM_L_X10Y16/CLBLM_IMUX17 CLBLM_L_X10Y16/CLBLM_M_A3 CLBLM_L_X10Y16/CLBLM_M_B3 CLBLM_L_X10Y16/CLBLM_WW2A0 CLBLM_L_X10Y17/CLBLM_IMUX25 CLBLM_L_X10Y17/CLBLM_L_B5 CLBLM_L_X10Y18/CLBLM_WW2A3 CLBLM_L_X10Y19/CLBLM_IMUX20 CLBLM_L_X10Y19/CLBLM_L_C2 CLBLM_L_X10Y20/CLBLM_IMUX1 CLBLM_L_X10Y20/CLBLM_M_A3 CLBLM_L_X10Y21/CLBLM_NW4END1 CLBLM_L_X8Y15/CLBLM_SW2A0 CLBLM_L_X8Y15/CLBLM_WL1END3 CLBLM_L_X8Y16/CLBLM_IMUX33 CLBLM_L_X8Y16/CLBLM_L_C1 CLBLM_L_X8Y19/CLBLM_IMUX0 CLBLM_L_X8Y19/CLBLM_IMUX32 CLBLM_L_X8Y19/CLBLM_L_A3 CLBLM_L_X8Y19/CLBLM_M_C1 CLBLM_L_X8Y21/CLBLM_WW2END0 CLBLM_R_X11Y15/CLBLM_IMUX11 CLBLM_R_X11Y15/CLBLM_IMUX35 CLBLM_R_X11Y15/CLBLM_M_A4 CLBLM_R_X11Y15/CLBLM_M_C6 CLBLM_R_X11Y16/CLBLM_IMUX34 CLBLM_R_X11Y16/CLBLM_IMUX43 CLBLM_R_X11Y16/CLBLM_L_C6 CLBLM_R_X11Y16/CLBLM_M_D6 CLBLM_R_X11Y17/CLBLM_IMUX18 CLBLM_R_X11Y17/CLBLM_IMUX26 CLBLM_R_X11Y17/CLBLM_IMUX31 CLBLM_R_X11Y17/CLBLM_IMUX34 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y17/CLBLM_L_B4 CLBLM_R_X11Y17/CLBLM_L_C6 CLBLM_R_X11Y17/CLBLM_M_B2 CLBLM_R_X11Y17/CLBLM_M_BQ CLBLM_R_X11Y17/CLBLM_M_C5 CLBLM_R_X11Y19/CLBLM_IMUX17 CLBLM_R_X11Y19/CLBLM_IMUX32 CLBLM_R_X11Y19/CLBLM_IMUX40 CLBLM_R_X11Y19/CLBLM_M_B3 CLBLM_R_X11Y19/CLBLM_M_C1 CLBLM_R_X11Y19/CLBLM_M_D1 CLBLM_R_X11Y21/CLBLM_IMUX40 CLBLM_R_X11Y21/CLBLM_M_D1 CLBLM_R_X7Y15/CLBLM_IMUX25 CLBLM_R_X7Y15/CLBLM_L_B5 CLBLM_R_X7Y15/CLBLM_SW2A0 CLBLM_R_X7Y15/CLBLM_WL1END3 CLBLM_R_X7Y16/CLBLM_IMUX16 CLBLM_R_X7Y16/CLBLM_L_B3 CLBLM_R_X7Y21/CLBLM_IMUX34 CLBLM_R_X7Y21/CLBLM_L_C6 CLBLM_R_X7Y21/CLBLM_WW2END0 DSP_R_X9Y15/DSP_WW2A0_1 DSP_R_X9Y15/DSP_WW2A3_3 DSP_R_X9Y20/DSP_NW4END1_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_WW2A0 INT_INTERFACE_R_X9Y18/INT_INTERFACE_WW2A3 INT_INTERFACE_R_X9Y21/INT_INTERFACE_NW4END1 INT_L_X10Y15/IMUX_L27 INT_L_X10Y15/IMUX_L28 INT_L_X10Y15/IMUX_L43 INT_L_X10Y15/SR1END1 INT_L_X10Y16/IMUX_L1 INT_L_X10Y16/IMUX_L17 INT_L_X10Y16/NL1BEG0 INT_L_X10Y16/NL1END_S3_0 INT_L_X10Y16/SR1BEG1 INT_L_X10Y16/WL1END0 INT_L_X10Y16/WW2BEG0 INT_L_X10Y17/FAN_ALT5 INT_L_X10Y17/FAN_BOUNCE5 INT_L_X10Y17/IMUX_L25 INT_L_X10Y17/NL1END0 INT_L_X10Y17/NN2BEG0 INT_L_X10Y17/NN2BEG2 INT_L_X10Y17/NW6A1 INT_L_X10Y17/WR1END2 INT_L_X10Y18/NN2A0 INT_L_X10Y18/NN2A2 INT_L_X10Y18/NN2END_S2_0 INT_L_X10Y18/NW6B1 INT_L_X10Y18/WW2BEG3 INT_L_X10Y19/IMUX_L20 INT_L_X10Y19/NN2END0 INT_L_X10Y19/NN2END2 INT_L_X10Y19/NR1BEG0 INT_L_X10Y19/NW6C1 INT_L_X10Y20/IMUX_L1 INT_L_X10Y20/NR1END0 INT_L_X10Y20/NW6D1 INT_L_X10Y21/NW6E1 INT_L_X8Y15/SW2A0 INT_L_X8Y15/WL1BEG3 INT_L_X8Y16/IMUX_L33 INT_L_X8Y16/SW2BEG0 INT_L_X8Y16/WL1BEG_N3 INT_L_X8Y16/WW2END0 INT_L_X8Y18/WW2END3 INT_L_X8Y19/IMUX_L0 INT_L_X8Y19/IMUX_L32 INT_L_X8Y19/WW2END_N0_3 INT_L_X8Y21/WW2A0 INT_R_X11Y15/IMUX11 INT_R_X11Y15/IMUX35 INT_R_X11Y15/SL1END1 INT_R_X11Y16/IMUX34 INT_R_X11Y16/IMUX43 INT_R_X11Y16/SL1BEG1 INT_R_X11Y16/SL1END1 INT_R_X11Y16/WL1BEG0 INT_R_X11Y17/IMUX18 INT_R_X11Y17/IMUX26 INT_R_X11Y17/IMUX31 INT_R_X11Y17/IMUX34 INT_R_X11Y17/LOGIC_OUTS5 INT_R_X11Y17/NL1BEG0 INT_R_X11Y17/NL1END_S3_0 INT_R_X11Y17/NW6BEG1 INT_R_X11Y17/SL1BEG1 INT_R_X11Y17/WR1BEG2 INT_R_X11Y18/NL1END0 INT_R_X11Y18/NR1BEG0 INT_R_X11Y19/IMUX17 INT_R_X11Y19/IMUX32 INT_R_X11Y19/IMUX40 INT_R_X11Y19/NN2BEG0 INT_R_X11Y19/NR1END0 INT_R_X11Y20/NN2A0 INT_R_X11Y20/NN2END_S2_0 INT_R_X11Y21/IMUX40 INT_R_X11Y21/NN2END0 INT_R_X7Y15/IMUX25 INT_R_X7Y15/SW2END0 INT_R_X7Y15/WL1END3 INT_R_X7Y16/IMUX16 INT_R_X7Y16/WL1END_N1_3 INT_R_X7Y21/IMUX34 INT_R_X7Y21/WW2END0 INT_R_X9Y16/WW2A0 INT_R_X9Y18/WW2A3 INT_R_X9Y21/NW6END1 INT_R_X9Y21/WW2BEG0 VBRK_X29Y17/VBRK_WW2A0 VBRK_X29Y19/VBRK_WW2A3 VBRK_X29Y22/VBRK_NW4END1 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X10Y15/INT_L.SR1END1->>IMUX_L27 INT_L_X10Y15/INT_L.SR1END1->>IMUX_L28 INT_L_X10Y15/INT_L.SR1END1->>IMUX_L43 INT_L_X10Y16/INT_L.WL1END0->>IMUX_L1 INT_L_X10Y16/INT_L.WL1END0->>IMUX_L17 INT_L_X10Y16/INT_L.WL1END0->>NL1BEG0 INT_L_X10Y16/INT_L.WL1END0->>SR1BEG1 INT_L_X10Y16/INT_L.WL1END0->>WW2BEG0 INT_L_X10Y17/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y17/INT_L.FAN_BOUNCE5->>IMUX_L25 INT_L_X10Y17/INT_L.NL1END0->>NN2BEG0 INT_L_X10Y17/INT_L.WR1END2->>FAN_ALT5 INT_L_X10Y17/INT_L.WR1END2->>NN2BEG2 INT_L_X10Y18/INT_L.NN2END_S2_0->>WW2BEG3 INT_L_X10Y19/INT_L.NN2END0->>NR1BEG0 INT_L_X10Y19/INT_L.NN2END2->>IMUX_L20 INT_L_X10Y20/INT_L.NR1END0->>IMUX_L1 INT_L_X8Y16/INT_L.WW2END0->>IMUX_L33 INT_L_X8Y16/INT_L.WW2END0->>SW2BEG0 INT_L_X8Y16/INT_L.WW2END0->>WL1BEG_N3 INT_L_X8Y19/INT_L.WW2END_N0_3->>IMUX_L0 INT_L_X8Y19/INT_L.WW2END_N0_3->>IMUX_L32 INT_R_X11Y15/INT_R.SL1END1->>IMUX11 INT_R_X11Y15/INT_R.SL1END1->>IMUX35 INT_R_X11Y16/INT_R.SL1END1->>IMUX34 INT_R_X11Y16/INT_R.SL1END1->>IMUX43 INT_R_X11Y16/INT_R.SL1END1->>SL1BEG1 INT_R_X11Y16/INT_R.SL1END1->>WL1BEG0 INT_R_X11Y17/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X11Y17/INT_R.LOGIC_OUTS5->>IMUX26 INT_R_X11Y17/INT_R.LOGIC_OUTS5->>IMUX34 INT_R_X11Y17/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X11Y17/INT_R.LOGIC_OUTS5->>NW6BEG1 INT_R_X11Y17/INT_R.LOGIC_OUTS5->>SL1BEG1 INT_R_X11Y17/INT_R.LOGIC_OUTS5->>WR1BEG2 INT_R_X11Y17/INT_R.NL1END_S3_0->>IMUX31 INT_R_X11Y18/INT_R.NL1END0->>NR1BEG0 INT_R_X11Y19/INT_R.NR1END0->>IMUX17 INT_R_X11Y19/INT_R.NR1END0->>IMUX32 INT_R_X11Y19/INT_R.NR1END0->>IMUX40 INT_R_X11Y19/INT_R.NR1END0->>NN2BEG0 INT_R_X11Y21/INT_R.NN2END0->>IMUX40 INT_R_X7Y15/INT_R.SW2END0->>IMUX25 INT_R_X7Y16/INT_R.WL1END_N1_3->>IMUX16 INT_R_X7Y21/INT_R.WW2END0->>IMUX34 INT_R_X9Y21/INT_R.NW6END1->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 32, 

address[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

address_reg_n_0_[3] - 
wires: CLBLL_L_X12Y19/CLBLL_SW2A3 CLBLL_L_X12Y20/CLBLL_SE2A3 CLBLM_L_X10Y15/CLBLM_EL1BEG0 CLBLM_L_X10Y15/CLBLM_ER1BEG2 CLBLM_L_X10Y15/CLBLM_IMUX22 CLBLM_L_X10Y15/CLBLM_IMUX24 CLBLM_L_X10Y15/CLBLM_IMUX44 CLBLM_L_X10Y15/CLBLM_M_B5 CLBLM_L_X10Y15/CLBLM_M_C3 CLBLM_L_X10Y15/CLBLM_M_D4 CLBLM_L_X10Y16/CLBLM_IMUX18 CLBLM_L_X10Y16/CLBLM_IMUX2 CLBLM_L_X10Y16/CLBLM_M_A2 CLBLM_L_X10Y16/CLBLM_M_B2 CLBLM_L_X10Y16/CLBLM_NE2A1 CLBLM_L_X10Y17/CLBLM_IMUX19 CLBLM_L_X10Y17/CLBLM_IMUX34 CLBLM_L_X10Y17/CLBLM_L_B2 CLBLM_L_X10Y17/CLBLM_L_C6 CLBLM_L_X10Y17/CLBLM_NE2A1 CLBLM_L_X10Y19/CLBLM_IMUX33 CLBLM_L_X10Y19/CLBLM_L_C1 CLBLM_L_X10Y19/CLBLM_WW2END1 CLBLM_L_X10Y20/CLBLM_EL1BEG3 CLBLM_L_X10Y20/CLBLM_IMUX2 CLBLM_L_X10Y20/CLBLM_M_A2 CLBLM_L_X10Y20/CLBLM_NW2A1 CLBLM_L_X8Y16/CLBLM_ER1BEG1 CLBLM_L_X8Y16/CLBLM_IMUX26 CLBLM_L_X8Y16/CLBLM_IMUX32 CLBLM_L_X8Y16/CLBLM_IMUX34 CLBLM_L_X8Y16/CLBLM_IMUX43 CLBLM_L_X8Y16/CLBLM_L_B4 CLBLM_L_X8Y16/CLBLM_L_C6 CLBLM_L_X8Y16/CLBLM_M_C1 CLBLM_L_X8Y16/CLBLM_M_D6 CLBLM_L_X8Y16/CLBLM_SE2A0 CLBLM_L_X8Y17/CLBLM_SW2A3 CLBLM_L_X8Y19/CLBLM_IMUX31 CLBLM_L_X8Y19/CLBLM_IMUX6 CLBLM_L_X8Y19/CLBLM_L_A1 CLBLM_L_X8Y19/CLBLM_M_C5 CLBLM_L_X8Y20/CLBLM_WW2END0 CLBLM_R_X11Y15/CLBLM_IMUX2 CLBLM_R_X11Y15/CLBLM_IMUX31 CLBLM_R_X11Y15/CLBLM_M_A2 CLBLM_R_X11Y15/CLBLM_M_C5 CLBLM_R_X11Y16/CLBLM_IMUX30 CLBLM_R_X11Y16/CLBLM_IMUX45 CLBLM_R_X11Y16/CLBLM_L_C5 CLBLM_R_X11Y16/CLBLM_M_D2 CLBLM_R_X11Y17/CLBLM_IMUX19 CLBLM_R_X11Y17/CLBLM_IMUX20 CLBLM_R_X11Y17/CLBLM_IMUX28 CLBLM_R_X11Y17/CLBLM_L_B2 CLBLM_R_X11Y17/CLBLM_L_C2 CLBLM_R_X11Y17/CLBLM_M_C4 CLBLM_R_X11Y19/CLBLM_IMUX18 CLBLM_R_X11Y19/CLBLM_IMUX31 CLBLM_R_X11Y19/CLBLM_IMUX38 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y19/CLBLM_M_B2 CLBLM_R_X11Y19/CLBLM_M_BQ CLBLM_R_X11Y19/CLBLM_M_C5 CLBLM_R_X11Y19/CLBLM_M_D3 CLBLM_R_X11Y19/CLBLM_SW2A3 CLBLM_R_X11Y20/CLBLM_SE2A3 CLBLM_R_X11Y21/CLBLM_IMUX38 CLBLM_R_X11Y21/CLBLM_M_D3 CLBLM_R_X7Y15/CLBLM_IMUX14 CLBLM_R_X7Y15/CLBLM_L_B1 CLBLM_R_X7Y16/CLBLM_ER1BEG1 CLBLM_R_X7Y16/CLBLM_IMUX19 CLBLM_R_X7Y16/CLBLM_L_B2 CLBLM_R_X7Y16/CLBLM_SE2A0 CLBLM_R_X7Y17/CLBLM_IMUX23 CLBLM_R_X7Y17/CLBLM_IMUX9 CLBLM_R_X7Y17/CLBLM_L_A5 CLBLM_R_X7Y17/CLBLM_L_C3 CLBLM_R_X7Y17/CLBLM_SW2A3 CLBLM_R_X7Y20/CLBLM_WW2END0 CLBLM_R_X7Y21/CLBLM_IMUX16 CLBLM_R_X7Y21/CLBLM_L_B3 DSP_R_X9Y15/DSP_EL1BEG0_0 DSP_R_X9Y15/DSP_ER1BEG2_0 DSP_R_X9Y15/DSP_NE2A1_1 DSP_R_X9Y15/DSP_NE2A1_2 DSP_R_X9Y15/DSP_WW2END1_4 DSP_R_X9Y20/DSP_EL1BEG3_0 DSP_R_X9Y20/DSP_NW2A1_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y16/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X9Y17/INT_INTERFACE_NE2A1 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WW2END1 INT_INTERFACE_R_X9Y20/INT_INTERFACE_EL1BEG3 INT_INTERFACE_R_X9Y20/INT_INTERFACE_NW2A1 INT_L_X10Y14/EL1END_S3_0 INT_L_X10Y15/EL1BEG1 INT_L_X10Y15/EL1END0 INT_L_X10Y15/ER1END2 INT_L_X10Y15/IMUX_L22 INT_L_X10Y15/IMUX_L24 INT_L_X10Y15/IMUX_L44 INT_L_X10Y16/IMUX_L18 INT_L_X10Y16/IMUX_L2 INT_L_X10Y16/NE2END1 INT_L_X10Y17/IMUX_L19 INT_L_X10Y17/IMUX_L34 INT_L_X10Y17/NE2END1 INT_L_X10Y19/IMUX_L33 INT_L_X10Y19/NW2BEG1 INT_L_X10Y19/WL1END0 INT_L_X10Y19/WW2A1 INT_L_X10Y20/EL1END3 INT_L_X10Y20/IMUX_L2 INT_L_X10Y20/NE2BEG3 INT_L_X10Y20/NW2A1 INT_L_X10Y20/NW2END1 INT_L_X10Y21/NE2A3 INT_L_X12Y19/SW2A3 INT_L_X12Y20/SE2END3 INT_L_X12Y20/SW2BEG3 INT_L_X8Y15/SE2A1 INT_L_X8Y16/ER1END1 INT_L_X8Y16/IMUX_L26 INT_L_X8Y16/IMUX_L32 INT_L_X8Y16/IMUX_L34 INT_L_X8Y16/IMUX_L43 INT_L_X8Y16/SE2BEG1 INT_L_X8Y16/SE2END0 INT_L_X8Y17/SW2A3 INT_L_X8Y18/SR1END3 INT_L_X8Y18/SW2BEG3 INT_L_X8Y19/IMUX_L31 INT_L_X8Y19/IMUX_L6 INT_L_X8Y19/SR1BEG3 INT_L_X8Y19/SR1END_N3_3 INT_L_X8Y19/WL1END3 INT_L_X8Y19/WR1END3 INT_L_X8Y20/WL1END_N1_3 INT_L_X8Y20/WW2A0 INT_R_X11Y15/EL1END1 INT_R_X11Y15/IMUX2 INT_R_X11Y15/IMUX31 INT_R_X11Y15/SR1END3 INT_R_X11Y16/IMUX30 INT_R_X11Y16/IMUX45 INT_R_X11Y16/SR1BEG3 INT_R_X11Y16/SR1END2 INT_R_X11Y16/SR1END_N3_3 INT_R_X11Y17/BYP_ALT4 INT_R_X11Y17/BYP_BOUNCE4 INT_R_X11Y17/IMUX19 INT_R_X11Y17/IMUX20 INT_R_X11Y17/IMUX28 INT_R_X11Y17/SR1BEG2 INT_R_X11Y17/SS2END1 INT_R_X11Y18/SS2A1 INT_R_X11Y19/IMUX18 INT_R_X11Y19/IMUX31 INT_R_X11Y19/IMUX38 INT_R_X11Y19/LOGIC_OUTS5 INT_R_X11Y19/NW2BEG1 INT_R_X11Y19/SS2BEG1 INT_R_X11Y19/SW2END3 INT_R_X11Y19/WL1BEG0 INT_R_X11Y19/WW2BEG1 INT_R_X11Y20/NW2A1 INT_R_X11Y20/SE2A3 INT_R_X11Y20/SW2END_N0_3 INT_R_X11Y21/IMUX38 INT_R_X11Y21/NE2END3 INT_R_X11Y21/SE2BEG3 INT_R_X7Y15/FAN_BOUNCE_S3_0 INT_R_X7Y15/IMUX14 INT_R_X7Y16/BYP_ALT1 INT_R_X7Y16/BYP_BOUNCE1 INT_R_X7Y16/ER1BEG1 INT_R_X7Y16/FAN_ALT0 INT_R_X7Y16/FAN_BOUNCE0 INT_R_X7Y16/IMUX19 INT_R_X7Y16/SE2A0 INT_R_X7Y16/SL1END0 INT_R_X7Y17/IMUX23 INT_R_X7Y17/IMUX9 INT_R_X7Y17/SE2BEG0 INT_R_X7Y17/SL1BEG0 INT_R_X7Y17/SL1END0 INT_R_X7Y17/SW2END3 INT_R_X7Y18/SL1BEG0 INT_R_X7Y18/SS2END0 INT_R_X7Y18/SW2END_N0_3 INT_R_X7Y19/SS2A0 INT_R_X7Y20/NL1BEG0 INT_R_X7Y20/NL1END_S3_0 INT_R_X7Y20/SS2BEG0 INT_R_X7Y20/WW2END0 INT_R_X7Y21/IMUX16 INT_R_X7Y21/NL1END0 INT_R_X9Y15/EL1BEG0 INT_R_X9Y15/ER1BEG2 INT_R_X9Y15/NE2BEG1 INT_R_X9Y15/NR1BEG1 INT_R_X9Y15/SE2END1 INT_R_X9Y16/NE2A1 INT_R_X9Y16/NE2BEG1 INT_R_X9Y16/NR1END1 INT_R_X9Y17/NE2A1 INT_R_X9Y19/WL1BEG3 INT_R_X9Y19/WR1BEG3 INT_R_X9Y19/WW2END1 INT_R_X9Y20/EL1BEG3 INT_R_X9Y20/NL1BEG0 INT_R_X9Y20/NL1END_S3_0 INT_R_X9Y20/NW2END1 INT_R_X9Y20/WL1BEG_N3 INT_R_X9Y20/WW2BEG0 INT_R_X9Y21/EL1BEG_N3 INT_R_X9Y21/NL1END0 VBRK_X29Y16/VBRK_EL1BEG0 VBRK_X29Y16/VBRK_ER1BEG2 VBRK_X29Y17/VBRK_NE2A1 VBRK_X29Y18/VBRK_NE2A1 VBRK_X29Y20/VBRK_WW2END1 VBRK_X29Y21/VBRK_EL1BEG3 VBRK_X29Y21/VBRK_NW2A1 VBRK_X34Y20/VBRK_SW2A3 VBRK_X34Y21/VBRK_SE2A3 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X10Y15/INT_L.EL1END0->>IMUX_L24 INT_L_X10Y15/INT_L.ER1END2->>EL1BEG1 INT_L_X10Y15/INT_L.ER1END2->>IMUX_L22 INT_L_X10Y15/INT_L.ER1END2->>IMUX_L44 INT_L_X10Y16/INT_L.NE2END1->>IMUX_L18 INT_L_X10Y16/INT_L.NE2END1->>IMUX_L2 INT_L_X10Y17/INT_L.NE2END1->>IMUX_L19 INT_L_X10Y17/INT_L.NE2END1->>IMUX_L34 INT_L_X10Y19/INT_L.WL1END0->>IMUX_L33 INT_L_X10Y19/INT_L.WL1END0->>NW2BEG1 INT_L_X10Y20/INT_L.EL1END3->>NE2BEG3 INT_L_X10Y20/INT_L.NW2END1->>IMUX_L2 INT_L_X12Y20/INT_L.SE2END3->>SW2BEG3 INT_L_X8Y16/INT_L.ER1END1->>IMUX_L26 INT_L_X8Y16/INT_L.ER1END1->>IMUX_L34 INT_L_X8Y16/INT_L.ER1END1->>IMUX_L43 INT_L_X8Y16/INT_L.ER1END1->>SE2BEG1 INT_L_X8Y16/INT_L.SE2END0->>IMUX_L32 INT_L_X8Y18/INT_L.SR1END3->>SW2BEG3 INT_L_X8Y19/INT_L.WL1END3->>IMUX_L31 INT_L_X8Y19/INT_L.WR1END3->>IMUX_L6 INT_L_X8Y19/INT_L.WR1END3->>SR1BEG3 INT_R_X11Y15/INT_R.EL1END1->>IMUX2 INT_R_X11Y15/INT_R.SR1END3->>IMUX31 INT_R_X11Y16/INT_R.SR1END2->>IMUX30 INT_R_X11Y16/INT_R.SR1END2->>IMUX45 INT_R_X11Y16/INT_R.SR1END2->>SR1BEG3 INT_R_X11Y17/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y17/INT_R.BYP_BOUNCE4->>IMUX28 INT_R_X11Y17/INT_R.SS2END1->>BYP_ALT4 INT_R_X11Y17/INT_R.SS2END1->>IMUX19 INT_R_X11Y17/INT_R.SS2END1->>IMUX20 INT_R_X11Y17/INT_R.SS2END1->>SR1BEG2 INT_R_X11Y19/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X11Y19/INT_R.LOGIC_OUTS5->>NW2BEG1 INT_R_X11Y19/INT_R.LOGIC_OUTS5->>SS2BEG1 INT_R_X11Y19/INT_R.LOGIC_OUTS5->>WL1BEG0 INT_R_X11Y19/INT_R.LOGIC_OUTS5->>WW2BEG1 INT_R_X11Y19/INT_R.SW2END3->>IMUX31 INT_R_X11Y19/INT_R.SW2END3->>IMUX38 INT_R_X11Y21/INT_R.NE2END3->>IMUX38 INT_R_X11Y21/INT_R.NE2END3->>SE2BEG3 INT_R_X7Y15/INT_R.FAN_BOUNCE_S3_0->>IMUX14 INT_R_X7Y16/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y16/INT_R.BYP_BOUNCE1->>IMUX19 INT_R_X7Y16/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X7Y16/INT_R.SL1END0->>BYP_ALT1 INT_R_X7Y16/INT_R.SL1END0->>ER1BEG1 INT_R_X7Y16/INT_R.SL1END0->>FAN_ALT0 INT_R_X7Y17/INT_R.SL1END0->>IMUX9 INT_R_X7Y17/INT_R.SL1END0->>SE2BEG0 INT_R_X7Y17/INT_R.SL1END0->>SL1BEG0 INT_R_X7Y17/INT_R.SW2END3->>IMUX23 INT_R_X7Y18/INT_R.SS2END0->>SL1BEG0 INT_R_X7Y20/INT_R.WW2END0->>NL1BEG0 INT_R_X7Y20/INT_R.WW2END0->>SS2BEG0 INT_R_X7Y21/INT_R.NL1END0->>IMUX16 INT_R_X9Y15/INT_R.SE2END1->>EL1BEG0 INT_R_X9Y15/INT_R.SE2END1->>ER1BEG2 INT_R_X9Y15/INT_R.SE2END1->>NE2BEG1 INT_R_X9Y15/INT_R.SE2END1->>NR1BEG1 INT_R_X9Y16/INT_R.NR1END1->>NE2BEG1 INT_R_X9Y19/INT_R.WW2END1->>WR1BEG3 INT_R_X9Y20/INT_R.NW2END1->>NL1BEG0 INT_R_X9Y20/INT_R.NW2END1->>WL1BEG_N3 INT_R_X9Y20/INT_R.NW2END1->>WW2BEG0 INT_R_X9Y21/INT_R.NL1END0->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 37, 

address[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

address[4]_i_2_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_IMUX6 CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y17/CLBLM_L_A1 CLBLM_L_X10Y17/CLBLM_L_BMUX INT_L_X10Y17/IMUX_L6 INT_L_X10Y17/LOGIC_OUTS_L17 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y17/INT_L.LOGIC_OUTS_L17->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

address_reg_n_0_[4] - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX18 CLBLM_L_X10Y15/CLBLM_IMUX32 CLBLM_L_X10Y15/CLBLM_IMUX40 CLBLM_L_X10Y15/CLBLM_M_B2 CLBLM_L_X10Y15/CLBLM_M_C1 CLBLM_L_X10Y15/CLBLM_M_D1 CLBLM_L_X10Y15/CLBLM_SE2A1 CLBLM_L_X10Y15/CLBLM_WW4A1 CLBLM_L_X10Y16/CLBLM_EL1BEG0 CLBLM_L_X10Y16/CLBLM_ER1BEG1 CLBLM_L_X10Y16/CLBLM_IMUX12 CLBLM_L_X10Y16/CLBLM_IMUX8 CLBLM_L_X10Y16/CLBLM_M_A5 CLBLM_L_X10Y16/CLBLM_M_B6 CLBLM_L_X10Y16/CLBLM_SW2A0 CLBLM_L_X10Y17/CLBLM_IMUX20 CLBLM_L_X10Y17/CLBLM_IMUX26 CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y17/CLBLM_L_AQ CLBLM_L_X10Y17/CLBLM_L_B4 CLBLM_L_X10Y17/CLBLM_L_C2 CLBLM_L_X10Y19/CLBLM_EE2BEG2 CLBLM_L_X10Y19/CLBLM_ER1BEG3 CLBLM_L_X10Y19/CLBLM_IMUX23 CLBLM_L_X10Y19/CLBLM_L_C3 CLBLM_L_X10Y20/CLBLM_IMUX8 CLBLM_L_X10Y20/CLBLM_M_A5 CLBLM_L_X8Y15/CLBLM_WW4C1 CLBLM_L_X8Y16/CLBLM_EE2BEG1 CLBLM_L_X8Y16/CLBLM_EL1BEG3 CLBLM_L_X8Y16/CLBLM_IMUX14 CLBLM_L_X8Y16/CLBLM_IMUX22 CLBLM_L_X8Y16/CLBLM_IMUX38 CLBLM_L_X8Y16/CLBLM_L_B1 CLBLM_L_X8Y16/CLBLM_M_C3 CLBLM_L_X8Y16/CLBLM_M_D3 CLBLM_L_X8Y19/CLBLM_IMUX14 CLBLM_L_X8Y19/CLBLM_IMUX29 CLBLM_L_X8Y19/CLBLM_IMUX30 CLBLM_L_X8Y19/CLBLM_L_B1 CLBLM_L_X8Y19/CLBLM_L_C5 CLBLM_L_X8Y19/CLBLM_M_C2 CLBLM_L_X8Y19/CLBLM_NE2A3 CLBLM_R_X11Y15/CLBLM_IMUX1 CLBLM_R_X11Y15/CLBLM_IMUX29 CLBLM_R_X11Y15/CLBLM_M_A3 CLBLM_R_X11Y15/CLBLM_M_C2 CLBLM_R_X11Y16/CLBLM_IMUX23 CLBLM_R_X11Y16/CLBLM_IMUX38 CLBLM_R_X11Y16/CLBLM_L_C3 CLBLM_R_X11Y16/CLBLM_M_D3 CLBLM_R_X11Y17/CLBLM_IMUX14 CLBLM_R_X11Y17/CLBLM_IMUX22 CLBLM_R_X11Y17/CLBLM_IMUX23 CLBLM_R_X11Y17/CLBLM_L_B1 CLBLM_R_X11Y17/CLBLM_L_C3 CLBLM_R_X11Y17/CLBLM_M_C3 CLBLM_R_X11Y19/CLBLM_IMUX28 CLBLM_R_X11Y19/CLBLM_IMUX44 CLBLM_R_X11Y19/CLBLM_M_C4 CLBLM_R_X11Y19/CLBLM_M_D4 CLBLM_R_X11Y21/CLBLM_IMUX44 CLBLM_R_X11Y21/CLBLM_M_D4 CLBLM_R_X7Y15/CLBLM_IMUX26 CLBLM_R_X7Y15/CLBLM_L_B4 CLBLM_R_X7Y15/CLBLM_WW4C1 CLBLM_R_X7Y16/CLBLM_EE2BEG1 CLBLM_R_X7Y16/CLBLM_EL1BEG3 CLBLM_R_X7Y16/CLBLM_IMUX26 CLBLM_R_X7Y16/CLBLM_L_B4 CLBLM_R_X7Y17/CLBLM_IMUX0 CLBLM_R_X7Y17/CLBLM_IMUX30 CLBLM_R_X7Y17/CLBLM_L_A3 CLBLM_R_X7Y17/CLBLM_L_C5 CLBLM_R_X7Y19/CLBLM_NE2A3 CLBLM_R_X7Y21/CLBLM_IMUX14 CLBLM_R_X7Y21/CLBLM_L_B1 DSP_R_X9Y15/DSP_EE2BEG2_4 DSP_R_X9Y15/DSP_EL1BEG0_1 DSP_R_X9Y15/DSP_ER1BEG1_1 DSP_R_X9Y15/DSP_ER1BEG3_4 DSP_R_X9Y15/DSP_SE2A1_0 DSP_R_X9Y15/DSP_SW2A0_1 DSP_R_X9Y15/DSP_WW4A1_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_SE2A1 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WW4A1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_EL1BEG0 INT_INTERFACE_R_X9Y16/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SW2A0 INT_INTERFACE_R_X9Y19/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y19/INT_INTERFACE_ER1BEG3 INT_L_X10Y15/EL1BEG0 INT_L_X10Y15/EL1BEG3 INT_L_X10Y15/EL1END_S3_0 INT_L_X10Y15/IMUX_L18 INT_L_X10Y15/IMUX_L32 INT_L_X10Y15/IMUX_L40 INT_L_X10Y15/SE2END1 INT_L_X10Y15/SS2END0 INT_L_X10Y15/WW4BEG1 INT_L_X10Y16/EL1BEG3 INT_L_X10Y16/EL1BEG_N3 INT_L_X10Y16/EL1END0 INT_L_X10Y16/ER1END1 INT_L_X10Y16/IMUX_L12 INT_L_X10Y16/IMUX_L8 INT_L_X10Y16/SS2A0 INT_L_X10Y16/SW2A0 INT_L_X10Y17/BYP_ALT0 INT_L_X10Y17/BYP_BOUNCE0 INT_L_X10Y17/EL1BEG_N3 INT_L_X10Y17/IMUX_L20 INT_L_X10Y17/IMUX_L26 INT_L_X10Y17/LOGIC_OUTS_L0 INT_L_X10Y17/SS2BEG0 INT_L_X10Y17/SW2BEG0 INT_L_X10Y19/EE2A2 INT_L_X10Y19/ER1END3 INT_L_X10Y19/IMUX_L23 INT_L_X10Y19/NE2BEG3 INT_L_X10Y20/ER1END_N3_3 INT_L_X10Y20/IMUX_L8 INT_L_X10Y20/NE2A3 INT_L_X6Y15/ER1BEG1 INT_L_X6Y15/WW4END1 INT_L_X8Y15/WW4B1 INT_L_X8Y16/EE2A1 INT_L_X8Y16/EL1END3 INT_L_X8Y16/IMUX_L14 INT_L_X8Y16/IMUX_L22 INT_L_X8Y16/IMUX_L38 INT_L_X8Y19/EL1BEG2 INT_L_X8Y19/IMUX_L14 INT_L_X8Y19/IMUX_L29 INT_L_X8Y19/IMUX_L30 INT_L_X8Y19/NE2END3 INT_R_X11Y14/EL1END_S3_0 INT_R_X11Y15/EL1END0 INT_R_X11Y15/EL1END3 INT_R_X11Y15/IMUX1 INT_R_X11Y15/IMUX29 INT_R_X11Y16/EL1END3 INT_R_X11Y16/IMUX23 INT_R_X11Y16/IMUX38 INT_R_X11Y16/NR1BEG3 INT_R_X11Y17/IMUX14 INT_R_X11Y17/IMUX22 INT_R_X11Y17/IMUX23 INT_R_X11Y17/NR1END3 INT_R_X11Y19/EE2END2 INT_R_X11Y19/IMUX28 INT_R_X11Y19/IMUX44 INT_R_X11Y20/NE2END3 INT_R_X11Y20/NL1BEG2 INT_R_X11Y21/IMUX44 INT_R_X11Y21/NL1END2 INT_R_X7Y15/ER1END1 INT_R_X7Y15/IMUX26 INT_R_X7Y15/NR1BEG1 INT_R_X7Y15/WW4C1 INT_R_X7Y16/EE2BEG1 INT_R_X7Y16/EL1BEG3 INT_R_X7Y16/IMUX26 INT_R_X7Y16/NL1BEG0 INT_R_X7Y16/NL1END_S3_0 INT_R_X7Y16/NR1END1 INT_R_X7Y17/EL1BEG_N3 INT_R_X7Y17/IMUX0 INT_R_X7Y17/IMUX30 INT_R_X7Y17/NL1BEG_N3 INT_R_X7Y17/NL1END0 INT_R_X7Y17/NR1BEG3 INT_R_X7Y18/NE2BEG3 INT_R_X7Y18/NN2BEG3 INT_R_X7Y18/NR1END3 INT_R_X7Y19/NE2A3 INT_R_X7Y19/NN2A3 INT_R_X7Y20/NN2END3 INT_R_X7Y20/NR1BEG3 INT_R_X7Y21/IMUX14 INT_R_X7Y21/NR1END3 INT_R_X9Y15/SE2A1 INT_R_X9Y15/WW4A1 INT_R_X9Y16/EE2END1 INT_R_X9Y16/EL1BEG0 INT_R_X9Y16/ER1BEG1 INT_R_X9Y16/SE2BEG1 INT_R_X9Y16/SW2END0 INT_R_X9Y19/EE2BEG2 INT_R_X9Y19/EL1END2 INT_R_X9Y19/ER1BEG3 VBRK_X29Y16/VBRK_SE2A1 VBRK_X29Y16/VBRK_WW4A1 VBRK_X29Y17/VBRK_EL1BEG0 VBRK_X29Y17/VBRK_ER1BEG1 VBRK_X29Y17/VBRK_SW2A0 VBRK_X29Y20/VBRK_EE2BEG2 VBRK_X29Y20/VBRK_ER1BEG3 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y17/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X10Y15/INT_L.SE2END1->>EL1BEG0 INT_L_X10Y15/INT_L.SS2END0->>IMUX_L18 INT_L_X10Y15/INT_L.SS2END0->>IMUX_L32 INT_L_X10Y15/INT_L.SS2END0->>IMUX_L40 INT_L_X10Y15/INT_L.SS2END0->>WW4BEG1 INT_L_X10Y16/INT_L.EL1END0->>EL1BEG_N3 INT_L_X10Y16/INT_L.EL1END0->>IMUX_L8 INT_L_X10Y16/INT_L.ER1END1->>IMUX_L12 INT_L_X10Y17/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X10Y17/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X10Y17/INT_L.BYP_BOUNCE0->>IMUX_L26 INT_L_X10Y17/INT_L.LOGIC_OUTS_L0->>BYP_ALT0 INT_L_X10Y17/INT_L.LOGIC_OUTS_L0->>EL1BEG_N3 INT_L_X10Y17/INT_L.LOGIC_OUTS_L0->>SS2BEG0 INT_L_X10Y17/INT_L.LOGIC_OUTS_L0->>SW2BEG0 INT_L_X10Y19/INT_L.ER1END3->>IMUX_L23 INT_L_X10Y19/INT_L.ER1END3->>NE2BEG3 INT_L_X10Y20/INT_L.ER1END_N3_3->>IMUX_L8 INT_L_X6Y15/INT_L.WW4END1->>ER1BEG1 INT_L_X8Y16/INT_L.EL1END3->>IMUX_L14 INT_L_X8Y16/INT_L.EL1END3->>IMUX_L22 INT_L_X8Y16/INT_L.EL1END3->>IMUX_L38 INT_L_X8Y19/INT_L.NE2END3->>EL1BEG2 INT_L_X8Y19/INT_L.NE2END3->>IMUX_L14 INT_L_X8Y19/INT_L.NE2END3->>IMUX_L29 INT_L_X8Y19/INT_L.NE2END3->>IMUX_L30 INT_R_X11Y15/INT_R.EL1END0->>IMUX1 INT_R_X11Y15/INT_R.EL1END3->>IMUX29 INT_R_X11Y16/INT_R.EL1END3->>IMUX23 INT_R_X11Y16/INT_R.EL1END3->>IMUX38 INT_R_X11Y16/INT_R.EL1END3->>NR1BEG3 INT_R_X11Y17/INT_R.NR1END3->>IMUX14 INT_R_X11Y17/INT_R.NR1END3->>IMUX22 INT_R_X11Y17/INT_R.NR1END3->>IMUX23 INT_R_X11Y19/INT_R.EE2END2->>IMUX28 INT_R_X11Y19/INT_R.EE2END2->>IMUX44 INT_R_X11Y20/INT_R.NE2END3->>NL1BEG2 INT_R_X11Y21/INT_R.NL1END2->>IMUX44 INT_R_X7Y15/INT_R.ER1END1->>IMUX26 INT_R_X7Y15/INT_R.ER1END1->>NR1BEG1 INT_R_X7Y16/INT_R.NR1END1->>EE2BEG1 INT_R_X7Y16/INT_R.NR1END1->>IMUX26 INT_R_X7Y16/INT_R.NR1END1->>NL1BEG0 INT_R_X7Y17/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y17/INT_R.NL1BEG_N3->>NR1BEG3 INT_R_X7Y17/INT_R.NL1END0->>EL1BEG_N3 INT_R_X7Y17/INT_R.NL1END0->>IMUX0 INT_R_X7Y17/INT_R.NL1END0->>NL1BEG_N3 INT_R_X7Y18/INT_R.NR1END3->>NE2BEG3 INT_R_X7Y18/INT_R.NR1END3->>NN2BEG3 INT_R_X7Y20/INT_R.NN2END3->>NR1BEG3 INT_R_X7Y21/INT_R.NR1END3->>IMUX14 INT_R_X9Y16/INT_R.EE2END1->>EL1BEG0 INT_R_X9Y16/INT_R.EE2END1->>SE2BEG1 INT_R_X9Y16/INT_R.SW2END0->>ER1BEG1 INT_R_X9Y19/INT_R.EL1END2->>EE2BEG2 INT_R_X9Y19/INT_R.EL1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 35, 

address - 
wires: CLBLL_L_X12Y17/CLBLL_EE2A1 CLBLL_L_X12Y17/CLBLL_WR1END2 CLBLM_L_X10Y16/CLBLM_SE4C1 CLBLM_L_X10Y17/CLBLM_FAN6 CLBLM_L_X10Y17/CLBLM_L_CE CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y20/CLBLM_M_B CLBLM_L_X8Y20/CLBLM_M_BMUX CLBLM_L_X8Y21/CLBLM_FAN7 CLBLM_L_X8Y21/CLBLM_M_CE CLBLM_R_X11Y17/CLBLM_EE2A1 CLBLM_R_X11Y17/CLBLM_FAN7 CLBLM_R_X11Y17/CLBLM_M_CE CLBLM_R_X11Y17/CLBLM_WR1END2 CLBLM_R_X11Y19/CLBLM_FAN7 CLBLM_R_X11Y19/CLBLM_M_CE DSP_R_X9Y15/DSP_SE4C1_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SE4C1 INT_L_X10Y16/NR1BEG1 INT_L_X10Y16/SE6END1 INT_L_X10Y17/EE2BEG1 INT_L_X10Y17/FAN_ALT6 INT_L_X10Y17/FAN_L6 INT_L_X10Y17/NR1END1 INT_L_X12Y17/EE2END1 INT_L_X12Y17/WR1BEG2 INT_L_X8Y20/LOGIC_OUTS_L13 INT_L_X8Y20/LOGIC_OUTS_L21 INT_L_X8Y20/NL1BEG2 INT_L_X8Y20/SE6BEG1 INT_L_X8Y21/FAN_ALT7 INT_L_X8Y21/FAN_L7 INT_L_X8Y21/NL1END2 INT_R_X11Y17/EE2A1 INT_R_X11Y17/FAN7 INT_R_X11Y17/FAN_ALT7 INT_R_X11Y17/NN2BEG2 INT_R_X11Y17/WR1END2 INT_R_X11Y18/NN2A2 INT_R_X11Y19/FAN7 INT_R_X11Y19/FAN_ALT7 INT_R_X11Y19/NN2END2 INT_R_X9Y16/SE6E1 INT_R_X9Y17/SE6D1 INT_R_X9Y18/SE6C1 INT_R_X9Y19/SE6B1 INT_R_X9Y20/SE6A1 VBRK_X29Y17/VBRK_SE4C1 VBRK_X34Y18/VBRK_EE2A1 VBRK_X34Y18/VBRK_WR1END2 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y21/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y17/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y19/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X10Y16/INT_L.SE6END1->>NR1BEG1 INT_L_X10Y17/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y17/INT_L.NR1END1->>EE2BEG1 INT_L_X10Y17/INT_L.NR1END1->>FAN_ALT6 INT_L_X12Y17/INT_L.EE2END1->>WR1BEG2 INT_L_X8Y20/INT_L.LOGIC_OUTS_L13->>SE6BEG1 INT_L_X8Y20/INT_L.LOGIC_OUTS_L21->>NL1BEG2 INT_L_X8Y21/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y21/INT_L.NL1END2->>FAN_ALT7 INT_R_X11Y17/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y17/INT_R.WR1END2->>FAN_ALT7 INT_R_X11Y17/INT_R.WR1END2->>NN2BEG2 INT_R_X11Y19/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y19/INT_R.NN2END2->>FAN_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

address[5]_i_3_n_0 - 
wires: CLBLM_L_X8Y20/CLBLM_IMUX12 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y20/CLBLM_M_AMUX CLBLM_L_X8Y20/CLBLM_M_B6 CLBLM_L_X8Y20/CLBLM_WL1END1 CLBLM_R_X7Y20/CLBLM_IMUX13 CLBLM_R_X7Y20/CLBLM_L_B6 CLBLM_R_X7Y20/CLBLM_WL1END1 INT_L_X8Y20/IMUX_L12 INT_L_X8Y20/LOGIC_OUTS_L20 INT_L_X8Y20/WL1BEG1 INT_R_X7Y20/BYP_ALT5 INT_R_X7Y20/BYP_BOUNCE5 INT_R_X7Y20/IMUX13 INT_R_X7Y20/WL1END1 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 INT_L_X8Y20/INT_L.LOGIC_OUTS_L20->>IMUX_L12 INT_L_X8Y20/INT_L.LOGIC_OUTS_L20->>WL1BEG1 INT_R_X7Y20/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y20/INT_R.BYP_BOUNCE5->>IMUX13 INT_R_X7Y20/INT_R.WL1END1->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state_reg_n_0_[1] - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX4 CLBLL_L_X12Y15/CLBLL_LL_A6 CLBLL_L_X12Y15/CLBLL_WW2A1 CLBLL_L_X12Y16/CLBLL_WW2A0 CLBLL_L_X12Y17/CLBLL_SW2A0 CLBLL_L_X12Y18/CLBLL_IMUX1 CLBLL_L_X12Y18/CLBLL_IMUX17 CLBLL_L_X12Y18/CLBLL_LL_A3 CLBLL_L_X12Y18/CLBLL_LL_B3 CLBLL_L_X12Y18/CLBLL_SE2A0 CLBLL_L_X12Y20/CLBLL_IMUX24 CLBLL_L_X12Y20/CLBLL_IMUX8 CLBLL_L_X12Y20/CLBLL_LL_A5 CLBLL_L_X12Y20/CLBLL_LL_B5 CLBLL_L_X12Y20/CLBLL_SE2A0 CLBLM_L_X10Y15/CLBLM_IMUX3 CLBLM_L_X10Y15/CLBLM_IMUX4 CLBLM_L_X10Y15/CLBLM_L_A2 CLBLM_L_X10Y15/CLBLM_M_A6 CLBLM_L_X10Y15/CLBLM_WL1END3 CLBLM_L_X10Y16/CLBLM_IMUX25 CLBLM_L_X10Y16/CLBLM_L_B5 CLBLM_L_X10Y18/CLBLM_IMUX11 CLBLM_L_X10Y18/CLBLM_IMUX14 CLBLM_L_X10Y18/CLBLM_IMUX3 CLBLM_L_X10Y18/CLBLM_L_A2 CLBLM_L_X10Y18/CLBLM_L_B1 CLBLM_L_X10Y18/CLBLM_M_A4 CLBLM_L_X10Y20/CLBLM_ER1BEG3 CLBLM_L_X10Y20/CLBLM_IMUX15 CLBLM_L_X10Y20/CLBLM_IMUX35 CLBLM_L_X10Y20/CLBLM_IMUX5 CLBLM_L_X10Y20/CLBLM_L_A6 CLBLM_L_X10Y20/CLBLM_M_B1 CLBLM_L_X10Y20/CLBLM_M_C6 CLBLM_L_X8Y15/CLBLM_WW2END3 CLBLM_L_X8Y16/CLBLM_ER1BEG2 CLBLM_L_X8Y16/CLBLM_IMUX18 CLBLM_L_X8Y16/CLBLM_IMUX2 CLBLM_L_X8Y16/CLBLM_IMUX6 CLBLM_L_X8Y16/CLBLM_L_A1 CLBLM_L_X8Y16/CLBLM_M_A2 CLBLM_L_X8Y16/CLBLM_M_B2 CLBLM_L_X8Y18/CLBLM_EL1BEG3 CLBLM_L_X8Y18/CLBLM_IMUX29 CLBLM_L_X8Y18/CLBLM_M_C2 CLBLM_L_X8Y19/CLBLM_EL1BEG3 CLBLM_L_X8Y19/CLBLM_IMUX18 CLBLM_L_X8Y19/CLBLM_IMUX2 CLBLM_L_X8Y19/CLBLM_IMUX20 CLBLM_L_X8Y19/CLBLM_L_C2 CLBLM_L_X8Y19/CLBLM_M_A2 CLBLM_L_X8Y19/CLBLM_M_B2 CLBLM_L_X8Y20/CLBLM_IMUX14 CLBLM_L_X8Y20/CLBLM_IMUX22 CLBLM_L_X8Y20/CLBLM_IMUX27 CLBLM_L_X8Y20/CLBLM_L_B1 CLBLM_L_X8Y20/CLBLM_M_B4 CLBLM_L_X8Y20/CLBLM_M_C3 CLBLM_R_X11Y15/CLBLM_WW2A1 CLBLM_R_X11Y16/CLBLM_IMUX0 CLBLM_R_X11Y16/CLBLM_IMUX19 CLBLM_R_X11Y16/CLBLM_IMUX29 CLBLM_R_X11Y16/CLBLM_IMUX37 CLBLM_R_X11Y16/CLBLM_IMUX8 CLBLM_R_X11Y16/CLBLM_L_A3 CLBLM_R_X11Y16/CLBLM_L_B2 CLBLM_R_X11Y16/CLBLM_L_D4 CLBLM_R_X11Y16/CLBLM_M_A5 CLBLM_R_X11Y16/CLBLM_M_C2 CLBLM_R_X11Y16/CLBLM_WW2A0 CLBLM_R_X11Y17/CLBLM_IMUX10 CLBLM_R_X11Y17/CLBLM_L_A4 CLBLM_R_X11Y17/CLBLM_SW2A0 CLBLM_R_X11Y18/CLBLM_SE2A0 CLBLM_R_X11Y19/CLBLM_IMUX25 CLBLM_R_X11Y19/CLBLM_IMUX9 CLBLM_R_X11Y19/CLBLM_L_A5 CLBLM_R_X11Y19/CLBLM_L_B5 CLBLM_R_X11Y20/CLBLM_IMUX12 CLBLM_R_X11Y20/CLBLM_IMUX21 CLBLM_R_X11Y20/CLBLM_IMUX35 CLBLM_R_X11Y20/CLBLM_IMUX36 CLBLM_R_X11Y20/CLBLM_IMUX44 CLBLM_R_X11Y20/CLBLM_L_C4 CLBLM_R_X11Y20/CLBLM_L_D2 CLBLM_R_X11Y20/CLBLM_M_B6 CLBLM_R_X11Y20/CLBLM_M_C6 CLBLM_R_X11Y20/CLBLM_M_D4 CLBLM_R_X11Y20/CLBLM_SE2A0 CLBLM_R_X11Y21/CLBLM_IMUX17 CLBLM_R_X11Y21/CLBLM_M_B3 CLBLM_R_X7Y15/CLBLM_IMUX15 CLBLM_R_X7Y15/CLBLM_IMUX7 CLBLM_R_X7Y15/CLBLM_M_A1 CLBLM_R_X7Y15/CLBLM_M_B1 CLBLM_R_X7Y15/CLBLM_WW2END3 CLBLM_R_X7Y16/CLBLM_ER1BEG2 CLBLM_R_X7Y16/CLBLM_IMUX0 CLBLM_R_X7Y16/CLBLM_IMUX4 CLBLM_R_X7Y16/CLBLM_L_A3 CLBLM_R_X7Y16/CLBLM_M_A6 CLBLM_R_X7Y18/CLBLM_EL1BEG3 CLBLM_R_X7Y18/CLBLM_IMUX11 CLBLM_R_X7Y18/CLBLM_IMUX19 CLBLM_R_X7Y18/CLBLM_IMUX3 CLBLM_R_X7Y18/CLBLM_L_A2 CLBLM_R_X7Y18/CLBLM_L_B2 CLBLM_R_X7Y18/CLBLM_M_A4 CLBLM_R_X7Y19/CLBLM_EL1BEG3 CLBLM_R_X7Y19/CLBLM_IMUX1 CLBLM_R_X7Y19/CLBLM_IMUX17 CLBLM_R_X7Y19/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y19/CLBLM_M_A3 CLBLM_R_X7Y19/CLBLM_M_AQ CLBLM_R_X7Y19/CLBLM_M_B3 CLBLM_R_X7Y20/CLBLM_IMUX40 CLBLM_R_X7Y20/CLBLM_IMUX9 CLBLM_R_X7Y20/CLBLM_L_A5 CLBLM_R_X7Y20/CLBLM_M_D1 CLBLM_R_X7Y21/CLBLM_IMUX33 CLBLM_R_X7Y21/CLBLM_IMUX9 CLBLM_R_X7Y21/CLBLM_L_A5 CLBLM_R_X7Y21/CLBLM_L_C1 CLBLM_R_X7Y22/CLBLM_IMUX25 CLBLM_R_X7Y22/CLBLM_L_B5 DSP_R_X9Y15/DSP_WL1END3_0 DSP_R_X9Y20/DSP_ER1BEG3_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WL1END3 INT_INTERFACE_R_X9Y20/INT_INTERFACE_ER1BEG3 INT_L_X10Y15/IMUX_L3 INT_L_X10Y15/IMUX_L4 INT_L_X10Y15/WL1BEG3 INT_L_X10Y15/WW2END1 INT_L_X10Y16/IMUX_L25 INT_L_X10Y16/NN2BEG1 INT_L_X10Y16/WL1BEG_N3 INT_L_X10Y16/WW2END0 INT_L_X10Y17/NN2A1 INT_L_X10Y18/BYP_ALT4 INT_L_X10Y18/BYP_BOUNCE4 INT_L_X10Y18/IMUX_L11 INT_L_X10Y18/IMUX_L14 INT_L_X10Y18/IMUX_L3 INT_L_X10Y18/NN2END1 INT_L_X10Y20/EL1BEG2 INT_L_X10Y20/ER1BEG_S0 INT_L_X10Y20/ER1END3 INT_L_X10Y20/FAN_ALT3 INT_L_X10Y20/FAN_BOUNCE3 INT_L_X10Y20/IMUX_L15 INT_L_X10Y20/IMUX_L35 INT_L_X10Y20/IMUX_L5 INT_L_X10Y21/ER1BEG0 INT_L_X10Y21/ER1END_N3_3 INT_L_X12Y15/IMUX_L4 INT_L_X12Y15/SR1END1 INT_L_X12Y15/WW2BEG1 INT_L_X12Y16/SR1BEG1 INT_L_X12Y16/SS2END0 INT_L_X12Y16/WW2BEG0 INT_L_X12Y17/SS2A0 INT_L_X12Y17/SW2A0 INT_L_X12Y18/IMUX_L1 INT_L_X12Y18/IMUX_L17 INT_L_X12Y18/SE2END0 INT_L_X12Y18/SS2BEG0 INT_L_X12Y18/SW2BEG0 INT_L_X12Y20/IMUX_L24 INT_L_X12Y20/IMUX_L8 INT_L_X12Y20/SE2END0 INT_L_X8Y15/WW2A3 INT_L_X8Y16/ER1END2 INT_L_X8Y16/FAN_ALT1 INT_L_X8Y16/FAN_BOUNCE1 INT_L_X8Y16/IMUX_L18 INT_L_X8Y16/IMUX_L2 INT_L_X8Y16/IMUX_L6 INT_L_X8Y18/EL1END3 INT_L_X8Y18/IMUX_L29 INT_L_X8Y19/EL1END3 INT_L_X8Y19/FAN_ALT1 INT_L_X8Y19/FAN_BOUNCE1 INT_L_X8Y19/IMUX_L18 INT_L_X8Y19/IMUX_L2 INT_L_X8Y19/IMUX_L20 INT_L_X8Y19/NR1BEG3 INT_L_X8Y20/EL1BEG2 INT_L_X8Y20/FAN_ALT3 INT_L_X8Y20/FAN_BOUNCE3 INT_L_X8Y20/IMUX_L14 INT_L_X8Y20/IMUX_L22 INT_L_X8Y20/IMUX_L27 INT_L_X8Y20/NR1END3 INT_R_X11Y15/WW2A1 INT_R_X11Y16/BYP_ALT1 INT_R_X11Y16/BYP_BOUNCE1 INT_R_X11Y16/IMUX0 INT_R_X11Y16/IMUX19 INT_R_X11Y16/IMUX29 INT_R_X11Y16/IMUX37 INT_R_X11Y16/IMUX8 INT_R_X11Y16/SL1END0 INT_R_X11Y16/WW2A0 INT_R_X11Y17/IMUX10 INT_R_X11Y17/SL1BEG0 INT_R_X11Y17/SW2END0 INT_R_X11Y18/SE2A0 INT_R_X11Y19/IMUX25 INT_R_X11Y19/IMUX9 INT_R_X11Y19/SE2BEG0 INT_R_X11Y19/SS2END0 INT_R_X11Y20/EL1END2 INT_R_X11Y20/IMUX12 INT_R_X11Y20/IMUX21 INT_R_X11Y20/IMUX35 INT_R_X11Y20/IMUX36 INT_R_X11Y20/IMUX44 INT_R_X11Y20/SE2A0 INT_R_X11Y20/SS2A0 INT_R_X11Y21/ER1END0 INT_R_X11Y21/IMUX17 INT_R_X11Y21/SE2BEG0 INT_R_X11Y21/SS2BEG0 INT_R_X7Y15/IMUX15 INT_R_X7Y15/IMUX7 INT_R_X7Y15/WW2END3 INT_R_X7Y16/ER1BEG2 INT_R_X7Y16/IMUX0 INT_R_X7Y16/IMUX4 INT_R_X7Y16/SS2END1 INT_R_X7Y16/WW2END_N0_3 INT_R_X7Y17/SS2A1 INT_R_X7Y18/EL1BEG3 INT_R_X7Y18/IMUX11 INT_R_X7Y18/IMUX19 INT_R_X7Y18/IMUX3 INT_R_X7Y18/SR1END1 INT_R_X7Y18/SS2BEG1 INT_R_X7Y19/EL1BEG3 INT_R_X7Y19/EL1BEG_N3 INT_R_X7Y19/IMUX1 INT_R_X7Y19/IMUX17 INT_R_X7Y19/LOGIC_OUTS4 INT_R_X7Y19/NR1BEG0 INT_R_X7Y19/SR1BEG1 INT_R_X7Y20/EL1BEG_N3 INT_R_X7Y20/IMUX40 INT_R_X7Y20/IMUX9 INT_R_X7Y20/NR1BEG0 INT_R_X7Y20/NR1END0 INT_R_X7Y21/IMUX33 INT_R_X7Y21/IMUX9 INT_R_X7Y21/NR1BEG0 INT_R_X7Y21/NR1END0 INT_R_X7Y22/IMUX25 INT_R_X7Y22/NR1END0 INT_R_X9Y15/WL1END3 INT_R_X9Y15/WW2BEG3 INT_R_X9Y16/WL1END_N1_3 INT_R_X9Y20/EL1END2 INT_R_X9Y20/ER1BEG3 VBRK_X29Y16/VBRK_WL1END3 VBRK_X29Y21/VBRK_ER1BEG3 VBRK_X34Y16/VBRK_WW2A1 VBRK_X34Y17/VBRK_WW2A0 VBRK_X34Y18/VBRK_SW2A0 VBRK_X34Y19/VBRK_SE2A0 VBRK_X34Y21/VBRK_SE2A0 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y19/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y15/INT_L.WW2END1->>IMUX_L3 INT_L_X10Y15/INT_L.WW2END1->>IMUX_L4 INT_L_X10Y16/INT_L.WW2END0->>IMUX_L25 INT_L_X10Y16/INT_L.WW2END0->>NN2BEG1 INT_L_X10Y16/INT_L.WW2END0->>WL1BEG_N3 INT_L_X10Y18/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X10Y18/INT_L.BYP_BOUNCE4->>IMUX_L14 INT_L_X10Y18/INT_L.NN2END1->>BYP_ALT4 INT_L_X10Y18/INT_L.NN2END1->>IMUX_L11 INT_L_X10Y18/INT_L.NN2END1->>IMUX_L3 INT_L_X10Y20/INT_L.ER1END3->>EL1BEG2 INT_L_X10Y20/INT_L.ER1END3->>ER1BEG_S0 INT_L_X10Y20/INT_L.ER1END3->>FAN_ALT3 INT_L_X10Y20/INT_L.ER1END3->>IMUX_L15 INT_L_X10Y20/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y20/INT_L.FAN_BOUNCE3->>IMUX_L35 INT_L_X10Y20/INT_L.FAN_BOUNCE3->>IMUX_L5 INT_L_X12Y15/INT_L.SR1END1->>IMUX_L4 INT_L_X12Y15/INT_L.SR1END1->>WW2BEG1 INT_L_X12Y16/INT_L.SS2END0->>SR1BEG1 INT_L_X12Y16/INT_L.SS2END0->>WW2BEG0 INT_L_X12Y18/INT_L.SE2END0->>IMUX_L1 INT_L_X12Y18/INT_L.SE2END0->>IMUX_L17 INT_L_X12Y18/INT_L.SE2END0->>SS2BEG0 INT_L_X12Y18/INT_L.SE2END0->>SW2BEG0 INT_L_X12Y20/INT_L.SE2END0->>IMUX_L24 INT_L_X12Y20/INT_L.SE2END0->>IMUX_L8 INT_L_X8Y16/INT_L.ER1END2->>FAN_ALT1 INT_L_X8Y16/INT_L.ER1END2->>IMUX_L6 INT_L_X8Y16/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y16/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y16/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X8Y18/INT_L.EL1END3->>IMUX_L29 INT_L_X8Y19/INT_L.EL1END3->>FAN_ALT1 INT_L_X8Y19/INT_L.EL1END3->>NR1BEG3 INT_L_X8Y19/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y19/INT_L.FAN_BOUNCE1->>IMUX_L18 INT_L_X8Y19/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X8Y19/INT_L.FAN_BOUNCE1->>IMUX_L20 INT_L_X8Y20/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y20/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X8Y20/INT_L.NR1END3->>EL1BEG2 INT_L_X8Y20/INT_L.NR1END3->>FAN_ALT3 INT_L_X8Y20/INT_L.NR1END3->>IMUX_L14 INT_L_X8Y20/INT_L.NR1END3->>IMUX_L22 INT_R_X11Y16/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y16/INT_R.BYP_BOUNCE1->>IMUX19 INT_R_X11Y16/INT_R.BYP_BOUNCE1->>IMUX29 INT_R_X11Y16/INT_R.BYP_BOUNCE1->>IMUX37 INT_R_X11Y16/INT_R.SL1END0->>BYP_ALT1 INT_R_X11Y16/INT_R.SL1END0->>IMUX0 INT_R_X11Y16/INT_R.SL1END0->>IMUX8 INT_R_X11Y17/INT_R.SW2END0->>IMUX10 INT_R_X11Y17/INT_R.SW2END0->>SL1BEG0 INT_R_X11Y19/INT_R.SS2END0->>IMUX25 INT_R_X11Y19/INT_R.SS2END0->>IMUX9 INT_R_X11Y19/INT_R.SS2END0->>SE2BEG0 INT_R_X11Y20/INT_R.EL1END2->>IMUX12 INT_R_X11Y20/INT_R.EL1END2->>IMUX21 INT_R_X11Y20/INT_R.EL1END2->>IMUX35 INT_R_X11Y20/INT_R.EL1END2->>IMUX36 INT_R_X11Y20/INT_R.EL1END2->>IMUX44 INT_R_X11Y21/INT_R.ER1END0->>IMUX17 INT_R_X11Y21/INT_R.ER1END0->>SE2BEG0 INT_R_X11Y21/INT_R.ER1END0->>SS2BEG0 INT_R_X7Y15/INT_R.WW2END3->>IMUX15 INT_R_X7Y15/INT_R.WW2END3->>IMUX7 INT_R_X7Y16/INT_R.SS2END1->>ER1BEG2 INT_R_X7Y16/INT_R.SS2END1->>IMUX4 INT_R_X7Y16/INT_R.WW2END_N0_3->>IMUX0 INT_R_X7Y18/INT_R.SR1END1->>IMUX11 INT_R_X7Y18/INT_R.SR1END1->>IMUX19 INT_R_X7Y18/INT_R.SR1END1->>IMUX3 INT_R_X7Y18/INT_R.SR1END1->>SS2BEG1 INT_R_X7Y19/INT_R.LOGIC_OUTS4->>EL1BEG_N3 INT_R_X7Y19/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y19/INT_R.LOGIC_OUTS4->>IMUX17 INT_R_X7Y19/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y19/INT_R.LOGIC_OUTS4->>SR1BEG1 INT_R_X7Y20/INT_R.NR1END0->>EL1BEG_N3 INT_R_X7Y20/INT_R.NR1END0->>IMUX40 INT_R_X7Y20/INT_R.NR1END0->>IMUX9 INT_R_X7Y20/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y21/INT_R.NR1END0->>IMUX33 INT_R_X7Y21/INT_R.NR1END0->>IMUX9 INT_R_X7Y21/INT_R.NR1END0->>NR1BEG0 INT_R_X7Y22/INT_R.NR1END0->>IMUX25 INT_R_X9Y15/INT_R.WL1END3->>WW2BEG3 INT_R_X9Y20/INT_R.EL1END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 55, 

address[5]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

address[5]_i_4_n_0 - 
wires: CLBLM_R_X11Y17/CLBLM_IMUX8 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y17/CLBLM_M_A5 CLBLM_R_X11Y17/CLBLM_M_C CLBLM_R_X11Y17/CLBLM_M_CMUX INT_R_X11Y17/IMUX8 INT_R_X11Y17/LOGIC_OUTS22 
pips: CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X11Y17/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y17/INT_R.LOGIC_OUTS22->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state_reg_n_0_[0] - 
wires: CLBLM_L_X8Y19/CLBLM_EL1BEG1 CLBLM_L_X8Y19/CLBLM_IMUX26 CLBLM_L_X8Y19/CLBLM_IMUX34 CLBLM_L_X8Y19/CLBLM_L_B4 CLBLM_L_X8Y19/CLBLM_L_C6 CLBLM_L_X8Y20/CLBLM_IMUX11 CLBLM_L_X8Y20/CLBLM_IMUX13 CLBLM_L_X8Y20/CLBLM_IMUX28 CLBLM_L_X8Y20/CLBLM_L_B6 CLBLM_L_X8Y20/CLBLM_M_A4 CLBLM_L_X8Y20/CLBLM_M_C4 CLBLM_L_X8Y20/CLBLM_WR1END3 CLBLM_L_X8Y21/CLBLM_NW2A2 CLBLM_R_X7Y18/CLBLM_IMUX10 CLBLM_R_X7Y18/CLBLM_L_A4 CLBLM_R_X7Y19/CLBLM_EL1BEG1 CLBLM_R_X7Y19/CLBLM_IMUX12 CLBLM_R_X7Y19/CLBLM_IMUX4 CLBLM_R_X7Y19/CLBLM_IMUX6 CLBLM_R_X7Y19/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y19/CLBLM_L_A1 CLBLM_R_X7Y19/CLBLM_M_A6 CLBLM_R_X7Y19/CLBLM_M_AMUX CLBLM_R_X7Y19/CLBLM_M_B6 CLBLM_R_X7Y20/CLBLM_IMUX0 CLBLM_R_X7Y20/CLBLM_IMUX23 CLBLM_R_X7Y20/CLBLM_IMUX32 CLBLM_R_X7Y20/CLBLM_L_A3 CLBLM_R_X7Y20/CLBLM_L_C3 CLBLM_R_X7Y20/CLBLM_M_C1 CLBLM_R_X7Y20/CLBLM_WR1END3 CLBLM_R_X7Y21/CLBLM_IMUX20 CLBLM_R_X7Y21/CLBLM_IMUX27 CLBLM_R_X7Y21/CLBLM_IMUX28 CLBLM_R_X7Y21/CLBLM_IMUX3 CLBLM_R_X7Y21/CLBLM_IMUX36 CLBLM_R_X7Y21/CLBLM_IMUX8 CLBLM_R_X7Y21/CLBLM_L_A2 CLBLM_R_X7Y21/CLBLM_L_C2 CLBLM_R_X7Y21/CLBLM_L_D2 CLBLM_R_X7Y21/CLBLM_M_A5 CLBLM_R_X7Y21/CLBLM_M_B4 CLBLM_R_X7Y21/CLBLM_M_C4 CLBLM_R_X7Y21/CLBLM_NW2A2 CLBLM_R_X7Y22/CLBLM_IMUX26 CLBLM_R_X7Y22/CLBLM_L_B4 INT_L_X8Y19/EL1END1 INT_L_X8Y19/IMUX_L26 INT_L_X8Y19/IMUX_L34 INT_L_X8Y19/NE2BEG1 INT_L_X8Y20/FAN_ALT5 INT_L_X8Y20/FAN_BOUNCE5 INT_L_X8Y20/IMUX_L11 INT_L_X8Y20/IMUX_L13 INT_L_X8Y20/IMUX_L28 INT_L_X8Y20/NE2A1 INT_L_X8Y20/NW2BEG2 INT_L_X8Y20/WR1BEG3 INT_L_X8Y20/WR1END2 INT_L_X8Y21/NW2A2 INT_R_X7Y18/IMUX10 INT_R_X7Y18/SR1BEG_S0 INT_R_X7Y18/SR1END3 INT_R_X7Y19/BYP_ALT2 INT_R_X7Y19/BYP_BOUNCE2 INT_R_X7Y19/EL1BEG1 INT_R_X7Y19/IMUX12 INT_R_X7Y19/IMUX4 INT_R_X7Y19/IMUX6 INT_R_X7Y19/LOGIC_OUTS20 INT_R_X7Y19/SR1BEG3 INT_R_X7Y19/SR1END_N3_3 INT_R_X7Y20/BYP_BOUNCE_N3_2 INT_R_X7Y20/IMUX0 INT_R_X7Y20/IMUX23 INT_R_X7Y20/IMUX32 INT_R_X7Y20/WR1END3 INT_R_X7Y21/FAN_ALT7 INT_R_X7Y21/FAN_BOUNCE7 INT_R_X7Y21/IMUX20 INT_R_X7Y21/IMUX27 INT_R_X7Y21/IMUX28 INT_R_X7Y21/IMUX3 INT_R_X7Y21/IMUX36 INT_R_X7Y21/IMUX8 INT_R_X7Y21/NL1BEG1 INT_R_X7Y21/NW2END2 INT_R_X7Y22/IMUX26 INT_R_X7Y22/NL1END1 INT_R_X9Y20/NE2END1 INT_R_X9Y20/WR1BEG2 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y19/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X8Y19/INT_L.EL1END1->>IMUX_L26 INT_L_X8Y19/INT_L.EL1END1->>IMUX_L34 INT_L_X8Y19/INT_L.EL1END1->>NE2BEG1 INT_L_X8Y20/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y20/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y20/INT_L.WR1END2->>FAN_ALT5 INT_L_X8Y20/INT_L.WR1END2->>IMUX_L13 INT_L_X8Y20/INT_L.WR1END2->>IMUX_L28 INT_L_X8Y20/INT_L.WR1END2->>NW2BEG2 INT_L_X8Y20/INT_L.WR1END2->>WR1BEG3 INT_R_X7Y18/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y18/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y19/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X7Y19/INT_R.BYP_BOUNCE2->>IMUX6 INT_R_X7Y19/INT_R.LOGIC_OUTS20->>BYP_ALT2 INT_R_X7Y19/INT_R.LOGIC_OUTS20->>EL1BEG1 INT_R_X7Y19/INT_R.LOGIC_OUTS20->>IMUX12 INT_R_X7Y19/INT_R.LOGIC_OUTS20->>IMUX4 INT_R_X7Y19/INT_R.LOGIC_OUTS20->>SR1BEG3 INT_R_X7Y20/INT_R.BYP_BOUNCE_N3_2->>IMUX0 INT_R_X7Y20/INT_R.BYP_BOUNCE_N3_2->>IMUX32 INT_R_X7Y20/INT_R.WR1END3->>IMUX23 INT_R_X7Y21/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y21/INT_R.FAN_BOUNCE7->>IMUX8 INT_R_X7Y21/INT_R.NW2END2->>FAN_ALT7 INT_R_X7Y21/INT_R.NW2END2->>IMUX20 INT_R_X7Y21/INT_R.NW2END2->>IMUX27 INT_R_X7Y21/INT_R.NW2END2->>IMUX28 INT_R_X7Y21/INT_R.NW2END2->>IMUX3 INT_R_X7Y21/INT_R.NW2END2->>IMUX36 INT_R_X7Y21/INT_R.NW2END2->>NL1BEG1 INT_R_X7Y22/INT_R.NL1END1->>IMUX26 INT_R_X9Y20/INT_R.NE2END1->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

address_reg_n_0_[5] - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX15 CLBLL_L_X12Y20/CLBLL_LL_B1 CLBLL_L_X12Y20/CLBLL_NE2A3 CLBLL_L_X12Y21/CLBLL_NW2A3 CLBLM_L_X10Y16/CLBLM_IMUX16 CLBLM_L_X10Y16/CLBLM_L_B3 CLBLM_L_X10Y18/CLBLM_IMUX1 CLBLM_L_X10Y18/CLBLM_M_A3 CLBLM_L_X10Y19/CLBLM_WW2A3 CLBLM_L_X10Y20/CLBLM_IMUX17 CLBLM_L_X10Y20/CLBLM_IMUX32 CLBLM_L_X10Y20/CLBLM_IMUX9 CLBLM_L_X10Y20/CLBLM_L_A5 CLBLM_L_X10Y20/CLBLM_M_B3 CLBLM_L_X10Y20/CLBLM_M_C1 CLBLM_L_X8Y19/CLBLM_IMUX15 CLBLM_L_X8Y19/CLBLM_IMUX23 CLBLM_L_X8Y19/CLBLM_L_C3 CLBLM_L_X8Y19/CLBLM_M_B1 CLBLM_L_X8Y21/CLBLM_NW2A0 CLBLM_R_X11Y16/CLBLM_IMUX26 CLBLM_R_X11Y16/CLBLM_IMUX39 CLBLM_R_X11Y16/CLBLM_L_B4 CLBLM_R_X11Y16/CLBLM_L_D3 CLBLM_R_X11Y17/CLBLM_IMUX29 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y17/CLBLM_M_AQ CLBLM_R_X11Y17/CLBLM_M_C2 CLBLM_R_X11Y19/CLBLM_IMUX14 CLBLM_R_X11Y19/CLBLM_L_B1 CLBLM_R_X11Y20/CLBLM_IMUX23 CLBLM_R_X11Y20/CLBLM_IMUX31 CLBLM_R_X11Y20/CLBLM_IMUX45 CLBLM_R_X11Y20/CLBLM_IMUX46 CLBLM_R_X11Y20/CLBLM_L_C3 CLBLM_R_X11Y20/CLBLM_L_D5 CLBLM_R_X11Y20/CLBLM_M_C5 CLBLM_R_X11Y20/CLBLM_M_D2 CLBLM_R_X11Y20/CLBLM_NE2A3 CLBLM_R_X11Y21/CLBLM_NW2A3 CLBLM_R_X7Y21/CLBLM_IMUX30 CLBLM_R_X7Y21/CLBLM_L_C5 CLBLM_R_X7Y21/CLBLM_NW2A0 DSP_R_X9Y15/DSP_WW2A3_4 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WW2A3 INT_L_X10Y16/IMUX_L16 INT_L_X10Y16/SL1END0 INT_L_X10Y17/SL1BEG0 INT_L_X10Y17/SS2END0 INT_L_X10Y17/WR1END_S1_0 INT_L_X10Y18/IMUX_L1 INT_L_X10Y18/SS2A0 INT_L_X10Y18/WR1END0 INT_L_X10Y19/SR1BEG_S0 INT_L_X10Y19/SS2BEG0 INT_L_X10Y19/WR1END_S1_0 INT_L_X10Y19/WW2BEG3 INT_L_X10Y20/IMUX_L17 INT_L_X10Y20/IMUX_L32 INT_L_X10Y20/IMUX_L9 INT_L_X10Y20/WR1END0 INT_L_X12Y20/IMUX_L15 INT_L_X12Y20/NE2END3 INT_L_X12Y20/NW2BEG3 INT_L_X12Y21/NW2A3 INT_L_X8Y19/IMUX_L15 INT_L_X8Y19/IMUX_L23 INT_L_X8Y19/WW2END3 INT_L_X8Y20/NW2BEG0 INT_L_X8Y20/WW2END_N0_3 INT_L_X8Y21/NW2A0 INT_R_X11Y16/FAN_ALT1 INT_R_X11Y16/FAN_BOUNCE1 INT_R_X11Y16/FAN_BOUNCE_S3_4 INT_R_X11Y16/IMUX26 INT_R_X11Y16/IMUX39 INT_R_X11Y17/FAN_ALT4 INT_R_X11Y17/FAN_BOUNCE4 INT_R_X11Y17/IMUX29 INT_R_X11Y17/LOGIC_OUTS4 INT_R_X11Y17/NL1BEG_N3 INT_R_X11Y17/NN2BEG3 INT_R_X11Y17/WR1BEG_S0 INT_R_X11Y18/NN2A3 INT_R_X11Y18/WR1BEG0 INT_R_X11Y19/IMUX14 INT_R_X11Y19/NE2BEG3 INT_R_X11Y19/NN2END3 INT_R_X11Y19/WR1BEG_S0 INT_R_X11Y20/FAN_ALT3 INT_R_X11Y20/FAN_BOUNCE3 INT_R_X11Y20/FAN_BOUNCE_S3_0 INT_R_X11Y20/IMUX23 INT_R_X11Y20/IMUX31 INT_R_X11Y20/IMUX45 INT_R_X11Y20/IMUX46 INT_R_X11Y20/NE2A3 INT_R_X11Y20/SR1END3 INT_R_X11Y20/WR1BEG0 INT_R_X11Y21/FAN_ALT0 INT_R_X11Y21/FAN_BOUNCE0 INT_R_X11Y21/NW2END3 INT_R_X11Y21/SR1BEG3 INT_R_X11Y21/SR1END_N3_3 INT_R_X7Y20/NW2END_S0_0 INT_R_X7Y21/IMUX30 INT_R_X7Y21/NL1BEG_N3 INT_R_X7Y21/NW2END0 INT_R_X9Y19/WW2A3 VBRK_X29Y20/VBRK_WW2A3 VBRK_X34Y21/VBRK_NE2A3 VBRK_X34Y22/VBRK_NW2A3 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y17/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X10Y16/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y17/INT_L.SS2END0->>SL1BEG0 INT_L_X10Y18/INT_L.WR1END0->>IMUX_L1 INT_L_X10Y19/INT_L.SR1BEG_S0->>SS2BEG0 INT_L_X10Y19/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X10Y19/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X10Y20/INT_L.WR1END0->>IMUX_L17 INT_L_X10Y20/INT_L.WR1END0->>IMUX_L32 INT_L_X10Y20/INT_L.WR1END0->>IMUX_L9 INT_L_X12Y20/INT_L.NE2END3->>IMUX_L15 INT_L_X12Y20/INT_L.NE2END3->>NW2BEG3 INT_L_X8Y19/INT_L.WW2END3->>IMUX_L15 INT_L_X8Y19/INT_L.WW2END3->>IMUX_L23 INT_L_X8Y20/INT_L.WW2END_N0_3->>NW2BEG0 INT_R_X11Y16/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y16/INT_R.FAN_BOUNCE1->>IMUX26 INT_R_X11Y16/INT_R.FAN_BOUNCE_S3_4->>FAN_ALT1 INT_R_X11Y16/INT_R.FAN_BOUNCE_S3_4->>IMUX39 INT_R_X11Y17/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y17/INT_R.LOGIC_OUTS4->>FAN_ALT4 INT_R_X11Y17/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X11Y17/INT_R.NL1BEG_N3->>IMUX29 INT_R_X11Y17/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X11Y17/INT_R.NL1BEG_N3->>WR1BEG_S0 INT_R_X11Y19/INT_R.NN2END3->>IMUX14 INT_R_X11Y19/INT_R.NN2END3->>NE2BEG3 INT_R_X11Y19/INT_R.NN2END3->>WR1BEG_S0 INT_R_X11Y20/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y20/INT_R.FAN_BOUNCE3->>IMUX45 INT_R_X11Y20/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT3 INT_R_X11Y20/INT_R.FAN_BOUNCE_S3_0->>IMUX46 INT_R_X11Y20/INT_R.SR1END3->>IMUX23 INT_R_X11Y20/INT_R.SR1END3->>IMUX31 INT_R_X11Y21/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X11Y21/INT_R.NW2END3->>SR1BEG3 INT_R_X11Y21/INT_R.SR1END_N3_3->>FAN_ALT0 INT_R_X7Y21/INT_R.NL1BEG_N3->>IMUX30 INT_R_X7Y21/INT_R.NW2END0->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 19, 

arb_start_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb_start_i_2_n_0 - 
wires: CLBLM_R_X7Y18/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y18/CLBLM_M_A CLBLM_R_X7Y20/CLBLM_IMUX16 CLBLM_R_X7Y20/CLBLM_L_B3 INT_R_X7Y18/LOGIC_OUTS12 INT_R_X7Y18/NN2BEG0 INT_R_X7Y19/NN2A0 INT_R_X7Y19/NN2END_S2_0 INT_R_X7Y20/IMUX16 INT_R_X7Y20/NN2END0 
pips: CLBLM_R_X7Y18/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 INT_R_X7Y18/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X7Y20/INT_R.NN2END0->>IMUX16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb_start_i_3_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX25 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y20/CLBLM_L_A CLBLM_R_X7Y20/CLBLM_L_B5 INT_R_X7Y20/IMUX25 INT_R_X7Y20/LOGIC_OUTS8 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y20/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y20/INT_R.LOGIC_OUTS8->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb_start_i_4_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX14 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y20/CLBLM_L_B1 CLBLM_R_X7Y20/CLBLM_M_D INT_R_X7Y20/IMUX14 INT_R_X7Y20/LOGIC_OUTS15 INT_R_X7Y20/NN2BEG3 INT_R_X7Y20/SL1END3 INT_R_X7Y21/NN2A3 INT_R_X7Y21/SL1BEG3 INT_R_X7Y21/SR1END3 INT_R_X7Y22/NN2END3 INT_R_X7Y22/SR1BEG3 INT_R_X7Y22/SR1END_N3_3 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y20/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y20/INT_R.LOGIC_OUTS15->>NN2BEG3 INT_R_X7Y20/INT_R.SL1END3->>IMUX14 INT_R_X7Y21/INT_R.SR1END3->>SL1BEG3 INT_R_X7Y22/INT_R.NN2END3->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb_start_i_5_n_0 - 
wires: CLBLM_R_X7Y18/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y18/CLBLM_L_B CLBLM_R_X7Y20/CLBLM_IMUX26 CLBLM_R_X7Y20/CLBLM_L_B4 INT_R_X7Y18/LOGIC_OUTS9 INT_R_X7Y18/NN2BEG1 INT_R_X7Y19/NN2A1 INT_R_X7Y20/IMUX26 INT_R_X7Y20/NN2END1 
pips: CLBLM_R_X7Y18/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 INT_R_X7Y18/INT_R.LOGIC_OUTS9->>NN2BEG1 INT_R_X7Y20/INT_R.NN2END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb_start_reg_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX19 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y20/CLBLM_L_B2 CLBLM_R_X7Y20/CLBLM_L_BQ CLBLM_R_X7Y22/CLBLM_IMUX3 CLBLM_R_X7Y22/CLBLM_L_A2 INT_R_X7Y20/IMUX19 INT_R_X7Y20/LOGIC_OUTS1 INT_R_X7Y20/NN2BEG1 INT_R_X7Y21/NN2A1 INT_R_X7Y22/IMUX3 INT_R_X7Y22/NN2END1 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y20/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X7Y20/INT_R.LOGIC_OUTS1->>IMUX19 INT_R_X7Y20/INT_R.LOGIC_OUTS1->>NN2BEG1 INT_R_X7Y22/INT_R.NN2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[2]_i_7_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_IMUX2 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y17/CLBLM_L_B CLBLM_R_X7Y17/CLBLM_M_A2 CLBLM_R_X7Y18/CLBLM_IMUX16 CLBLM_R_X7Y18/CLBLM_IMUX23 CLBLM_R_X7Y18/CLBLM_IMUX8 CLBLM_R_X7Y18/CLBLM_L_B3 CLBLM_R_X7Y18/CLBLM_L_C3 CLBLM_R_X7Y18/CLBLM_M_A5 INT_L_X6Y18/EL1BEG3 INT_L_X6Y18/NW2END_S0_0 INT_L_X6Y19/EL1BEG_N3 INT_L_X6Y19/NW2END0 INT_R_X7Y17/IMUX2 INT_R_X7Y17/LOGIC_OUTS9 INT_R_X7Y17/NL1BEG0 INT_R_X7Y17/NL1END_S3_0 INT_R_X7Y18/EL1END3 INT_R_X7Y18/IMUX16 INT_R_X7Y18/IMUX23 INT_R_X7Y18/IMUX8 INT_R_X7Y18/NL1END0 INT_R_X7Y18/NW2BEG0 INT_R_X7Y19/NW2A0 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X6Y19/INT_L.NW2END0->>EL1BEG_N3 INT_R_X7Y17/INT_R.LOGIC_OUTS9->>IMUX2 INT_R_X7Y17/INT_R.LOGIC_OUTS9->>NL1BEG0 INT_R_X7Y18/INT_R.EL1END3->>IMUX23 INT_R_X7Y18/INT_R.NL1END0->>IMUX16 INT_R_X7Y18/INT_R.NL1END0->>IMUX8 INT_R_X7Y18/INT_R.NL1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

state[2]_i_6_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y17/CLBLM_M_C CLBLM_R_X7Y18/CLBLM_IMUX13 CLBLM_R_X7Y18/CLBLM_IMUX20 CLBLM_R_X7Y18/CLBLM_IMUX4 CLBLM_R_X7Y18/CLBLM_L_B6 CLBLM_R_X7Y18/CLBLM_L_C2 CLBLM_R_X7Y18/CLBLM_M_A6 INT_R_X7Y17/LOGIC_OUTS14 INT_R_X7Y17/NR1BEG2 INT_R_X7Y18/IMUX13 INT_R_X7Y18/IMUX20 INT_R_X7Y18/IMUX4 INT_R_X7Y18/NR1END2 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_R_X7Y17/INT_R.LOGIC_OUTS14->>NR1BEG2 INT_R_X7Y18/INT_R.NR1END2->>IMUX13 INT_R_X7Y18/INT_R.NR1END2->>IMUX20 INT_R_X7Y18/INT_R.NR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

state[2]_i_5_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_IMUX11 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y17/CLBLM_M_A4 CLBLM_R_X7Y17/CLBLM_M_B CLBLM_R_X7Y18/CLBLM_IMUX2 CLBLM_R_X7Y18/CLBLM_IMUX26 CLBLM_R_X7Y18/CLBLM_IMUX33 CLBLM_R_X7Y18/CLBLM_L_B4 CLBLM_R_X7Y18/CLBLM_L_C1 CLBLM_R_X7Y18/CLBLM_M_A2 INT_R_X7Y17/IMUX11 INT_R_X7Y17/LOGIC_OUTS13 INT_R_X7Y17/NR1BEG1 INT_R_X7Y18/GFAN0 INT_R_X7Y18/IMUX2 INT_R_X7Y18/IMUX26 INT_R_X7Y18/IMUX33 INT_R_X7Y18/NR1END1 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 INT_R_X7Y17/INT_R.LOGIC_OUTS13->>IMUX11 INT_R_X7Y17/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X7Y18/INT_R.GFAN0->>IMUX33 INT_R_X7Y18/INT_R.NR1END1->>GFAN0 INT_R_X7Y18/INT_R.NR1END1->>IMUX2 INT_R_X7Y18/INT_R.NR1END1->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

state[2]_i_4_n_0 - 
wires: CLBLM_L_X8Y17/CLBLM_SW2A1 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y18/CLBLM_M_B CLBLM_L_X8Y18/CLBLM_WL1END0 CLBLM_R_X7Y17/CLBLM_IMUX4 CLBLM_R_X7Y17/CLBLM_M_A6 CLBLM_R_X7Y17/CLBLM_SW2A1 CLBLM_R_X7Y18/CLBLM_IMUX1 CLBLM_R_X7Y18/CLBLM_IMUX25 CLBLM_R_X7Y18/CLBLM_IMUX34 CLBLM_R_X7Y18/CLBLM_L_B5 CLBLM_R_X7Y18/CLBLM_L_C6 CLBLM_R_X7Y18/CLBLM_M_A3 CLBLM_R_X7Y18/CLBLM_WL1END0 INT_L_X6Y18/EL1BEG1 INT_L_X6Y18/NW2END2 INT_L_X8Y17/SW2A1 INT_L_X8Y18/LOGIC_OUTS_L13 INT_L_X8Y18/SW2BEG1 INT_L_X8Y18/WL1BEG0 INT_R_X7Y17/IMUX4 INT_R_X7Y17/NW2BEG2 INT_R_X7Y17/SW2END1 INT_R_X7Y18/EL1END1 INT_R_X7Y18/IMUX1 INT_R_X7Y18/IMUX25 INT_R_X7Y18/IMUX34 INT_R_X7Y18/NW2A2 INT_R_X7Y18/WL1END0 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X6Y18/INT_L.NW2END2->>EL1BEG1 INT_L_X8Y18/INT_L.LOGIC_OUTS_L13->>SW2BEG1 INT_L_X8Y18/INT_L.LOGIC_OUTS_L13->>WL1BEG0 INT_R_X7Y17/INT_R.SW2END1->>IMUX4 INT_R_X7Y17/INT_R.SW2END1->>NW2BEG2 INT_R_X7Y18/INT_R.EL1END1->>IMUX25 INT_R_X7Y18/INT_R.EL1END1->>IMUX34 INT_R_X7Y18/INT_R.WL1END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

arb_state_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb_stop - 
wires: CLBLM_R_X7Y22/CLBLM_IMUX10 CLBLM_R_X7Y22/CLBLM_L_A4 CLBLM_R_X7Y23/CLBLM_IMUX18 CLBLM_R_X7Y23/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y23/CLBLM_M_B2 CLBLM_R_X7Y23/CLBLM_M_BQ INT_R_X7Y22/IMUX10 INT_R_X7Y22/SL1END1 INT_R_X7Y23/IMUX18 INT_R_X7Y23/LOGIC_OUTS5 INT_R_X7Y23/SL1BEG1 
pips: CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y23/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y22/INT_R.SL1END1->>IMUX10 INT_R_X7Y23/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y23/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

arb_state - 
wires: CLBLM_R_X7Y22/CLBLM_BYP1 CLBLM_R_X7Y22/CLBLM_IMUX0 CLBLM_R_X7Y22/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y22/CLBLM_L_A3 CLBLM_R_X7Y22/CLBLM_L_AQ CLBLM_R_X7Y22/CLBLM_M_AX INT_R_X7Y22/BYP1 INT_R_X7Y22/BYP_ALT0 INT_R_X7Y22/BYP_ALT1 INT_R_X7Y22/BYP_BOUNCE0 INT_R_X7Y22/IMUX0 INT_R_X7Y22/LOGIC_OUTS0 
pips: CLBLM_R_X7Y22/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y22/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X7Y22/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X7Y22/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y22/INT_R.BYP_BOUNCE0->>BYP_ALT1 INT_R_X7Y22/INT_R.LOGIC_OUTS0->>BYP_ALT0 INT_R_X7Y22/INT_R.LOGIC_OUTS0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

arb_stop_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

arb_stop_i_2_n_0 - 
wires: CLBLM_R_X7Y23/CLBLM_IMUX15 CLBLM_R_X7Y23/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y23/CLBLM_M_B1 CLBLM_R_X7Y23/CLBLM_M_D INT_R_X7Y23/IMUX15 INT_R_X7Y23/LOGIC_OUTS15 
pips: CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y23/INT_R.LOGIC_OUTS15->>IMUX15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_phase[0] - 
wires: CLBLM_L_X8Y23/CLBLM_ER1BEG2 CLBLM_L_X8Y23/CLBLM_IMUX18 CLBLM_L_X8Y23/CLBLM_IMUX28 CLBLM_L_X8Y23/CLBLM_M_B2 CLBLM_L_X8Y23/CLBLM_M_C4 CLBLM_L_X8Y23/CLBLM_SE2A1 CLBLM_L_X8Y24/CLBLM_EL1BEG0 CLBLM_L_X8Y24/CLBLM_IMUX24 CLBLM_L_X8Y24/CLBLM_IMUX8 CLBLM_L_X8Y24/CLBLM_M_A5 CLBLM_L_X8Y24/CLBLM_M_B5 CLBLM_R_X7Y23/CLBLM_ER1BEG2 CLBLM_R_X7Y23/CLBLM_IMUX19 CLBLM_R_X7Y23/CLBLM_IMUX27 CLBLM_R_X7Y23/CLBLM_IMUX34 CLBLM_R_X7Y23/CLBLM_IMUX35 CLBLM_R_X7Y23/CLBLM_L_B2 CLBLM_R_X7Y23/CLBLM_L_C6 CLBLM_R_X7Y23/CLBLM_M_B4 CLBLM_R_X7Y23/CLBLM_M_C6 CLBLM_R_X7Y23/CLBLM_SE2A1 CLBLM_R_X7Y24/CLBLM_EL1BEG0 CLBLM_R_X7Y24/CLBLM_IMUX18 CLBLM_R_X7Y24/CLBLM_IMUX22 CLBLM_R_X7Y24/CLBLM_IMUX44 CLBLM_R_X7Y24/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y24/CLBLM_M_B2 CLBLM_R_X7Y24/CLBLM_M_BQ CLBLM_R_X7Y24/CLBLM_M_C3 CLBLM_R_X7Y24/CLBLM_M_D4 INT_L_X8Y23/EL1END_S3_0 INT_L_X8Y23/ER1END2 INT_L_X8Y23/IMUX_L18 INT_L_X8Y23/IMUX_L28 INT_L_X8Y23/SE2END1 INT_L_X8Y24/EL1END0 INT_L_X8Y24/IMUX_L24 INT_L_X8Y24/IMUX_L8 INT_R_X7Y23/ER1BEG2 INT_R_X7Y23/IMUX19 INT_R_X7Y23/IMUX27 INT_R_X7Y23/IMUX34 INT_R_X7Y23/IMUX35 INT_R_X7Y23/SE2A1 INT_R_X7Y23/SL1END1 INT_R_X7Y24/BYP_ALT4 INT_R_X7Y24/BYP_BOUNCE4 INT_R_X7Y24/EL1BEG0 INT_R_X7Y24/IMUX18 INT_R_X7Y24/IMUX22 INT_R_X7Y24/IMUX44 INT_R_X7Y24/LOGIC_OUTS5 INT_R_X7Y24/SE2BEG1 INT_R_X7Y24/SL1BEG1 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X7Y24/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y23/INT_L.ER1END2->>IMUX_L28 INT_L_X8Y23/INT_L.SE2END1->>IMUX_L18 INT_L_X8Y24/INT_L.EL1END0->>IMUX_L24 INT_L_X8Y24/INT_L.EL1END0->>IMUX_L8 INT_R_X7Y23/INT_R.SL1END1->>ER1BEG2 INT_R_X7Y23/INT_R.SL1END1->>IMUX19 INT_R_X7Y23/INT_R.SL1END1->>IMUX27 INT_R_X7Y23/INT_R.SL1END1->>IMUX34 INT_R_X7Y23/INT_R.SL1END1->>IMUX35 INT_R_X7Y24/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y24/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X7Y24/INT_R.BYP_BOUNCE4->>IMUX44 INT_R_X7Y24/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X7Y24/INT_R.LOGIC_OUTS5->>EL1BEG0 INT_R_X7Y24/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y24/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X7Y24/INT_R.LOGIC_OUTS5->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

wbr_phase[1] - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX15 CLBLM_L_X8Y23/CLBLM_IMUX31 CLBLM_L_X8Y23/CLBLM_M_B1 CLBLM_L_X8Y23/CLBLM_M_C5 CLBLM_L_X8Y24/CLBLM_ER1BEG3 CLBLM_L_X8Y24/CLBLM_IMUX15 CLBLM_L_X8Y24/CLBLM_IMUX38 CLBLM_L_X8Y24/CLBLM_IMUX7 CLBLM_L_X8Y24/CLBLM_M_A1 CLBLM_L_X8Y24/CLBLM_M_B1 CLBLM_L_X8Y24/CLBLM_M_D3 CLBLM_R_X7Y23/CLBLM_IMUX12 CLBLM_R_X7Y23/CLBLM_IMUX13 CLBLM_R_X7Y23/CLBLM_IMUX20 CLBLM_R_X7Y23/CLBLM_IMUX28 CLBLM_R_X7Y23/CLBLM_L_B6 CLBLM_R_X7Y23/CLBLM_L_C2 CLBLM_R_X7Y23/CLBLM_M_B6 CLBLM_R_X7Y23/CLBLM_M_C4 CLBLM_R_X7Y24/CLBLM_ER1BEG3 CLBLM_R_X7Y24/CLBLM_IMUX15 CLBLM_R_X7Y24/CLBLM_IMUX29 CLBLM_R_X7Y24/CLBLM_IMUX47 CLBLM_R_X7Y24/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y24/CLBLM_M_B1 CLBLM_R_X7Y24/CLBLM_M_C2 CLBLM_R_X7Y24/CLBLM_M_CQ CLBLM_R_X7Y24/CLBLM_M_D5 HCLK_L_X25Y26/HCLK_ER1END3 HCLK_R_X22Y26/HCLK_BYP_BOUNCE3 INT_L_X8Y23/IMUX_L15 INT_L_X8Y23/IMUX_L31 INT_L_X8Y23/SL1END3 INT_L_X8Y24/ER1END3 INT_L_X8Y24/IMUX_L15 INT_L_X8Y24/IMUX_L38 INT_L_X8Y24/IMUX_L7 INT_L_X8Y24/SL1BEG3 INT_L_X8Y25/ER1END_N3_3 INT_R_X7Y23/IMUX12 INT_R_X7Y23/IMUX13 INT_R_X7Y23/IMUX20 INT_R_X7Y23/IMUX28 INT_R_X7Y23/SL1END2 INT_R_X7Y24/BYP_ALT3 INT_R_X7Y24/BYP_BOUNCE3 INT_R_X7Y24/ER1BEG3 INT_R_X7Y24/IMUX15 INT_R_X7Y24/IMUX29 INT_R_X7Y24/IMUX47 INT_R_X7Y24/LOGIC_OUTS6 INT_R_X7Y24/SL1BEG2 INT_R_X7Y25/BYP_BOUNCE_N3_3 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X7Y24/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y23/INT_L.SL1END3->>IMUX_L15 INT_L_X8Y23/INT_L.SL1END3->>IMUX_L31 INT_L_X8Y24/INT_L.ER1END3->>IMUX_L15 INT_L_X8Y24/INT_L.ER1END3->>IMUX_L38 INT_L_X8Y24/INT_L.ER1END3->>IMUX_L7 INT_L_X8Y24/INT_L.ER1END3->>SL1BEG3 INT_R_X7Y23/INT_R.SL1END2->>IMUX12 INT_R_X7Y23/INT_R.SL1END2->>IMUX13 INT_R_X7Y23/INT_R.SL1END2->>IMUX20 INT_R_X7Y23/INT_R.SL1END2->>IMUX28 INT_R_X7Y24/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y24/INT_R.BYP_BOUNCE3->>IMUX15 INT_R_X7Y24/INT_R.BYP_BOUNCE3->>IMUX47 INT_R_X7Y24/INT_R.LOGIC_OUTS6->>BYP_ALT3 INT_R_X7Y24/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X7Y24/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X7Y24/INT_R.LOGIC_OUTS6->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 14, 

baseaddr[7]_i_1_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_FAN6 CLBLM_R_X7Y17/CLBLM_FAN7 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y17/CLBLM_L_A CLBLM_R_X7Y17/CLBLM_L_AMUX CLBLM_R_X7Y17/CLBLM_L_CE CLBLM_R_X7Y17/CLBLM_M_CE INT_R_X7Y17/FAN6 INT_R_X7Y17/FAN7 INT_R_X7Y17/FAN_ALT5 INT_R_X7Y17/FAN_ALT6 INT_R_X7Y17/FAN_ALT7 INT_R_X7Y17/FAN_BOUNCE5 INT_R_X7Y17/FAN_BOUNCE7 INT_R_X7Y17/LOGIC_OUTS16 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y17/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_A->>CLBLM_L_AMUX CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y17/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y17/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y17/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y17/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y17/INT_R.FAN_BOUNCE5->>FAN_ALT7 INT_R_X7Y17/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X7Y17/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

baseaddr[7]_i_2_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_IMUX10 CLBLM_R_X7Y17/CLBLM_IMUX33 CLBLM_R_X7Y17/CLBLM_L_A4 CLBLM_R_X7Y17/CLBLM_L_C1 CLBLM_R_X7Y21/CLBLM_IMUX13 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y21/CLBLM_L_B6 CLBLM_R_X7Y21/CLBLM_L_C INT_R_X7Y15/NR1BEG2 INT_R_X7Y15/SS6END2 INT_R_X7Y16/NL1BEG1 INT_R_X7Y16/NR1END2 INT_R_X7Y16/SS6E2 INT_R_X7Y17/IMUX10 INT_R_X7Y17/IMUX33 INT_R_X7Y17/NL1END1 INT_R_X7Y17/SS6D2 INT_R_X7Y18/SS6C2 INT_R_X7Y19/SS6B2 INT_R_X7Y20/SS6A2 INT_R_X7Y21/IMUX13 INT_R_X7Y21/LOGIC_OUTS10 INT_R_X7Y21/SS6BEG2 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y15/INT_R.SS6END2->>NR1BEG2 INT_R_X7Y16/INT_R.NR1END2->>NL1BEG1 INT_R_X7Y17/INT_R.NL1END1->>IMUX10 INT_R_X7Y17/INT_R.NL1END1->>IMUX33 INT_R_X7Y21/INT_R.LOGIC_OUTS10->>IMUX13 INT_R_X7Y21/INT_R.LOGIC_OUTS10->>SS6BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

baseaddr[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y17/INT_INTERFACE_WW2END0 BRAM_L_X6Y15/BRAM_WW2END0_2 CLBLM_L_X8Y18/CLBLM_IMUX16 CLBLM_L_X8Y18/CLBLM_L_B3 CLBLM_L_X8Y18/CLBLM_NE2A0 CLBLM_R_X5Y17/CLBLM_IMUX10 CLBLM_R_X5Y17/CLBLM_L_A4 CLBLM_R_X5Y17/CLBLM_WW2END0 CLBLM_R_X7Y16/CLBLM_IMUX27 CLBLM_R_X7Y16/CLBLM_M_B4 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y17/CLBLM_L_AQ CLBLM_R_X7Y18/CLBLM_NE2A0 INT_L_X6Y17/WW2A0 INT_L_X8Y17/NE2END_S3_0 INT_L_X8Y18/IMUX_L16 INT_L_X8Y18/NE2END0 INT_R_X5Y17/IMUX10 INT_R_X5Y17/WW2END0 INT_R_X7Y16/IMUX27 INT_R_X7Y16/SR1END1 INT_R_X7Y17/LOGIC_OUTS0 INT_R_X7Y17/NE2BEG0 INT_R_X7Y17/SR1BEG1 INT_R_X7Y17/WW2BEG0 INT_R_X7Y18/NE2A0 VBRK_X18Y18/VBRK_WW2END0 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X5Y17/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y18/INT_L.NE2END0->>IMUX_L16 INT_R_X5Y17/INT_R.WW2END0->>IMUX10 INT_R_X7Y16/INT_R.SR1END1->>IMUX27 INT_R_X7Y17/INT_R.LOGIC_OUTS0->>NE2BEG0 INT_R_X7Y17/INT_R.LOGIC_OUTS0->>SR1BEG1 INT_R_X7Y17/INT_R.LOGIC_OUTS0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

baseaddr[1] - 
wires: CLBLM_R_X7Y15/CLBLM_IMUX0 CLBLM_R_X7Y15/CLBLM_L_A3 CLBLM_R_X7Y17/CLBLM_IMUX25 CLBLM_R_X7Y17/CLBLM_IMUX41 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y17/CLBLM_L_B5 CLBLM_R_X7Y17/CLBLM_L_D1 CLBLM_R_X7Y17/CLBLM_M_AQ CLBLM_R_X7Y18/CLBLM_IMUX41 CLBLM_R_X7Y18/CLBLM_L_D1 INT_L_X6Y15/SE2A0 INT_L_X6Y16/SE2BEG0 INT_L_X6Y16/SW2END0 INT_R_X7Y15/IMUX0 INT_R_X7Y15/SE2END0 INT_R_X7Y16/SW2A0 INT_R_X7Y17/IMUX25 INT_R_X7Y17/IMUX41 INT_R_X7Y17/LOGIC_OUTS4 INT_R_X7Y17/NR1BEG0 INT_R_X7Y17/SW2BEG0 INT_R_X7Y18/IMUX41 INT_R_X7Y18/NR1END0 
pips: CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X6Y16/INT_L.SW2END0->>SE2BEG0 INT_R_X7Y15/INT_R.SE2END0->>IMUX0 INT_R_X7Y17/INT_R.LOGIC_OUTS4->>IMUX25 INT_R_X7Y17/INT_R.LOGIC_OUTS4->>IMUX41 INT_R_X7Y17/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X7Y17/INT_R.LOGIC_OUTS4->>SW2BEG0 INT_R_X7Y18/INT_R.NR1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

baseaddr[2] - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX35 CLBLM_L_X10Y15/CLBLM_M_C6 CLBLM_L_X10Y18/CLBLM_IMUX18 CLBLM_L_X10Y18/CLBLM_M_B2 CLBLM_L_X10Y18/CLBLM_NE2A1 CLBLM_L_X8Y17/CLBLM_EE2BEG1 CLBLM_R_X7Y17/CLBLM_EE2BEG1 CLBLM_R_X7Y17/CLBLM_IMUX18 CLBLM_R_X7Y17/CLBLM_IMUX26 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y17/CLBLM_L_B4 CLBLM_R_X7Y17/CLBLM_M_B2 CLBLM_R_X7Y17/CLBLM_M_BQ DSP_R_X9Y15/DSP_NE2A1_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_NE2A1 INT_L_X10Y15/IMUX_L35 INT_L_X10Y15/SS2END1 INT_L_X10Y16/SS2A1 INT_L_X10Y17/SL1END1 INT_L_X10Y17/SS2BEG1 INT_L_X10Y18/IMUX_L18 INT_L_X10Y18/NE2END1 INT_L_X10Y18/SL1BEG1 INT_L_X8Y17/EE2A1 INT_R_X7Y17/EE2BEG1 INT_R_X7Y17/IMUX18 INT_R_X7Y17/IMUX26 INT_R_X7Y17/LOGIC_OUTS5 INT_R_X9Y17/EE2END1 INT_R_X9Y17/NE2BEG1 INT_R_X9Y18/NE2A1 VBRK_X29Y19/VBRK_NE2A1 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y15/INT_L.SS2END1->>IMUX_L35 INT_L_X10Y17/INT_L.SL1END1->>SS2BEG1 INT_L_X10Y18/INT_L.NE2END1->>IMUX_L18 INT_L_X10Y18/INT_L.NE2END1->>SL1BEG1 INT_R_X7Y17/INT_R.LOGIC_OUTS5->>EE2BEG1 INT_R_X7Y17/INT_R.LOGIC_OUTS5->>IMUX18 INT_R_X7Y17/INT_R.LOGIC_OUTS5->>IMUX26 INT_R_X9Y17/INT_R.EE2END1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

baseaddr[3] - 
wires: CLBLM_L_X8Y16/CLBLM_IMUX29 CLBLM_L_X8Y16/CLBLM_M_C2 CLBLM_L_X8Y16/CLBLM_SE2A2 CLBLM_L_X8Y18/CLBLM_NE2A2 CLBLM_L_X8Y19/CLBLM_IMUX28 CLBLM_L_X8Y19/CLBLM_M_C4 CLBLM_R_X7Y16/CLBLM_SE2A2 CLBLM_R_X7Y17/CLBLM_IMUX29 CLBLM_R_X7Y17/CLBLM_IMUX37 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y17/CLBLM_L_D4 CLBLM_R_X7Y17/CLBLM_M_C2 CLBLM_R_X7Y17/CLBLM_M_CQ CLBLM_R_X7Y18/CLBLM_NE2A2 INT_L_X8Y16/IMUX_L29 INT_L_X8Y16/SE2END2 INT_L_X8Y18/NE2END2 INT_L_X8Y18/NR1BEG2 INT_L_X8Y19/IMUX_L28 INT_L_X8Y19/NR1END2 INT_R_X7Y16/SE2A2 INT_R_X7Y17/IMUX29 INT_R_X7Y17/IMUX37 INT_R_X7Y17/LOGIC_OUTS6 INT_R_X7Y17/NE2BEG2 INT_R_X7Y17/SE2BEG2 INT_R_X7Y18/NE2A2 
pips: CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y16/INT_L.SE2END2->>IMUX_L29 INT_L_X8Y18/INT_L.NE2END2->>NR1BEG2 INT_L_X8Y19/INT_L.NR1END2->>IMUX_L28 INT_R_X7Y17/INT_R.LOGIC_OUTS6->>IMUX29 INT_R_X7Y17/INT_R.LOGIC_OUTS6->>IMUX37 INT_R_X7Y17/INT_R.LOGIC_OUTS6->>NE2BEG2 INT_R_X7Y17/INT_R.LOGIC_OUTS6->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

baseaddr[4] - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX6 CLBLM_L_X10Y16/CLBLM_L_A1 CLBLM_L_X10Y16/CLBLM_SE2A3 CLBLM_L_X8Y17/CLBLM_EE2BEG3 CLBLM_R_X7Y16/CLBLM_IMUX30 CLBLM_R_X7Y16/CLBLM_L_C5 CLBLM_R_X7Y17/CLBLM_EE2BEG3 CLBLM_R_X7Y17/CLBLM_IMUX15 CLBLM_R_X7Y17/CLBLM_IMUX38 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y17/CLBLM_M_B1 CLBLM_R_X7Y17/CLBLM_M_D3 CLBLM_R_X7Y17/CLBLM_M_DQ DSP_R_X9Y15/DSP_SE2A3_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SE2A3 INT_L_X10Y16/IMUX_L6 INT_L_X10Y16/SE2END3 INT_L_X6Y18/NE2BEG3 INT_L_X6Y18/NW2END3 INT_L_X6Y19/NE2A3 INT_L_X8Y17/EE2A3 INT_R_X7Y16/IMUX30 INT_R_X7Y16/SL1END3 INT_R_X7Y17/EE2BEG3 INT_R_X7Y17/IMUX15 INT_R_X7Y17/IMUX38 INT_R_X7Y17/LOGIC_OUTS7 INT_R_X7Y17/NW2BEG3 INT_R_X7Y17/SL1BEG3 INT_R_X7Y17/SL1END3 INT_R_X7Y18/NW2A3 INT_R_X7Y18/SL1BEG3 INT_R_X7Y18/SL1END3 INT_R_X7Y19/NE2END3 INT_R_X7Y19/SL1BEG3 INT_R_X9Y16/SE2A3 INT_R_X9Y17/EE2END3 INT_R_X9Y17/SE2BEG3 VBRK_X29Y17/VBRK_SE2A3 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X10Y16/INT_L.SE2END3->>IMUX_L6 INT_L_X6Y18/INT_L.NW2END3->>NE2BEG3 INT_R_X7Y16/INT_R.SL1END3->>IMUX30 INT_R_X7Y17/INT_R.LOGIC_OUTS7->>EE2BEG3 INT_R_X7Y17/INT_R.LOGIC_OUTS7->>IMUX38 INT_R_X7Y17/INT_R.LOGIC_OUTS7->>NW2BEG3 INT_R_X7Y17/INT_R.LOGIC_OUTS7->>SL1BEG3 INT_R_X7Y17/INT_R.SL1END3->>IMUX15 INT_R_X7Y18/INT_R.SL1END3->>SL1BEG3 INT_R_X7Y19/INT_R.NE2END3->>SL1BEG3 INT_R_X9Y17/INT_R.EE2END3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

baseaddr[5] - 
wires: CLBLM_L_X10Y16/CLBLM_EL1BEG2 CLBLM_L_X10Y16/CLBLM_IMUX4 CLBLM_L_X10Y16/CLBLM_M_A6 CLBLM_L_X8Y16/CLBLM_IMUX45 CLBLM_L_X8Y16/CLBLM_M_D2 CLBLM_L_X8Y17/CLBLM_ER1BEG2 CLBLM_L_X8Y17/CLBLM_IMUX14 CLBLM_L_X8Y17/CLBLM_L_B1 CLBLM_R_X7Y17/CLBLM_ER1BEG2 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y17/CLBLM_L_BQ DSP_R_X9Y15/DSP_EL1BEG2_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_EL1BEG2 INT_L_X10Y16/EL1END2 INT_L_X10Y16/IMUX_L4 INT_L_X8Y16/ER1BEG3 INT_L_X8Y16/IMUX_L45 INT_L_X8Y16/SL1END2 INT_L_X8Y17/ER1END2 INT_L_X8Y17/IMUX_L14 INT_L_X8Y17/SL1BEG2 INT_R_X7Y17/ER1BEG2 INT_R_X7Y17/LOGIC_OUTS1 INT_R_X9Y16/EL1BEG2 INT_R_X9Y16/ER1END3 INT_R_X9Y17/ER1END_N3_3 VBRK_X29Y17/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y16/INT_L.EL1END2->>IMUX_L4 INT_L_X8Y16/INT_L.SL1END2->>ER1BEG3 INT_L_X8Y16/INT_L.SL1END2->>IMUX_L45 INT_L_X8Y17/INT_L.ER1END2->>IMUX_L14 INT_L_X8Y17/INT_L.ER1END2->>SL1BEG2 INT_R_X7Y17/INT_R.LOGIC_OUTS1->>ER1BEG2 INT_R_X9Y16/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

baseaddr[6] - 
wires: CLBLM_L_X10Y16/CLBLM_EL1BEG3 CLBLM_L_X10Y16/CLBLM_IMUX23 CLBLM_L_X10Y16/CLBLM_L_C3 CLBLM_L_X8Y16/CLBLM_IMUX25 CLBLM_L_X8Y16/CLBLM_L_B5 CLBLM_L_X8Y18/CLBLM_EL1BEG0 CLBLM_L_X8Y18/CLBLM_IMUX40 CLBLM_L_X8Y18/CLBLM_M_D1 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y17/CLBLM_L_CQ CLBLM_R_X7Y18/CLBLM_EL1BEG0 DSP_R_X9Y15/DSP_EL1BEG3_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_EL1BEG3 INT_L_X10Y16/EL1END3 INT_L_X10Y16/IMUX_L23 INT_L_X8Y16/IMUX_L25 INT_L_X8Y16/SW2END0 INT_L_X8Y17/EL1END_S3_0 INT_L_X8Y17/SE2A0 INT_L_X8Y18/EL1END0 INT_L_X8Y18/IMUX_L40 INT_L_X8Y18/SE2BEG0 INT_R_X7Y17/LOGIC_OUTS2 INT_R_X7Y17/NL1BEG1 INT_R_X7Y18/EL1BEG0 INT_R_X7Y18/NL1END1 INT_R_X9Y16/EL1BEG3 INT_R_X9Y16/SW2A0 INT_R_X9Y17/EL1BEG_N3 INT_R_X9Y17/SE2END0 INT_R_X9Y17/SW2BEG0 VBRK_X29Y17/VBRK_EL1BEG3 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y16/INT_L.EL1END3->>IMUX_L23 INT_L_X8Y16/INT_L.SW2END0->>IMUX_L25 INT_L_X8Y18/INT_L.EL1END0->>IMUX_L40 INT_L_X8Y18/INT_L.EL1END0->>SE2BEG0 INT_R_X7Y17/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X7Y18/INT_R.NL1END1->>EL1BEG0 INT_R_X9Y17/INT_R.SE2END0->>EL1BEG_N3 INT_R_X9Y17/INT_R.SE2END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

baseaddr[7] - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX24 CLBLM_L_X10Y16/CLBLM_M_B5 CLBLM_L_X10Y16/CLBLM_SE2A0 CLBLM_L_X8Y15/CLBLM_SW2A3 CLBLM_L_X8Y16/CLBLM_SE2A3 CLBLM_R_X7Y15/CLBLM_IMUX23 CLBLM_R_X7Y15/CLBLM_L_C3 CLBLM_R_X7Y15/CLBLM_SW2A3 CLBLM_R_X7Y16/CLBLM_SE2A3 CLBLM_R_X7Y17/CLBLM_IMUX19 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y17/CLBLM_L_B2 CLBLM_R_X7Y17/CLBLM_L_DQ DSP_R_X9Y15/DSP_SE2A0_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SE2A0 INT_L_X10Y16/IMUX_L24 INT_L_X10Y16/SE2END0 INT_L_X8Y15/SW2A3 INT_L_X8Y16/ER1BEG_S0 INT_L_X8Y16/SE2END3 INT_L_X8Y16/SW2BEG3 INT_L_X8Y17/ER1BEG0 INT_R_X7Y15/IMUX23 INT_R_X7Y15/SW2END3 INT_R_X7Y16/SE2A3 INT_R_X7Y16/SW2END_N0_3 INT_R_X7Y17/FAN_ALT3 INT_R_X7Y17/FAN_BOUNCE3 INT_R_X7Y17/IMUX19 INT_R_X7Y17/LOGIC_OUTS3 INT_R_X7Y17/SE2BEG3 INT_R_X9Y16/SE2A0 INT_R_X9Y17/ER1END0 INT_R_X9Y17/SE2BEG0 VBRK_X29Y17/VBRK_SE2A0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y16/INT_L.SE2END0->>IMUX_L24 INT_L_X8Y16/INT_L.SE2END3->>ER1BEG_S0 INT_L_X8Y16/INT_L.SE2END3->>SW2BEG3 INT_R_X7Y15/INT_R.SW2END3->>IMUX23 INT_R_X7Y17/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y17/INT_R.FAN_BOUNCE3->>IMUX19 INT_R_X7Y17/INT_R.LOGIC_OUTS3->>FAN_ALT3 INT_R_X7Y17/INT_R.LOGIC_OUTS3->>SE2BEG3 INT_R_X9Y17/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[0]_i_2_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_EL1BEG1 CLBLM_L_X10Y18/CLBLM_IMUX19 CLBLM_L_X10Y18/CLBLM_L_B2 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y18/CLBLM_L_B DSP_R_X9Y15/DSP_EL1BEG1_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EL1BEG1 INT_L_X10Y18/EL1END1 INT_L_X10Y18/IMUX_L19 INT_L_X8Y18/ER1BEG2 INT_L_X8Y18/LOGIC_OUTS_L9 INT_R_X9Y18/EL1BEG1 INT_R_X9Y18/ER1END2 VBRK_X29Y19/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y18/INT_L.EL1END1->>IMUX_L19 INT_L_X8Y18/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_R_X9Y18/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[26]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX24 CLBLL_L_X12Y18/CLBLL_LL_B5 CLBLL_L_X12Y18/CLBLL_NE2A0 CLBLM_L_X10Y15/CLBLM_IMUX11 CLBLM_L_X10Y15/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y15/CLBLM_M_A4 CLBLM_L_X10Y15/CLBLM_M_B CLBLM_L_X10Y18/CLBLM_IMUX10 CLBLM_L_X10Y18/CLBLM_IMUX16 CLBLM_L_X10Y18/CLBLM_L_A4 CLBLM_L_X10Y18/CLBLM_L_B3 CLBLM_R_X11Y18/CLBLM_NE2A0 INT_L_X10Y15/IMUX_L11 INT_L_X10Y15/LOGIC_OUTS_L13 INT_L_X10Y15/NN2BEG1 INT_L_X10Y16/NN2A1 INT_L_X10Y17/EL1BEG0 INT_L_X10Y17/NN2END1 INT_L_X10Y17/NR1BEG1 INT_L_X10Y18/GFAN0 INT_L_X10Y18/IMUX_L10 INT_L_X10Y18/IMUX_L16 INT_L_X10Y18/NR1END1 INT_L_X12Y17/NE2END_S3_0 INT_L_X12Y18/IMUX_L24 INT_L_X12Y18/NE2END0 INT_R_X11Y16/EL1END_S3_0 INT_R_X11Y17/EL1END0 INT_R_X11Y17/NE2BEG0 INT_R_X11Y18/NE2A0 VBRK_X34Y19/VBRK_NE2A0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y15/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X10Y15/INT_L.LOGIC_OUTS_L13->>IMUX_L11 INT_L_X10Y15/INT_L.LOGIC_OUTS_L13->>NN2BEG1 INT_L_X10Y17/INT_L.NN2END1->>EL1BEG0 INT_L_X10Y17/INT_L.NN2END1->>NR1BEG1 INT_L_X10Y18/INT_L.GFAN0->>IMUX_L16 INT_L_X10Y18/INT_L.NR1END1->>GFAN0 INT_L_X10Y18/INT_L.NR1END1->>IMUX_L10 INT_L_X12Y18/INT_L.NE2END0->>IMUX_L24 INT_R_X11Y17/INT_R.EL1END0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

data[31]_i_6_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_ER1BEG0 CLBLL_L_X12Y15/CLBLL_IMUX1 CLBLL_L_X12Y15/CLBLL_LL_A3 CLBLL_L_X12Y17/CLBLL_WR1END0 CLBLL_L_X12Y18/CLBLL_IMUX15 CLBLL_L_X12Y18/CLBLL_IMUX7 CLBLL_L_X12Y18/CLBLL_LL_A1 CLBLL_L_X12Y18/CLBLL_LL_B1 CLBLL_L_X12Y18/CLBLL_WW2A2 CLBLL_L_X12Y20/CLBLL_IMUX22 CLBLL_L_X12Y20/CLBLL_IMUX7 CLBLL_L_X12Y20/CLBLL_LL_A1 CLBLL_L_X12Y20/CLBLL_LL_C3 CLBLL_L_X12Y21/CLBLL_IMUX2 CLBLL_L_X12Y21/CLBLL_LL_A2 CLBLM_L_X10Y15/CLBLM_IMUX6 CLBLM_L_X10Y15/CLBLM_L_A1 CLBLM_L_X10Y15/CLBLM_WL1END1 CLBLM_L_X10Y18/CLBLM_IMUX13 CLBLM_L_X10Y18/CLBLM_L_B6 CLBLM_L_X10Y20/CLBLM_EE2BEG3 CLBLM_L_X10Y21/CLBLM_EE2BEG3 CLBLM_L_X10Y21/CLBLM_IMUX15 CLBLM_L_X10Y21/CLBLM_IMUX7 CLBLM_L_X10Y21/CLBLM_M_A1 CLBLM_L_X10Y21/CLBLM_M_B1 CLBLM_L_X10Y21/CLBLM_NE2A3 CLBLM_L_X8Y15/CLBLM_SW2A1 CLBLM_L_X8Y16/CLBLM_IMUX11 CLBLM_L_X8Y16/CLBLM_IMUX12 CLBLM_L_X8Y16/CLBLM_IMUX3 CLBLM_L_X8Y16/CLBLM_L_A2 CLBLM_L_X8Y16/CLBLM_M_A4 CLBLM_L_X8Y16/CLBLM_M_B6 CLBLM_L_X8Y16/CLBLM_NW2A3 CLBLM_L_X8Y19/CLBLM_IMUX7 CLBLM_L_X8Y19/CLBLM_M_A1 CLBLM_R_X11Y15/CLBLM_ER1BEG0 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y15/CLBLM_M_C CLBLM_R_X11Y16/CLBLM_IMUX12 CLBLM_R_X11Y16/CLBLM_IMUX22 CLBLM_R_X11Y16/CLBLM_IMUX4 CLBLM_R_X11Y16/CLBLM_IMUX9 CLBLM_R_X11Y16/CLBLM_L_A5 CLBLM_R_X11Y16/CLBLM_M_A6 CLBLM_R_X11Y16/CLBLM_M_B6 CLBLM_R_X11Y16/CLBLM_M_C3 CLBLM_R_X11Y17/CLBLM_IMUX9 CLBLM_R_X11Y17/CLBLM_L_A5 CLBLM_R_X11Y17/CLBLM_WR1END0 CLBLM_R_X11Y18/CLBLM_WW2A2 CLBLM_R_X11Y19/CLBLM_IMUX6 CLBLM_R_X11Y19/CLBLM_L_A1 CLBLM_R_X11Y20/CLBLM_IMUX15 CLBLM_R_X11Y20/CLBLM_IMUX7 CLBLM_R_X11Y20/CLBLM_M_A1 CLBLM_R_X11Y20/CLBLM_M_B1 CLBLM_R_X11Y21/CLBLM_IMUX15 CLBLM_R_X11Y21/CLBLM_IMUX2 CLBLM_R_X11Y21/CLBLM_IMUX22 CLBLM_R_X11Y21/CLBLM_M_A2 CLBLM_R_X11Y21/CLBLM_M_B1 CLBLM_R_X11Y21/CLBLM_M_C3 CLBLM_R_X7Y15/CLBLM_IMUX11 CLBLM_R_X7Y15/CLBLM_IMUX12 CLBLM_R_X7Y15/CLBLM_M_A4 CLBLM_R_X7Y15/CLBLM_M_B6 CLBLM_R_X7Y15/CLBLM_SW2A1 CLBLM_R_X7Y16/CLBLM_IMUX1 CLBLM_R_X7Y16/CLBLM_IMUX6 CLBLM_R_X7Y16/CLBLM_L_A1 CLBLM_R_X7Y16/CLBLM_M_A3 CLBLM_R_X7Y16/CLBLM_NW2A3 DSP_R_X9Y15/DSP_WL1END1_0 DSP_R_X9Y20/DSP_EE2BEG3_0 DSP_R_X9Y20/DSP_EE2BEG3_1 DSP_R_X9Y20/DSP_NE2A3_1 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X9Y20/INT_INTERFACE_EE2BEG3 INT_INTERFACE_R_X9Y21/INT_INTERFACE_EE2BEG3 INT_INTERFACE_R_X9Y21/INT_INTERFACE_NE2A3 INT_L_X10Y14/ER1BEG3 INT_L_X10Y14/SW2END2 INT_L_X10Y15/IMUX_L6 INT_L_X10Y15/WL1BEG1 INT_L_X10Y15/WR1END3 INT_L_X10Y18/IMUX_L13 INT_L_X10Y18/WW2END2 INT_L_X10Y20/EE2A3 INT_L_X10Y21/EE2A3 INT_L_X10Y21/IMUX_L15 INT_L_X10Y21/IMUX_L7 INT_L_X10Y21/NE2END3 INT_L_X12Y15/ER1END0 INT_L_X12Y15/IMUX_L1 INT_L_X12Y15/NR1BEG0 INT_L_X12Y16/NL1BEG_N3 INT_L_X12Y16/NN2BEG3 INT_L_X12Y16/NR1END0 INT_L_X12Y16/WR1BEG_S0 INT_L_X12Y17/NN2A3 INT_L_X12Y17/WR1BEG0 INT_L_X12Y18/IMUX_L15 INT_L_X12Y18/IMUX_L7 INT_L_X12Y18/NN2BEG3 INT_L_X12Y18/NN2END3 INT_L_X12Y18/WW2BEG2 INT_L_X12Y19/NN2A3 INT_L_X12Y20/BYP_ALT6 INT_L_X12Y20/BYP_BOUNCE6 INT_L_X12Y20/IMUX_L22 INT_L_X12Y20/IMUX_L7 INT_L_X12Y20/NN2END3 INT_L_X12Y21/BYP_BOUNCE_N3_6 INT_L_X12Y21/IMUX_L2 INT_L_X8Y15/NN2BEG3 INT_L_X8Y15/NW2BEG3 INT_L_X8Y15/SW2A1 INT_L_X8Y15/WR1END3 INT_L_X8Y16/IMUX_L11 INT_L_X8Y16/IMUX_L12 INT_L_X8Y16/IMUX_L3 INT_L_X8Y16/NN2A3 INT_L_X8Y16/NW2A3 INT_L_X8Y16/NW2END2 INT_L_X8Y16/SW2BEG1 INT_L_X8Y17/NN2BEG3 INT_L_X8Y17/NN2END3 INT_L_X8Y18/NN2A3 INT_L_X8Y19/IMUX_L7 INT_L_X8Y19/NE2BEG3 INT_L_X8Y19/NN2END3 INT_L_X8Y20/NE2A3 INT_R_X11Y14/ER1BEG_S0 INT_R_X11Y14/ER1END3 INT_R_X11Y14/SW2A2 INT_R_X11Y15/ER1BEG0 INT_R_X11Y15/ER1END_N3_3 INT_R_X11Y15/LOGIC_OUTS14 INT_R_X11Y15/SW2BEG2 INT_R_X11Y15/WR1BEG3 INT_R_X11Y16/FAN_ALT5 INT_R_X11Y16/FAN_BOUNCE5 INT_R_X11Y16/FAN_BOUNCE_S3_0 INT_R_X11Y16/IMUX12 INT_R_X11Y16/IMUX22 INT_R_X11Y16/IMUX4 INT_R_X11Y16/IMUX9 INT_R_X11Y16/WR1END_S1_0 INT_R_X11Y17/FAN_ALT0 INT_R_X11Y17/FAN_BOUNCE0 INT_R_X11Y17/IMUX9 INT_R_X11Y17/WR1END0 INT_R_X11Y18/WW2A2 INT_R_X11Y19/IMUX6 INT_R_X11Y19/SL1END3 INT_R_X11Y20/EE2END3 INT_R_X11Y20/IMUX15 INT_R_X11Y20/IMUX7 INT_R_X11Y20/SL1BEG3 INT_R_X11Y21/EE2END3 INT_R_X11Y21/FAN_ALT1 INT_R_X11Y21/FAN_BOUNCE1 INT_R_X11Y21/IMUX15 INT_R_X11Y21/IMUX2 INT_R_X11Y21/IMUX22 INT_R_X7Y15/IMUX11 INT_R_X7Y15/IMUX12 INT_R_X7Y15/SW2END1 INT_R_X7Y16/FAN_ALT5 INT_R_X7Y16/FAN_BOUNCE5 INT_R_X7Y16/IMUX1 INT_R_X7Y16/IMUX6 INT_R_X7Y16/NW2END3 INT_R_X9Y15/NW2BEG2 INT_R_X9Y15/WL1END1 INT_R_X9Y15/WR1BEG3 INT_R_X9Y16/NW2A2 INT_R_X9Y20/EE2BEG3 INT_R_X9Y20/NE2BEG3 INT_R_X9Y20/NE2END3 INT_R_X9Y20/NR1BEG3 INT_R_X9Y21/EE2BEG3 INT_R_X9Y21/NE2A3 INT_R_X9Y21/NR1END3 VBRK_X29Y16/VBRK_WL1END1 VBRK_X29Y21/VBRK_EE2BEG3 VBRK_X29Y22/VBRK_EE2BEG3 VBRK_X29Y22/VBRK_NE2A3 VBRK_X34Y16/VBRK_ER1BEG0 VBRK_X34Y18/VBRK_WR1END0 VBRK_X34Y19/VBRK_WW2A2 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y14/INT_L.SW2END2->>ER1BEG3 INT_L_X10Y15/INT_L.WR1END3->>IMUX_L6 INT_L_X10Y15/INT_L.WR1END3->>WL1BEG1 INT_L_X10Y18/INT_L.WW2END2->>IMUX_L13 INT_L_X10Y21/INT_L.NE2END3->>IMUX_L15 INT_L_X10Y21/INT_L.NE2END3->>IMUX_L7 INT_L_X12Y15/INT_L.ER1END0->>IMUX_L1 INT_L_X12Y15/INT_L.ER1END0->>NR1BEG0 INT_L_X12Y16/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X12Y16/INT_L.NL1BEG_N3->>WR1BEG_S0 INT_L_X12Y16/INT_L.NR1END0->>NL1BEG_N3 INT_L_X12Y18/INT_L.NN2END3->>IMUX_L15 INT_L_X12Y18/INT_L.NN2END3->>IMUX_L7 INT_L_X12Y18/INT_L.NN2END3->>NN2BEG3 INT_L_X12Y18/INT_L.NN2END3->>WW2BEG2 INT_L_X12Y20/INT_L.BYP_ALT6->>BYP_BOUNCE6 INT_L_X12Y20/INT_L.NN2END3->>BYP_ALT6 INT_L_X12Y20/INT_L.NN2END3->>IMUX_L22 INT_L_X12Y20/INT_L.NN2END3->>IMUX_L7 INT_L_X12Y21/INT_L.BYP_BOUNCE_N3_6->>IMUX_L2 INT_L_X8Y15/INT_L.WR1END3->>NN2BEG3 INT_L_X8Y15/INT_L.WR1END3->>NW2BEG3 INT_L_X8Y16/INT_L.NW2END2->>IMUX_L11 INT_L_X8Y16/INT_L.NW2END2->>IMUX_L12 INT_L_X8Y16/INT_L.NW2END2->>IMUX_L3 INT_L_X8Y16/INT_L.NW2END2->>SW2BEG1 INT_L_X8Y17/INT_L.NN2END3->>NN2BEG3 INT_L_X8Y19/INT_L.NN2END3->>IMUX_L7 INT_L_X8Y19/INT_L.NN2END3->>NE2BEG3 INT_R_X11Y14/INT_R.ER1END3->>ER1BEG_S0 INT_R_X11Y15/INT_R.LOGIC_OUTS14->>SW2BEG2 INT_R_X11Y15/INT_R.LOGIC_OUTS14->>WR1BEG3 INT_R_X11Y16/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y16/INT_R.FAN_BOUNCE5->>IMUX9 INT_R_X11Y16/INT_R.FAN_BOUNCE_S3_0->>FAN_ALT5 INT_R_X11Y16/INT_R.FAN_BOUNCE_S3_0->>IMUX12 INT_R_X11Y16/INT_R.FAN_BOUNCE_S3_0->>IMUX22 INT_R_X11Y16/INT_R.FAN_BOUNCE_S3_0->>IMUX4 INT_R_X11Y17/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X11Y17/INT_R.WR1END0->>FAN_ALT0 INT_R_X11Y17/INT_R.WR1END0->>IMUX9 INT_R_X11Y19/INT_R.SL1END3->>IMUX6 INT_R_X11Y20/INT_R.EE2END3->>IMUX15 INT_R_X11Y20/INT_R.EE2END3->>IMUX7 INT_R_X11Y20/INT_R.EE2END3->>SL1BEG3 INT_R_X11Y21/INT_R.EE2END3->>FAN_ALT1 INT_R_X11Y21/INT_R.EE2END3->>IMUX15 INT_R_X11Y21/INT_R.EE2END3->>IMUX22 INT_R_X11Y21/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y21/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X7Y15/INT_R.SW2END1->>IMUX11 INT_R_X7Y15/INT_R.SW2END1->>IMUX12 INT_R_X7Y16/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y16/INT_R.FAN_BOUNCE5->>IMUX1 INT_R_X7Y16/INT_R.NW2END3->>FAN_ALT5 INT_R_X7Y16/INT_R.NW2END3->>IMUX6 INT_R_X9Y15/INT_R.WL1END1->>NW2BEG2 INT_R_X9Y15/INT_R.WL1END1->>WR1BEG3 INT_R_X9Y20/INT_R.NE2END3->>EE2BEG3 INT_R_X9Y20/INT_R.NE2END3->>NE2BEG3 INT_R_X9Y20/INT_R.NE2END3->>NR1BEG3 INT_R_X9Y21/INT_R.NR1END3->>EE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 30, 

data[0]_i_3_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_WW2A0 CLBLL_L_X12Y19/CLBLL_LL_A CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS12 CLBLM_L_X10Y18/CLBLM_IMUX26 CLBLM_L_X10Y18/CLBLM_L_B4 CLBLM_R_X11Y18/CLBLM_WW2A0 INT_L_X10Y18/IMUX_L26 INT_L_X10Y18/WW2END0 INT_L_X12Y18/SL1END0 INT_L_X12Y18/WW2BEG0 INT_L_X12Y19/LOGIC_OUTS_L12 INT_L_X12Y19/SL1BEG0 INT_R_X11Y18/WW2A0 VBRK_X34Y19/VBRK_WW2A0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 INT_L_X10Y18/INT_L.WW2END0->>IMUX_L26 INT_L_X12Y18/INT_L.SL1END0->>WW2BEG0 INT_L_X12Y19/INT_L.LOGIC_OUTS_L12->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[0] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX25 CLBLM_L_X10Y18/CLBLM_L_B5 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y20/CLBLM_M_AQ INT_L_X10Y18/IMUX_L25 INT_L_X10Y18/SS2END0 INT_L_X10Y19/SS2A0 INT_L_X10Y20/LOGIC_OUTS_L4 INT_L_X10Y20/SS2BEG0 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y18/INT_L.SS2END0->>IMUX_L25 INT_L_X10Y20/INT_L.LOGIC_OUTS_L4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[22]_i_3_n_0 - 
wires: CLBLL_L_X12Y16/CLBLL_EL1BEG1 CLBLL_L_X12Y17/CLBLL_IMUX11 CLBLL_L_X12Y17/CLBLL_LL_A4 CLBLL_L_X12Y17/CLBLL_NE2A2 CLBLL_L_X12Y18/CLBLL_IMUX29 CLBLL_L_X12Y18/CLBLL_IMUX4 CLBLL_L_X12Y18/CLBLL_LL_A6 CLBLL_L_X12Y18/CLBLL_LL_C2 CLBLL_L_X12Y18/CLBLL_NE2A3 CLBLL_L_X12Y19/CLBLL_EL1BEG3 CLBLL_L_X12Y19/CLBLL_IMUX27 CLBLL_L_X12Y19/CLBLL_IMUX38 CLBLL_L_X12Y19/CLBLL_IMUX7 CLBLL_L_X12Y19/CLBLL_LL_A1 CLBLL_L_X12Y19/CLBLL_LL_B4 CLBLL_L_X12Y19/CLBLL_LL_D3 CLBLL_L_X12Y20/CLBLL_IMUX31 CLBLL_L_X12Y20/CLBLL_LL_C5 CLBLL_L_X12Y21/CLBLL_EE2A0 CLBLL_L_X12Y21/CLBLL_IMUX32 CLBLL_L_X12Y21/CLBLL_IMUX8 CLBLL_L_X12Y21/CLBLL_LL_A5 CLBLL_L_X12Y21/CLBLL_LL_C1 CLBLL_L_X12Y21/CLBLL_WR1END1 CLBLM_L_X10Y14/CLBLM_SE4C1 CLBLM_L_X10Y15/CLBLM_WW2END0 CLBLM_L_X10Y21/CLBLM_EL1BEG0 CLBLM_L_X10Y21/CLBLM_IMUX1 CLBLM_L_X10Y21/CLBLM_IMUX24 CLBLM_L_X10Y21/CLBLM_M_A3 CLBLM_L_X10Y21/CLBLM_M_B5 CLBLM_L_X8Y15/CLBLM_IMUX11 CLBLM_L_X8Y15/CLBLM_IMUX19 CLBLM_L_X8Y15/CLBLM_IMUX28 CLBLM_L_X8Y15/CLBLM_IMUX33 CLBLM_L_X8Y15/CLBLM_IMUX41 CLBLM_L_X8Y15/CLBLM_IMUX9 CLBLM_L_X8Y15/CLBLM_L_A5 CLBLM_L_X8Y15/CLBLM_L_B2 CLBLM_L_X8Y15/CLBLM_L_C1 CLBLM_L_X8Y15/CLBLM_L_D1 CLBLM_L_X8Y15/CLBLM_M_A4 CLBLM_L_X8Y15/CLBLM_M_C4 CLBLM_L_X8Y17/CLBLM_IMUX0 CLBLM_L_X8Y17/CLBLM_L_A3 CLBLM_L_X8Y18/CLBLM_IMUX19 CLBLM_L_X8Y18/CLBLM_L_B2 CLBLM_R_X11Y15/CLBLM_IMUX18 CLBLM_R_X11Y15/CLBLM_IMUX40 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y15/CLBLM_M_A CLBLM_R_X11Y15/CLBLM_M_B2 CLBLM_R_X11Y15/CLBLM_M_D1 CLBLM_R_X11Y16/CLBLM_EL1BEG1 CLBLM_R_X11Y16/CLBLM_IMUX11 CLBLM_R_X11Y16/CLBLM_IMUX27 CLBLM_R_X11Y16/CLBLM_M_A4 CLBLM_R_X11Y16/CLBLM_M_B4 CLBLM_R_X11Y17/CLBLM_IMUX6 CLBLM_R_X11Y17/CLBLM_L_A1 CLBLM_R_X11Y17/CLBLM_NE2A2 CLBLM_R_X11Y18/CLBLM_NE2A3 CLBLM_R_X11Y19/CLBLM_EL1BEG3 CLBLM_R_X11Y20/CLBLM_IMUX1 CLBLM_R_X11Y20/CLBLM_IMUX24 CLBLM_R_X11Y20/CLBLM_M_A3 CLBLM_R_X11Y20/CLBLM_M_B5 CLBLM_R_X11Y21/CLBLM_EE2A0 CLBLM_R_X11Y21/CLBLM_IMUX18 CLBLM_R_X11Y21/CLBLM_IMUX32 CLBLM_R_X11Y21/CLBLM_IMUX8 CLBLM_R_X11Y21/CLBLM_M_A5 CLBLM_R_X11Y21/CLBLM_M_B2 CLBLM_R_X11Y21/CLBLM_M_C1 CLBLM_R_X11Y21/CLBLM_WR1END1 DSP_R_X9Y10/DSP_SE4C1_4 DSP_R_X9Y15/DSP_WW2END0_0 DSP_R_X9Y20/DSP_EL1BEG0_1 INT_INTERFACE_R_X9Y14/INT_INTERFACE_SE4C1 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WW2END0 INT_INTERFACE_R_X9Y21/INT_INTERFACE_EL1BEG0 INT_L_X10Y14/NE2BEG1 INT_L_X10Y14/SE6END1 INT_L_X10Y15/NE2A1 INT_L_X10Y15/WW2A0 INT_L_X10Y20/EL1END_S3_0 INT_L_X10Y20/SE2A0 INT_L_X10Y21/EE2BEG0 INT_L_X10Y21/EL1END0 INT_L_X10Y21/IMUX_L1 INT_L_X10Y21/IMUX_L24 INT_L_X10Y21/SE2BEG0 INT_L_X12Y16/EL1END1 INT_L_X12Y16/NR1BEG1 INT_L_X12Y17/IMUX_L11 INT_L_X12Y17/NE2END2 INT_L_X12Y17/NN2BEG2 INT_L_X12Y17/NR1END1 INT_L_X12Y18/FAN_ALT1 INT_L_X12Y18/FAN_BOUNCE1 INT_L_X12Y18/IMUX_L29 INT_L_X12Y18/IMUX_L4 INT_L_X12Y18/NE2END3 INT_L_X12Y18/NN2A2 INT_L_X12Y19/EL1END3 INT_L_X12Y19/IMUX_L27 INT_L_X12Y19/IMUX_L38 INT_L_X12Y19/IMUX_L7 INT_L_X12Y19/NN2END2 INT_L_X12Y19/NR1BEG3 INT_L_X12Y20/IMUX_L31 INT_L_X12Y20/NR1END3 INT_L_X12Y21/EE2END0 INT_L_X12Y21/IMUX_L32 INT_L_X12Y21/IMUX_L8 INT_L_X12Y21/WR1BEG1 INT_L_X8Y15/FAN_ALT5 INT_L_X8Y15/FAN_BOUNCE5 INT_L_X8Y15/IMUX_L11 INT_L_X8Y15/IMUX_L19 INT_L_X8Y15/IMUX_L28 INT_L_X8Y15/IMUX_L33 INT_L_X8Y15/IMUX_L41 INT_L_X8Y15/IMUX_L9 INT_L_X8Y15/WR1END2 INT_L_X8Y16/NN2BEG1 INT_L_X8Y16/NW2END1 INT_L_X8Y16/NW2END_S0_0 INT_L_X8Y17/IMUX_L0 INT_L_X8Y17/NN2A1 INT_L_X8Y17/NW2END0 INT_L_X8Y18/IMUX_L19 INT_L_X8Y18/NN2END1 INT_L_X8Y18/SE6BEG1 INT_R_X11Y15/IMUX18 INT_R_X11Y15/IMUX40 INT_R_X11Y15/LOGIC_OUTS12 INT_R_X11Y15/NE2END1 INT_R_X11Y15/NL1BEG2 INT_R_X11Y15/NL1BEG_N3 INT_R_X11Y15/NN2BEG3 INT_R_X11Y15/WW2BEG0 INT_R_X11Y16/EL1BEG1 INT_R_X11Y16/IMUX11 INT_R_X11Y16/IMUX27 INT_R_X11Y16/NE2BEG2 INT_R_X11Y16/NL1END2 INT_R_X11Y16/NN2A3 INT_R_X11Y17/IMUX6 INT_R_X11Y17/NE2A2 INT_R_X11Y17/NE2BEG3 INT_R_X11Y17/NN2END3 INT_R_X11Y18/NE2A3 INT_R_X11Y19/EL1BEG3 INT_R_X11Y20/EL1BEG_N3 INT_R_X11Y20/IMUX1 INT_R_X11Y20/IMUX24 INT_R_X11Y20/NR1BEG0 INT_R_X11Y20/SE2END0 INT_R_X11Y21/EE2A0 INT_R_X11Y21/IMUX18 INT_R_X11Y21/IMUX32 INT_R_X11Y21/IMUX8 INT_R_X11Y21/NR1END0 INT_R_X11Y21/WR1END1 INT_R_X9Y14/SE6E1 INT_R_X9Y15/NL1BEG0 INT_R_X9Y15/NL1END_S3_0 INT_R_X9Y15/NN6BEG1 INT_R_X9Y15/NW2BEG1 INT_R_X9Y15/SE6D1 INT_R_X9Y15/WR1BEG2 INT_R_X9Y15/WW2END0 INT_R_X9Y16/NL1END0 INT_R_X9Y16/NN6A1 INT_R_X9Y16/NW2A1 INT_R_X9Y16/NW2BEG0 INT_R_X9Y16/SE6C1 INT_R_X9Y17/NN6B1 INT_R_X9Y17/NW2A0 INT_R_X9Y17/SE6B1 INT_R_X9Y18/NN6C1 INT_R_X9Y18/SE6A1 INT_R_X9Y19/NN6D1 INT_R_X9Y20/NN6E1 INT_R_X9Y21/EL1BEG0 INT_R_X9Y21/NN6END1 VBRK_X29Y15/VBRK_SE4C1 VBRK_X29Y16/VBRK_WW2END0 VBRK_X29Y22/VBRK_EL1BEG0 VBRK_X34Y17/VBRK_EL1BEG1 VBRK_X34Y18/VBRK_NE2A2 VBRK_X34Y19/VBRK_NE2A3 VBRK_X34Y20/VBRK_EL1BEG3 VBRK_X34Y22/VBRK_EE2A0 VBRK_X34Y22/VBRK_WR1END1 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX38->CLBLL_LL_D3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X10Y14/INT_L.SE6END1->>NE2BEG1 INT_L_X10Y21/INT_L.EL1END0->>EE2BEG0 INT_L_X10Y21/INT_L.EL1END0->>IMUX_L1 INT_L_X10Y21/INT_L.EL1END0->>IMUX_L24 INT_L_X10Y21/INT_L.EL1END0->>SE2BEG0 INT_L_X12Y16/INT_L.EL1END1->>NR1BEG1 INT_L_X12Y17/INT_L.NE2END2->>NN2BEG2 INT_L_X12Y17/INT_L.NR1END1->>IMUX_L11 INT_L_X12Y18/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y18/INT_L.FAN_BOUNCE1->>IMUX_L4 INT_L_X12Y18/INT_L.NE2END3->>FAN_ALT1 INT_L_X12Y18/INT_L.NE2END3->>IMUX_L29 INT_L_X12Y19/INT_L.EL1END3->>IMUX_L38 INT_L_X12Y19/INT_L.EL1END3->>IMUX_L7 INT_L_X12Y19/INT_L.EL1END3->>NR1BEG3 INT_L_X12Y19/INT_L.NN2END2->>IMUX_L27 INT_L_X12Y20/INT_L.NR1END3->>IMUX_L31 INT_L_X12Y21/INT_L.EE2END0->>IMUX_L32 INT_L_X12Y21/INT_L.EE2END0->>IMUX_L8 INT_L_X12Y21/INT_L.EE2END0->>WR1BEG1 INT_L_X8Y15/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y15/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y15/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X8Y15/INT_L.FAN_BOUNCE5->>IMUX_L33 INT_L_X8Y15/INT_L.FAN_BOUNCE5->>IMUX_L41 INT_L_X8Y15/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X8Y15/INT_L.WR1END2->>FAN_ALT5 INT_L_X8Y15/INT_L.WR1END2->>IMUX_L28 INT_L_X8Y16/INT_L.NW2END1->>NN2BEG1 INT_L_X8Y17/INT_L.NW2END0->>IMUX_L0 INT_L_X8Y18/INT_L.NN2END1->>IMUX_L19 INT_L_X8Y18/INT_L.NN2END1->>SE6BEG1 INT_R_X11Y15/INT_R.LOGIC_OUTS12->>IMUX40 INT_R_X11Y15/INT_R.LOGIC_OUTS12->>NL1BEG_N3 INT_R_X11Y15/INT_R.LOGIC_OUTS12->>WW2BEG0 INT_R_X11Y15/INT_R.NE2END1->>IMUX18 INT_R_X11Y15/INT_R.NL1BEG_N3->>NL1BEG2 INT_R_X11Y15/INT_R.NL1BEG_N3->>NN2BEG3 INT_R_X11Y16/INT_R.NL1END2->>EL1BEG1 INT_R_X11Y16/INT_R.NL1END2->>IMUX11 INT_R_X11Y16/INT_R.NL1END2->>IMUX27 INT_R_X11Y16/INT_R.NL1END2->>NE2BEG2 INT_R_X11Y17/INT_R.NN2END3->>IMUX6 INT_R_X11Y17/INT_R.NN2END3->>NE2BEG3 INT_R_X11Y20/INT_R.SE2END0->>EL1BEG_N3 INT_R_X11Y20/INT_R.SE2END0->>IMUX1 INT_R_X11Y20/INT_R.SE2END0->>IMUX24 INT_R_X11Y20/INT_R.SE2END0->>NR1BEG0 INT_R_X11Y21/INT_R.NR1END0->>IMUX32 INT_R_X11Y21/INT_R.NR1END0->>IMUX8 INT_R_X11Y21/INT_R.WR1END1->>IMUX18 INT_R_X9Y15/INT_R.WW2END0->>NL1BEG0 INT_R_X9Y15/INT_R.WW2END0->>NN6BEG1 INT_R_X9Y15/INT_R.WW2END0->>NW2BEG1 INT_R_X9Y15/INT_R.WW2END0->>WR1BEG2 INT_R_X9Y16/INT_R.NL1END0->>NW2BEG0 INT_R_X9Y21/INT_R.NN6END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 30, 

data2[0] - 
wires: CLBLM_L_X8Y18/CLBLM_IMUX25 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y18/CLBLM_L_B5 CLBLM_L_X8Y18/CLBLM_M_AQ INT_L_X8Y18/IMUX_L25 INT_L_X8Y18/LOGIC_OUTS_L4 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y18/INT_L.LOGIC_OUTS_L4->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[31]_i_7_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX24 CLBLL_L_X12Y15/CLBLL_LL_B5 CLBLL_L_X12Y15/CLBLL_NE2A0 CLBLL_L_X12Y20/CLBLL_IMUX18 CLBLL_L_X12Y20/CLBLL_LL_B2 CLBLL_L_X12Y20/CLBLL_NE2A1 CLBLM_L_X10Y15/CLBLM_SW2A2 CLBLM_L_X10Y16/CLBLM_IMUX13 CLBLM_L_X10Y16/CLBLM_IMUX21 CLBLM_L_X10Y16/CLBLM_IMUX5 CLBLM_L_X10Y16/CLBLM_L_A6 CLBLM_L_X10Y16/CLBLM_L_B6 CLBLM_L_X10Y16/CLBLM_L_C4 CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y17/CLBLM_L_C CLBLM_L_X10Y18/CLBLM_IMUX12 CLBLM_L_X10Y18/CLBLM_M_B6 CLBLM_L_X10Y18/CLBLM_SE4BEG0 CLBLM_L_X10Y19/CLBLM_IMUX28 CLBLM_L_X10Y19/CLBLM_M_C4 CLBLM_L_X10Y19/CLBLM_WR1END3 CLBLM_L_X10Y20/CLBLM_EE2BEG2 CLBLM_L_X10Y20/CLBLM_IMUX12 CLBLM_L_X10Y20/CLBLM_IMUX28 CLBLM_L_X10Y20/CLBLM_IMUX6 CLBLM_L_X10Y20/CLBLM_L_A1 CLBLM_L_X10Y20/CLBLM_M_B6 CLBLM_L_X10Y20/CLBLM_M_C4 CLBLM_L_X8Y15/CLBLM_WW2END2 CLBLM_L_X8Y18/CLBLM_IMUX14 CLBLM_L_X8Y18/CLBLM_L_B1 CLBLM_L_X8Y18/CLBLM_WW2END3 CLBLM_L_X8Y19/CLBLM_ER1BEG0 CLBLM_L_X8Y19/CLBLM_IMUX17 CLBLM_L_X8Y19/CLBLM_M_B3 CLBLM_R_X11Y15/CLBLM_NE2A0 CLBLM_R_X11Y16/CLBLM_IMUX46 CLBLM_R_X11Y16/CLBLM_L_D5 CLBLM_R_X11Y19/CLBLM_IMUX19 CLBLM_R_X11Y19/CLBLM_L_B2 CLBLM_R_X11Y20/CLBLM_IMUX29 CLBLM_R_X11Y20/CLBLM_IMUX37 CLBLM_R_X11Y20/CLBLM_L_D4 CLBLM_R_X11Y20/CLBLM_M_C2 CLBLM_R_X11Y20/CLBLM_NE2A1 CLBLM_R_X7Y15/CLBLM_IMUX30 CLBLM_R_X7Y15/CLBLM_IMUX6 CLBLM_R_X7Y15/CLBLM_L_A1 CLBLM_R_X7Y15/CLBLM_L_C5 CLBLM_R_X7Y15/CLBLM_WW2END2 CLBLM_R_X7Y16/CLBLM_IMUX15 CLBLM_R_X7Y16/CLBLM_IMUX23 CLBLM_R_X7Y16/CLBLM_L_C3 CLBLM_R_X7Y16/CLBLM_M_B1 CLBLM_R_X7Y18/CLBLM_IMUX39 CLBLM_R_X7Y18/CLBLM_L_D3 CLBLM_R_X7Y18/CLBLM_WW2END3 CLBLM_R_X7Y19/CLBLM_ER1BEG0 DSP_R_X9Y15/DSP_SE4BEG0_3 DSP_R_X9Y15/DSP_SW2A2_0 DSP_R_X9Y15/DSP_WR1END3_4 DSP_R_X9Y20/DSP_EE2BEG2_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_SW2A2 INT_INTERFACE_R_X9Y18/INT_INTERFACE_SE4BEG0 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WR1END3 INT_INTERFACE_R_X9Y20/INT_INTERFACE_EE2BEG2 INT_L_X10Y14/SE6E0 INT_L_X10Y15/SE6D0 INT_L_X10Y15/SW2A2 INT_L_X10Y16/ER1BEG3 INT_L_X10Y16/IMUX_L13 INT_L_X10Y16/IMUX_L21 INT_L_X10Y16/IMUX_L5 INT_L_X10Y16/SE6C0 INT_L_X10Y16/SL1END2 INT_L_X10Y16/SW2BEG2 INT_L_X10Y17/LOGIC_OUTS_L10 INT_L_X10Y17/NR1BEG2 INT_L_X10Y17/SE6B0 INT_L_X10Y17/SL1BEG2 INT_L_X10Y18/IMUX_L12 INT_L_X10Y18/NR1BEG2 INT_L_X10Y18/NR1END2 INT_L_X10Y18/SE6A0 INT_L_X10Y19/EL1BEG1 INT_L_X10Y19/IMUX_L28 INT_L_X10Y19/NR1BEG2 INT_L_X10Y19/NR1END2 INT_L_X10Y19/WR1BEG3 INT_L_X10Y20/EE2A2 INT_L_X10Y20/IMUX_L12 INT_L_X10Y20/IMUX_L28 INT_L_X10Y20/IMUX_L6 INT_L_X10Y20/NR1END2 INT_L_X10Y20/WR1END3 INT_L_X12Y14/NE2END_S3_0 INT_L_X12Y15/IMUX_L24 INT_L_X12Y15/NE2END0 INT_L_X12Y20/IMUX_L18 INT_L_X12Y20/NE2END1 INT_L_X8Y15/WW2A2 INT_L_X8Y18/IMUX_L14 INT_L_X8Y18/SE2A0 INT_L_X8Y18/SW2END2 INT_L_X8Y18/WW2A3 INT_L_X8Y19/ER1END0 INT_L_X8Y19/IMUX_L17 INT_L_X8Y19/SE2BEG0 INT_R_X11Y14/NE2BEG0 INT_R_X11Y14/SE6END0 INT_R_X11Y15/NE2A0 INT_R_X11Y16/ER1END3 INT_R_X11Y16/IMUX46 INT_R_X11Y17/ER1END_N3_3 INT_R_X11Y19/EL1END1 INT_R_X11Y19/IMUX19 INT_R_X11Y19/NE2BEG1 INT_R_X11Y20/EE2END2 INT_R_X11Y20/IMUX29 INT_R_X11Y20/IMUX37 INT_R_X11Y20/NE2A1 INT_R_X11Y20/WR1BEG3 INT_R_X7Y15/IMUX30 INT_R_X7Y15/IMUX6 INT_R_X7Y15/WW2END2 INT_R_X7Y16/IMUX15 INT_R_X7Y16/IMUX23 INT_R_X7Y16/SS2END3 INT_R_X7Y17/SS2A3 INT_R_X7Y17/SS2END_N0_3 INT_R_X7Y18/ER1BEG_S0 INT_R_X7Y18/IMUX39 INT_R_X7Y18/SS2BEG3 INT_R_X7Y18/WW2END3 INT_R_X7Y19/ER1BEG0 INT_R_X7Y19/WW2END_N0_3 INT_R_X9Y15/SW2END2 INT_R_X9Y15/WW2BEG2 INT_R_X9Y18/SE2END0 INT_R_X9Y18/SE6BEG0 INT_R_X9Y18/SR1END3 INT_R_X9Y18/SW2A2 INT_R_X9Y18/WW2BEG3 INT_R_X9Y19/NL1BEG2 INT_R_X9Y19/SR1BEG3 INT_R_X9Y19/SR1END_N3_3 INT_R_X9Y19/SW2BEG2 INT_R_X9Y19/WR1END3 INT_R_X9Y20/EE2BEG2 INT_R_X9Y20/NL1END2 VBRK_X29Y16/VBRK_SW2A2 VBRK_X29Y19/VBRK_SE4BEG0 VBRK_X29Y20/VBRK_WR1END3 VBRK_X29Y21/VBRK_EE2BEG2 VBRK_X34Y16/VBRK_NE2A0 VBRK_X34Y21/VBRK_NE2A1 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 INT_L_X10Y16/INT_L.SL1END2->>ER1BEG3 INT_L_X10Y16/INT_L.SL1END2->>IMUX_L13 INT_L_X10Y16/INT_L.SL1END2->>IMUX_L21 INT_L_X10Y16/INT_L.SL1END2->>IMUX_L5 INT_L_X10Y16/INT_L.SL1END2->>SW2BEG2 INT_L_X10Y17/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X10Y17/INT_L.LOGIC_OUTS_L10->>SL1BEG2 INT_L_X10Y18/INT_L.NR1END2->>IMUX_L12 INT_L_X10Y18/INT_L.NR1END2->>NR1BEG2 INT_L_X10Y19/INT_L.NR1END2->>EL1BEG1 INT_L_X10Y19/INT_L.NR1END2->>IMUX_L28 INT_L_X10Y19/INT_L.NR1END2->>NR1BEG2 INT_L_X10Y19/INT_L.NR1END2->>WR1BEG3 INT_L_X10Y20/INT_L.NR1END2->>IMUX_L12 INT_L_X10Y20/INT_L.NR1END2->>IMUX_L28 INT_L_X10Y20/INT_L.WR1END3->>IMUX_L6 INT_L_X12Y15/INT_L.NE2END0->>IMUX_L24 INT_L_X12Y20/INT_L.NE2END1->>IMUX_L18 INT_L_X8Y18/INT_L.SW2END2->>IMUX_L14 INT_L_X8Y19/INT_L.ER1END0->>IMUX_L17 INT_L_X8Y19/INT_L.ER1END0->>SE2BEG0 INT_R_X11Y14/INT_R.SE6END0->>NE2BEG0 INT_R_X11Y16/INT_R.ER1END3->>IMUX46 INT_R_X11Y19/INT_R.EL1END1->>IMUX19 INT_R_X11Y19/INT_R.EL1END1->>NE2BEG1 INT_R_X11Y20/INT_R.EE2END2->>IMUX29 INT_R_X11Y20/INT_R.EE2END2->>IMUX37 INT_R_X11Y20/INT_R.EE2END2->>WR1BEG3 INT_R_X7Y15/INT_R.WW2END2->>IMUX30 INT_R_X7Y15/INT_R.WW2END2->>IMUX6 INT_R_X7Y16/INT_R.SS2END3->>IMUX15 INT_R_X7Y16/INT_R.SS2END3->>IMUX23 INT_R_X7Y18/INT_R.WW2END3->>ER1BEG_S0 INT_R_X7Y18/INT_R.WW2END3->>IMUX39 INT_R_X7Y18/INT_R.WW2END3->>SS2BEG3 INT_R_X9Y15/INT_R.SW2END2->>WW2BEG2 INT_R_X9Y18/INT_R.SE2END0->>SE6BEG0 INT_R_X9Y18/INT_R.SR1END3->>WW2BEG3 INT_R_X9Y19/INT_R.WR1END3->>NL1BEG2 INT_R_X9Y19/INT_R.WR1END3->>SR1BEG3 INT_R_X9Y19/INT_R.WR1END3->>SW2BEG2 INT_R_X9Y20/INT_R.NL1END2->>EE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 22, 

data[22]_i_2_n_0 - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX2 CLBLL_L_X12Y17/CLBLL_LL_A2 CLBLL_L_X12Y17/CLBLL_NE2A1 CLBLL_L_X12Y17/CLBLL_WW4A1 CLBLL_L_X12Y18/CLBLL_IMUX35 CLBLL_L_X12Y18/CLBLL_LL_C6 CLBLL_L_X12Y19/CLBLL_IMUX2 CLBLL_L_X12Y19/CLBLL_IMUX24 CLBLL_L_X12Y19/CLBLL_IMUX45 CLBLL_L_X12Y19/CLBLL_LL_A2 CLBLL_L_X12Y19/CLBLL_LL_B5 CLBLL_L_X12Y19/CLBLL_LL_D2 CLBLL_L_X12Y20/CLBLL_IMUX32 CLBLL_L_X12Y20/CLBLL_LL_C1 CLBLL_L_X12Y20/CLBLL_NW2A0 CLBLL_L_X12Y21/CLBLL_EE2A2 CLBLL_L_X12Y21/CLBLL_IMUX28 CLBLL_L_X12Y21/CLBLL_IMUX7 CLBLL_L_X12Y21/CLBLL_LL_A1 CLBLL_L_X12Y21/CLBLL_LL_C4 CLBLL_L_X12Y21/CLBLL_WR1END3 CLBLM_L_X10Y15/CLBLM_WW2END2 CLBLM_L_X10Y17/CLBLM_WW4C1 CLBLM_L_X10Y21/CLBLM_EL1BEG2 CLBLM_L_X10Y21/CLBLM_IMUX12 CLBLM_L_X10Y21/CLBLM_IMUX4 CLBLM_L_X10Y21/CLBLM_M_A6 CLBLM_L_X10Y21/CLBLM_M_B6 CLBLM_L_X8Y15/CLBLM_IMUX2 CLBLM_L_X8Y15/CLBLM_IMUX20 CLBLM_L_X8Y15/CLBLM_IMUX26 CLBLM_L_X8Y15/CLBLM_IMUX3 CLBLM_L_X8Y15/CLBLM_IMUX32 CLBLM_L_X8Y15/CLBLM_IMUX42 CLBLM_L_X8Y15/CLBLM_L_A2 CLBLM_L_X8Y15/CLBLM_L_B4 CLBLM_L_X8Y15/CLBLM_L_C2 CLBLM_L_X8Y15/CLBLM_L_D6 CLBLM_L_X8Y15/CLBLM_M_A2 CLBLM_L_X8Y15/CLBLM_M_C1 CLBLM_L_X8Y17/CLBLM_IMUX3 CLBLM_L_X8Y17/CLBLM_L_A2 CLBLM_L_X8Y18/CLBLM_IMUX13 CLBLM_L_X8Y18/CLBLM_L_B6 CLBLM_R_X11Y15/CLBLM_IMUX15 CLBLM_R_X11Y15/CLBLM_IMUX44 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y15/CLBLM_M_AMUX CLBLM_R_X11Y15/CLBLM_M_B1 CLBLM_R_X11Y15/CLBLM_M_D4 CLBLM_R_X11Y16/CLBLM_IMUX17 CLBLM_R_X11Y16/CLBLM_M_B3 CLBLM_R_X11Y17/CLBLM_NE2A1 CLBLM_R_X11Y17/CLBLM_WW4A1 CLBLM_R_X11Y20/CLBLM_IMUX8 CLBLM_R_X11Y20/CLBLM_M_A5 CLBLM_R_X11Y20/CLBLM_NW2A0 CLBLM_R_X11Y21/CLBLM_EE2A2 CLBLM_R_X11Y21/CLBLM_IMUX11 CLBLM_R_X11Y21/CLBLM_IMUX29 CLBLM_R_X11Y21/CLBLM_M_A4 CLBLM_R_X11Y21/CLBLM_M_C2 CLBLM_R_X11Y21/CLBLM_WR1END3 DSP_R_X9Y15/DSP_WW2END2_0 DSP_R_X9Y15/DSP_WW4C1_2 DSP_R_X9Y20/DSP_EL1BEG2_1 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WW2END2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_WW4C1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_EL1BEG2 INT_L_X10Y15/WW2A2 INT_L_X10Y17/WW4B1 INT_L_X10Y21/EE2BEG2 INT_L_X10Y21/EL1BEG1 INT_L_X10Y21/EL1END2 INT_L_X10Y21/IMUX_L12 INT_L_X10Y21/IMUX_L4 INT_L_X12Y17/IMUX_L2 INT_L_X12Y17/NE2END1 INT_L_X12Y17/NR1BEG1 INT_L_X12Y17/WW4BEG1 INT_L_X12Y18/IMUX_L35 INT_L_X12Y18/NL1BEG0 INT_L_X12Y18/NL1END_S3_0 INT_L_X12Y18/NR1END1 INT_L_X12Y19/FAN_ALT1 INT_L_X12Y19/FAN_BOUNCE1 INT_L_X12Y19/IMUX_L2 INT_L_X12Y19/IMUX_L24 INT_L_X12Y19/IMUX_L45 INT_L_X12Y19/NL1END0 INT_L_X12Y19/NR1BEG0 INT_L_X12Y19/NW2BEG0 INT_L_X12Y19/SS2END2 INT_L_X12Y20/IMUX_L32 INT_L_X12Y20/NR1END0 INT_L_X12Y20/NW2A0 INT_L_X12Y20/SS2A2 INT_L_X12Y21/BYP_ALT3 INT_L_X12Y21/BYP_BOUNCE3 INT_L_X12Y21/EE2END2 INT_L_X12Y21/IMUX_L28 INT_L_X12Y21/IMUX_L7 INT_L_X12Y21/SS2BEG2 INT_L_X12Y21/WR1BEG3 INT_L_X12Y22/BYP_BOUNCE_N3_3 INT_L_X8Y15/IMUX_L2 INT_L_X8Y15/IMUX_L20 INT_L_X8Y15/IMUX_L26 INT_L_X8Y15/IMUX_L3 INT_L_X8Y15/IMUX_L32 INT_L_X8Y15/IMUX_L42 INT_L_X8Y15/SS2END0 INT_L_X8Y15/WL1END1 INT_L_X8Y16/NL1BEG2 INT_L_X8Y16/NW2END3 INT_L_X8Y16/SS2A0 INT_L_X8Y17/IMUX_L3 INT_L_X8Y17/NL1END2 INT_L_X8Y17/NR1BEG2 INT_L_X8Y17/SS2BEG0 INT_L_X8Y17/WW4END1 INT_L_X8Y18/IMUX_L13 INT_L_X8Y18/NR1END2 INT_R_X11Y15/FAN_BOUNCE_S3_4 INT_R_X11Y15/IMUX15 INT_R_X11Y15/IMUX44 INT_R_X11Y15/LOGIC_OUTS20 INT_R_X11Y15/NL1BEG1 INT_R_X11Y15/WW2BEG2 INT_R_X11Y16/FAN_ALT4 INT_R_X11Y16/FAN_BOUNCE4 INT_R_X11Y16/IMUX17 INT_R_X11Y16/NE2BEG1 INT_R_X11Y16/NL1END1 INT_R_X11Y17/NE2A1 INT_R_X11Y17/WW4A1 INT_R_X11Y19/NW2END_S0_0 INT_R_X11Y20/IMUX8 INT_R_X11Y20/NW2END0 INT_R_X11Y21/EE2A2 INT_R_X11Y21/EL1END1 INT_R_X11Y21/IMUX11 INT_R_X11Y21/IMUX29 INT_R_X11Y21/WR1END3 INT_R_X9Y15/NN6BEG3 INT_R_X9Y15/NW2BEG3 INT_R_X9Y15/WL1BEG1 INT_R_X9Y15/WW2END2 INT_R_X9Y16/NN6A3 INT_R_X9Y16/NW2A3 INT_R_X9Y17/NN6B3 INT_R_X9Y17/WW4C1 INT_R_X9Y18/NN6C3 INT_R_X9Y19/NN6D3 INT_R_X9Y20/NN6E3 INT_R_X9Y21/EL1BEG2 INT_R_X9Y21/NN6END3 VBRK_X29Y16/VBRK_WW2END2 VBRK_X29Y18/VBRK_WW4C1 VBRK_X29Y22/VBRK_EL1BEG2 VBRK_X34Y18/VBRK_NE2A1 VBRK_X34Y18/VBRK_WW4A1 VBRK_X34Y21/VBRK_NW2A0 VBRK_X34Y22/VBRK_EE2A2 VBRK_X34Y22/VBRK_WR1END3 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX45->CLBLL_LL_D2 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX29->CLBLM_M_C2 INT_L_X10Y21/INT_L.EL1END2->>EE2BEG2 INT_L_X10Y21/INT_L.EL1END2->>EL1BEG1 INT_L_X10Y21/INT_L.EL1END2->>IMUX_L12 INT_L_X10Y21/INT_L.EL1END2->>IMUX_L4 INT_L_X12Y17/INT_L.NE2END1->>IMUX_L2 INT_L_X12Y17/INT_L.NE2END1->>NR1BEG1 INT_L_X12Y17/INT_L.NE2END1->>WW4BEG1 INT_L_X12Y18/INT_L.NR1END1->>IMUX_L35 INT_L_X12Y18/INT_L.NR1END1->>NL1BEG0 INT_L_X12Y19/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y19/INT_L.FAN_BOUNCE1->>IMUX_L2 INT_L_X12Y19/INT_L.NL1END0->>IMUX_L24 INT_L_X12Y19/INT_L.NL1END0->>NR1BEG0 INT_L_X12Y19/INT_L.NL1END0->>NW2BEG0 INT_L_X12Y19/INT_L.SS2END2->>FAN_ALT1 INT_L_X12Y19/INT_L.SS2END2->>IMUX_L45 INT_L_X12Y20/INT_L.NR1END0->>IMUX_L32 INT_L_X12Y21/INT_L.BYP_ALT3->>BYP_BOUNCE3 INT_L_X12Y21/INT_L.BYP_BOUNCE3->>IMUX_L7 INT_L_X12Y21/INT_L.EE2END2->>BYP_ALT3 INT_L_X12Y21/INT_L.EE2END2->>IMUX_L28 INT_L_X12Y21/INT_L.EE2END2->>SS2BEG2 INT_L_X12Y21/INT_L.EE2END2->>WR1BEG3 INT_L_X8Y15/INT_L.SS2END0->>IMUX_L2 INT_L_X8Y15/INT_L.SS2END0->>IMUX_L32 INT_L_X8Y15/INT_L.WL1END1->>IMUX_L20 INT_L_X8Y15/INT_L.WL1END1->>IMUX_L26 INT_L_X8Y15/INT_L.WL1END1->>IMUX_L3 INT_L_X8Y15/INT_L.WL1END1->>IMUX_L42 INT_L_X8Y16/INT_L.NW2END3->>NL1BEG2 INT_L_X8Y17/INT_L.NL1END2->>IMUX_L3 INT_L_X8Y17/INT_L.NL1END2->>NR1BEG2 INT_L_X8Y17/INT_L.WW4END1->>SS2BEG0 INT_L_X8Y18/INT_L.NR1END2->>IMUX_L13 INT_R_X11Y15/INT_R.FAN_BOUNCE_S3_4->>IMUX15 INT_R_X11Y15/INT_R.LOGIC_OUTS20->>IMUX44 INT_R_X11Y15/INT_R.LOGIC_OUTS20->>NL1BEG1 INT_R_X11Y15/INT_R.LOGIC_OUTS20->>WW2BEG2 INT_R_X11Y16/INT_R.FAN_ALT4->>FAN_BOUNCE4 INT_R_X11Y16/INT_R.NL1END1->>FAN_ALT4 INT_R_X11Y16/INT_R.NL1END1->>IMUX17 INT_R_X11Y16/INT_R.NL1END1->>NE2BEG1 INT_R_X11Y20/INT_R.NW2END0->>IMUX8 INT_R_X11Y21/INT_R.EL1END1->>IMUX11 INT_R_X11Y21/INT_R.WR1END3->>IMUX29 INT_R_X9Y15/INT_R.WW2END2->>NN6BEG3 INT_R_X9Y15/INT_R.WW2END2->>NW2BEG3 INT_R_X9Y15/INT_R.WW2END2->>WL1BEG1 INT_R_X9Y21/INT_R.NN6END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 25, 

user_command_reg[0] - 
wires: CLBLL_L_X12Y17/CLBLL_LL_AQ CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y19/CLBLL_IMUX8 CLBLL_L_X12Y19/CLBLL_LL_A5 INT_L_X12Y17/LOGIC_OUTS_L4 INT_L_X12Y17/NN2BEG0 INT_L_X12Y18/NN2A0 INT_L_X12Y18/NN2END_S2_0 INT_L_X12Y19/IMUX_L8 INT_L_X12Y19/NN2END0 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 INT_L_X12Y17/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X12Y19/INT_L.NN2END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[0] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX1 CLBLL_L_X12Y19/CLBLL_LL_A3 CLBLL_L_X12Y19/CLBLL_LL_AQ CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS4 INT_L_X12Y19/IMUX_L1 INT_L_X12Y19/LOGIC_OUTS_L4 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 INT_L_X12Y19/INT_L.LOGIC_OUTS_L4->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[10]_i_2_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX4 CLBLL_L_X12Y20/CLBLL_LL_A6 CLBLL_L_X12Y21/CLBLL_LL_C CLBLL_L_X12Y21/CLBLL_LL_CMUX CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS22 INT_L_X12Y20/IMUX_L4 INT_L_X12Y20/SR1END1 INT_L_X12Y21/LOGIC_OUTS_L22 INT_L_X12Y21/SR1BEG1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X12Y20/INT_L.SR1END1->>IMUX_L4 INT_L_X12Y21/INT_L.LOGIC_OUTS_L22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[10]_i_3_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX11 CLBLL_L_X12Y20/CLBLL_LL_A4 CLBLL_L_X12Y20/CLBLL_LL_B CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS13 INT_L_X12Y20/IMUX_L11 INT_L_X12Y20/LOGIC_OUTS_L13 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y20/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X12Y20/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[10] - 
wires: CLBLL_L_X12Y20/CLBLL_EL1BEG1 CLBLL_L_X12Y20/CLBLL_IMUX2 CLBLL_L_X12Y20/CLBLL_LL_A2 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y20/CLBLM_M_BQ CLBLM_R_X11Y20/CLBLM_EL1BEG1 INT_L_X10Y20/ER1BEG2 INT_L_X10Y20/LOGIC_OUTS_L5 INT_L_X12Y20/EL1END1 INT_L_X12Y20/IMUX_L2 INT_R_X11Y20/EL1BEG1 INT_R_X11Y20/ER1END2 VBRK_X34Y21/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y20/INT_L.LOGIC_OUTS_L5->>ER1BEG2 INT_L_X12Y20/INT_L.EL1END1->>IMUX_L2 INT_R_X11Y20/INT_R.ER1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[10]_i_4_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_ER1BEG0 CLBLL_L_X12Y20/CLBLL_IMUX1 CLBLL_L_X12Y20/CLBLL_LL_A3 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y19/CLBLM_M_C CLBLM_R_X11Y20/CLBLM_ER1BEG0 INT_L_X10Y19/ER1BEG3 INT_L_X10Y19/LOGIC_OUTS_L14 INT_L_X12Y20/ER1END0 INT_L_X12Y20/IMUX_L1 INT_R_X11Y19/ER1BEG_S0 INT_R_X11Y19/ER1END3 INT_R_X11Y20/ER1BEG0 INT_R_X11Y20/ER1END_N3_3 VBRK_X34Y21/VBRK_ER1BEG0 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y19/INT_L.LOGIC_OUTS_L14->>ER1BEG3 INT_L_X12Y20/INT_L.ER1END0->>IMUX_L1 INT_R_X11Y19/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[10] - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX31 CLBLL_L_X12Y21/CLBLL_LL_C5 CLBLL_L_X12Y22/CLBLL_NE2A0 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y21/CLBLM_L_AQ CLBLM_R_X11Y22/CLBLM_NE2A0 INT_L_X12Y21/IMUX_L31 INT_L_X12Y21/NE2END_S3_0 INT_L_X12Y22/NE2END0 INT_R_X11Y21/LOGIC_OUTS0 INT_R_X11Y21/NE2BEG0 INT_R_X11Y22/NE2A0 VBRK_X34Y23/VBRK_NE2A0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y21/INT_L.NE2END_S3_0->>IMUX_L31 INT_R_X11Y21/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[10] - 
wires: CLBLL_L_X12Y21/CLBLL_EL1BEG3 CLBLL_L_X12Y21/CLBLL_IMUX29 CLBLL_L_X12Y21/CLBLL_LL_C2 CLBLM_R_X11Y21/CLBLM_EL1BEG3 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y22/CLBLM_M_AQ INT_L_X12Y21/EL1END3 INT_L_X12Y21/IMUX_L29 INT_R_X11Y21/EL1BEG3 INT_R_X11Y22/EL1BEG_N3 INT_R_X11Y22/LOGIC_OUTS4 VBRK_X34Y22/VBRK_EL1BEG3 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X12Y21/INT_L.EL1END3->>IMUX_L29 INT_R_X11Y22/INT_R.LOGIC_OUTS4->>EL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[31]_i_9_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_EL1BEG3 CLBLL_L_X12Y15/CLBLL_IMUX12 CLBLL_L_X12Y15/CLBLL_IMUX22 CLBLL_L_X12Y15/CLBLL_LL_B6 CLBLL_L_X12Y15/CLBLL_LL_C3 CLBLL_L_X12Y20/CLBLL_IMUX27 CLBLL_L_X12Y20/CLBLL_LL_B4 CLBLL_L_X12Y20/CLBLL_WW2A1 CLBLL_L_X12Y21/CLBLL_NE2A1 CLBLM_L_X10Y16/CLBLM_EE2BEG0 CLBLM_L_X10Y16/CLBLM_IMUX10 CLBLM_L_X10Y16/CLBLM_IMUX33 CLBLM_L_X10Y16/CLBLM_L_A4 CLBLM_L_X10Y16/CLBLM_L_C1 CLBLM_L_X10Y18/CLBLM_IMUX24 CLBLM_L_X10Y18/CLBLM_M_B5 CLBLM_L_X10Y18/CLBLM_SW2A0 CLBLM_L_X10Y19/CLBLM_IMUX16 CLBLM_L_X10Y19/CLBLM_IMUX32 CLBLM_L_X10Y19/CLBLM_L_B3 CLBLM_L_X10Y19/CLBLM_M_C1 CLBLM_L_X10Y20/CLBLM_IMUX0 CLBLM_L_X10Y20/CLBLM_IMUX27 CLBLM_L_X10Y20/CLBLM_IMUX29 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y20/CLBLM_L_A3 CLBLM_L_X10Y20/CLBLM_M_A CLBLM_L_X10Y20/CLBLM_M_B4 CLBLM_L_X10Y20/CLBLM_M_C2 CLBLM_L_X8Y15/CLBLM_IMUX24 CLBLM_L_X8Y15/CLBLM_IMUX38 CLBLM_L_X8Y15/CLBLM_M_B5 CLBLM_L_X8Y15/CLBLM_M_D3 CLBLM_L_X8Y15/CLBLM_WW2END1 CLBLM_L_X8Y18/CLBLM_WW2END0 CLBLM_R_X11Y15/CLBLM_EL1BEG3 CLBLM_R_X11Y16/CLBLM_IMUX16 CLBLM_R_X11Y16/CLBLM_L_B3 CLBLM_R_X11Y19/CLBLM_IMUX13 CLBLM_R_X11Y19/CLBLM_L_B6 CLBLM_R_X11Y20/CLBLM_IMUX20 CLBLM_R_X11Y20/CLBLM_IMUX22 CLBLM_R_X11Y20/CLBLM_IMUX40 CLBLM_R_X11Y20/CLBLM_IMUX42 CLBLM_R_X11Y20/CLBLM_L_C2 CLBLM_R_X11Y20/CLBLM_L_D6 CLBLM_R_X11Y20/CLBLM_M_C3 CLBLM_R_X11Y20/CLBLM_M_D1 CLBLM_R_X11Y20/CLBLM_WW2A1 CLBLM_R_X11Y21/CLBLM_NE2A1 CLBLM_R_X7Y15/CLBLM_IMUX20 CLBLM_R_X7Y15/CLBLM_L_C2 CLBLM_R_X7Y15/CLBLM_WW2END1 CLBLM_R_X7Y16/CLBLM_IMUX24 CLBLM_R_X7Y16/CLBLM_IMUX33 CLBLM_R_X7Y16/CLBLM_L_C1 CLBLM_R_X7Y16/CLBLM_M_B5 CLBLM_R_X7Y18/CLBLM_IMUX37 CLBLM_R_X7Y18/CLBLM_L_D4 CLBLM_R_X7Y18/CLBLM_WW2END0 DSP_R_X9Y15/DSP_EE2BEG0_1 DSP_R_X9Y15/DSP_SW2A0_3 INT_INTERFACE_R_X9Y16/INT_INTERFACE_EE2BEG0 INT_INTERFACE_R_X9Y18/INT_INTERFACE_SW2A0 INT_L_X10Y16/EE2A0 INT_L_X10Y16/IMUX_L10 INT_L_X10Y16/IMUX_L33 INT_L_X10Y16/SS2END0 INT_L_X10Y17/SS2A0 INT_L_X10Y18/IMUX_L24 INT_L_X10Y18/SL1END0 INT_L_X10Y18/SS2BEG0 INT_L_X10Y18/SW2A0 INT_L_X10Y19/IMUX_L16 INT_L_X10Y19/IMUX_L32 INT_L_X10Y19/SE2A0 INT_L_X10Y19/SL1BEG0 INT_L_X10Y19/SL1END0 INT_L_X10Y19/SW2BEG0 INT_L_X10Y20/ER1BEG1 INT_L_X10Y20/IMUX_L0 INT_L_X10Y20/IMUX_L27 INT_L_X10Y20/IMUX_L29 INT_L_X10Y20/LOGIC_OUTS_L12 INT_L_X10Y20/NL1BEG_N3 INT_L_X10Y20/SE2BEG0 INT_L_X10Y20/SL1BEG0 INT_L_X10Y20/WW2END1 INT_L_X12Y15/EL1END3 INT_L_X12Y15/FAN_ALT1 INT_L_X12Y15/FAN_BOUNCE1 INT_L_X12Y15/IMUX_L12 INT_L_X12Y15/IMUX_L22 INT_L_X12Y20/IMUX_L27 INT_L_X12Y20/SL1END1 INT_L_X12Y20/WW2BEG1 INT_L_X12Y21/NE2END1 INT_L_X12Y21/SL1BEG1 INT_L_X8Y15/IMUX_L24 INT_L_X8Y15/IMUX_L38 INT_L_X8Y15/WL1END0 INT_L_X8Y15/WL1END3 INT_L_X8Y15/WW2A1 INT_L_X8Y16/WL1END_N1_3 INT_L_X8Y18/WW2A0 INT_R_X11Y15/EL1BEG3 INT_R_X11Y16/EE2END0 INT_R_X11Y16/EL1BEG_N3 INT_R_X11Y16/IMUX16 INT_R_X11Y19/BYP_ALT1 INT_R_X11Y19/BYP_ALT2 INT_R_X11Y19/BYP_BOUNCE1 INT_R_X11Y19/BYP_BOUNCE2 INT_R_X11Y19/IMUX13 INT_R_X11Y19/SE2END0 INT_R_X11Y20/BYP_ALT4 INT_R_X11Y20/BYP_BOUNCE4 INT_R_X11Y20/BYP_BOUNCE_N3_2 INT_R_X11Y20/ER1END1 INT_R_X11Y20/IMUX20 INT_R_X11Y20/IMUX22 INT_R_X11Y20/IMUX40 INT_R_X11Y20/IMUX42 INT_R_X11Y20/NE2BEG1 INT_R_X11Y20/WW2A1 INT_R_X11Y21/NE2A1 INT_R_X7Y15/IMUX20 INT_R_X7Y15/WW2END1 INT_R_X7Y16/IMUX24 INT_R_X7Y16/IMUX33 INT_R_X7Y16/SS2END0 INT_R_X7Y17/SS2A0 INT_R_X7Y18/FAN_ALT3 INT_R_X7Y18/FAN_BOUNCE3 INT_R_X7Y18/IMUX37 INT_R_X7Y18/NL1BEG0 INT_R_X7Y18/NL1END_S3_0 INT_R_X7Y18/SS2BEG0 INT_R_X7Y18/WW2END0 INT_R_X7Y19/NL1END0 INT_R_X9Y15/SR1END1 INT_R_X9Y15/WL1BEG0 INT_R_X9Y15/WL1BEG3 INT_R_X9Y15/WW2BEG1 INT_R_X9Y16/EE2BEG0 INT_R_X9Y16/SR1BEG1 INT_R_X9Y16/SS2END0 INT_R_X9Y16/WL1BEG_N3 INT_R_X9Y17/SS2A0 INT_R_X9Y18/SS2BEG0 INT_R_X9Y18/SW2END0 INT_R_X9Y18/WW2BEG0 VBRK_X29Y17/VBRK_EE2BEG0 VBRK_X29Y19/VBRK_SW2A0 VBRK_X34Y16/VBRK_EL1BEG3 VBRK_X34Y21/VBRK_WW2A1 VBRK_X34Y22/VBRK_NE2A1 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X10Y16/INT_L.SS2END0->>IMUX_L10 INT_L_X10Y16/INT_L.SS2END0->>IMUX_L33 INT_L_X10Y18/INT_L.SL1END0->>IMUX_L24 INT_L_X10Y18/INT_L.SL1END0->>SS2BEG0 INT_L_X10Y19/INT_L.SL1END0->>IMUX_L16 INT_L_X10Y19/INT_L.SL1END0->>IMUX_L32 INT_L_X10Y19/INT_L.SL1END0->>SL1BEG0 INT_L_X10Y19/INT_L.SL1END0->>SW2BEG0 INT_L_X10Y20/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X10Y20/INT_L.LOGIC_OUTS_L12->>IMUX_L0 INT_L_X10Y20/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X10Y20/INT_L.LOGIC_OUTS_L12->>SE2BEG0 INT_L_X10Y20/INT_L.LOGIC_OUTS_L12->>SL1BEG0 INT_L_X10Y20/INT_L.NL1BEG_N3->>IMUX_L29 INT_L_X10Y20/INT_L.WW2END1->>IMUX_L27 INT_L_X12Y15/INT_L.EL1END3->>FAN_ALT1 INT_L_X12Y15/INT_L.EL1END3->>IMUX_L22 INT_L_X12Y15/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y15/INT_L.FAN_BOUNCE1->>IMUX_L12 INT_L_X12Y20/INT_L.SL1END1->>IMUX_L27 INT_L_X12Y20/INT_L.SL1END1->>WW2BEG1 INT_L_X12Y21/INT_L.NE2END1->>SL1BEG1 INT_L_X8Y15/INT_L.WL1END0->>IMUX_L24 INT_L_X8Y15/INT_L.WL1END3->>IMUX_L38 INT_R_X11Y16/INT_R.EE2END0->>EL1BEG_N3 INT_R_X11Y16/INT_R.EE2END0->>IMUX16 INT_R_X11Y19/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X11Y19/INT_R.BYP_ALT2->>BYP_BOUNCE2 INT_R_X11Y19/INT_R.BYP_BOUNCE1->>BYP_ALT2 INT_R_X11Y19/INT_R.BYP_BOUNCE1->>IMUX13 INT_R_X11Y19/INT_R.SE2END0->>BYP_ALT1 INT_R_X11Y20/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X11Y20/INT_R.BYP_BOUNCE4->>IMUX22 INT_R_X11Y20/INT_R.BYP_BOUNCE_N3_2->>IMUX40 INT_R_X11Y20/INT_R.ER1END1->>BYP_ALT4 INT_R_X11Y20/INT_R.ER1END1->>IMUX20 INT_R_X11Y20/INT_R.ER1END1->>IMUX42 INT_R_X11Y20/INT_R.ER1END1->>NE2BEG1 INT_R_X7Y15/INT_R.WW2END1->>IMUX20 INT_R_X7Y16/INT_R.SS2END0->>IMUX24 INT_R_X7Y16/INT_R.SS2END0->>IMUX33 INT_R_X7Y18/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y18/INT_R.FAN_BOUNCE3->>IMUX37 INT_R_X7Y18/INT_R.NL1END_S3_0->>FAN_ALT3 INT_R_X7Y18/INT_R.WW2END0->>NL1BEG0 INT_R_X7Y18/INT_R.WW2END0->>SS2BEG0 INT_R_X9Y15/INT_R.SR1END1->>WL1BEG0 INT_R_X9Y15/INT_R.SR1END1->>WW2BEG1 INT_R_X9Y16/INT_R.SS2END0->>EE2BEG0 INT_R_X9Y16/INT_R.SS2END0->>SR1BEG1 INT_R_X9Y16/INT_R.SS2END0->>WL1BEG_N3 INT_R_X9Y18/INT_R.SW2END0->>SS2BEG0 INT_R_X9Y18/INT_R.SW2END0->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 24, 

data[31]_i_8_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX27 CLBLL_L_X12Y15/CLBLL_IMUX35 CLBLL_L_X12Y15/CLBLL_LL_B4 CLBLL_L_X12Y15/CLBLL_LL_C6 CLBLL_L_X12Y15/CLBLL_SE2A1 CLBLL_L_X12Y20/CLBLL_IMUX17 CLBLL_L_X12Y20/CLBLL_LL_B3 CLBLL_L_X12Y20/CLBLL_NE2A0 CLBLM_L_X10Y16/CLBLM_IMUX19 CLBLM_L_X10Y16/CLBLM_IMUX30 CLBLM_L_X10Y16/CLBLM_IMUX9 CLBLM_L_X10Y16/CLBLM_L_A5 CLBLM_L_X10Y16/CLBLM_L_B2 CLBLM_L_X10Y16/CLBLM_L_C5 CLBLM_L_X10Y16/CLBLM_WW2A2 CLBLM_L_X10Y18/CLBLM_EE4B1 CLBLM_L_X10Y18/CLBLM_IMUX27 CLBLM_L_X10Y18/CLBLM_M_B4 CLBLM_L_X10Y19/CLBLM_ER1BEG1 CLBLM_L_X10Y19/CLBLM_IMUX26 CLBLM_L_X10Y19/CLBLM_IMUX35 CLBLM_L_X10Y19/CLBLM_L_B4 CLBLM_L_X10Y19/CLBLM_M_C6 CLBLM_L_X10Y19/CLBLM_WW2END0 CLBLM_L_X10Y20/CLBLM_IMUX10 CLBLM_L_X10Y20/CLBLM_IMUX18 CLBLM_L_X10Y20/CLBLM_IMUX22 CLBLM_L_X10Y20/CLBLM_L_A4 CLBLM_L_X10Y20/CLBLM_M_B2 CLBLM_L_X10Y20/CLBLM_M_C3 CLBLM_L_X8Y15/CLBLM_IMUX15 CLBLM_L_X8Y15/CLBLM_IMUX44 CLBLM_L_X8Y15/CLBLM_M_B1 CLBLM_L_X8Y15/CLBLM_M_D4 CLBLM_L_X8Y15/CLBLM_SE2A2 CLBLM_L_X8Y18/CLBLM_EE4BEG1 CLBLM_L_X8Y18/CLBLM_SW2A1 CLBLM_L_X8Y19/CLBLM_IMUX27 CLBLM_L_X8Y19/CLBLM_M_B4 CLBLM_R_X11Y15/CLBLM_SE2A1 CLBLM_R_X11Y16/CLBLM_IMUX42 CLBLM_R_X11Y16/CLBLM_L_D6 CLBLM_R_X11Y19/CLBLM_IMUX26 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y19/CLBLM_L_B4 CLBLM_R_X11Y19/CLBLM_M_CMUX CLBLM_R_X11Y20/CLBLM_IMUX32 CLBLM_R_X11Y20/CLBLM_IMUX33 CLBLM_R_X11Y20/CLBLM_IMUX41 CLBLM_R_X11Y20/CLBLM_L_C1 CLBLM_R_X11Y20/CLBLM_L_D1 CLBLM_R_X11Y20/CLBLM_M_C1 CLBLM_R_X11Y20/CLBLM_NE2A0 CLBLM_R_X7Y15/CLBLM_IMUX10 CLBLM_R_X7Y15/CLBLM_IMUX34 CLBLM_R_X7Y15/CLBLM_L_A4 CLBLM_R_X7Y15/CLBLM_L_C6 CLBLM_R_X7Y15/CLBLM_SE2A2 CLBLM_R_X7Y16/CLBLM_IMUX18 CLBLM_R_X7Y16/CLBLM_IMUX21 CLBLM_R_X7Y16/CLBLM_L_C4 CLBLM_R_X7Y16/CLBLM_M_B2 CLBLM_R_X7Y18/CLBLM_EE4BEG1 CLBLM_R_X7Y18/CLBLM_IMUX42 CLBLM_R_X7Y18/CLBLM_L_D6 CLBLM_R_X7Y18/CLBLM_SW2A1 DSP_R_X9Y15/DSP_EE4B1_3 DSP_R_X9Y15/DSP_ER1BEG1_4 DSP_R_X9Y15/DSP_WW2A2_1 DSP_R_X9Y15/DSP_WW2END0_4 INT_INTERFACE_R_X9Y16/INT_INTERFACE_WW2A2 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EE4B1 INT_INTERFACE_R_X9Y19/INT_INTERFACE_ER1BEG1 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WW2END0 INT_L_X10Y16/FAN_ALT5 INT_L_X10Y16/FAN_BOUNCE5 INT_L_X10Y16/IMUX_L19 INT_L_X10Y16/IMUX_L30 INT_L_X10Y16/IMUX_L9 INT_L_X10Y16/SE2A1 INT_L_X10Y16/SR1END2 INT_L_X10Y16/WW2BEG2 INT_L_X10Y17/SE2BEG1 INT_L_X10Y17/SR1BEG2 INT_L_X10Y17/SS2END1 INT_L_X10Y18/EE4C1 INT_L_X10Y18/IMUX_L27 INT_L_X10Y18/SS2A1 INT_L_X10Y18/WR1END2 INT_L_X10Y19/ER1END1 INT_L_X10Y19/IMUX_L26 INT_L_X10Y19/IMUX_L35 INT_L_X10Y19/NR1BEG1 INT_L_X10Y19/SS2BEG1 INT_L_X10Y19/WW2A0 INT_L_X10Y20/GFAN1 INT_L_X10Y20/IMUX_L10 INT_L_X10Y20/IMUX_L18 INT_L_X10Y20/IMUX_L22 INT_L_X10Y20/NR1END1 INT_L_X12Y15/IMUX_L27 INT_L_X12Y15/IMUX_L35 INT_L_X12Y15/SE2END1 INT_L_X12Y19/NE2END_S3_0 INT_L_X12Y20/IMUX_L17 INT_L_X12Y20/NE2END0 INT_L_X8Y15/IMUX_L15 INT_L_X8Y15/IMUX_L44 INT_L_X8Y15/SE2END2 INT_L_X8Y15/SR1END3 INT_L_X8Y16/SR1BEG3 INT_L_X8Y16/SR1END_N3_3 INT_L_X8Y16/WW2END2 INT_L_X8Y18/EE4A1 INT_L_X8Y18/SW2A1 INT_L_X8Y19/IMUX_L27 INT_L_X8Y19/SW2BEG1 INT_L_X8Y19/WR1END2 INT_R_X11Y15/SE2A1 INT_R_X11Y16/IMUX42 INT_R_X11Y16/SE2BEG1 INT_R_X11Y16/SE2END1 INT_R_X11Y18/EE4END1 INT_R_X11Y18/NR1BEG1 INT_R_X11Y18/WR1BEG2 INT_R_X11Y19/IMUX26 INT_R_X11Y19/LOGIC_OUTS22 INT_R_X11Y19/NE2BEG0 INT_R_X11Y19/NR1BEG0 INT_R_X11Y19/NR1END1 INT_R_X11Y19/WW2BEG0 INT_R_X11Y20/IMUX32 INT_R_X11Y20/IMUX33 INT_R_X11Y20/IMUX41 INT_R_X11Y20/NE2A0 INT_R_X11Y20/NR1END0 INT_R_X7Y15/IMUX10 INT_R_X7Y15/IMUX34 INT_R_X7Y15/SE2A2 INT_R_X7Y15/SL1END1 INT_R_X7Y15/SS2END1 INT_R_X7Y16/IMUX18 INT_R_X7Y16/IMUX21 INT_R_X7Y16/SE2BEG2 INT_R_X7Y16/SL1BEG1 INT_R_X7Y16/SL1END1 INT_R_X7Y16/SR1END2 INT_R_X7Y16/SS2A1 INT_R_X7Y17/SL1BEG1 INT_R_X7Y17/SL1END1 INT_R_X7Y17/SR1BEG2 INT_R_X7Y17/SS2BEG1 INT_R_X7Y18/EE4BEG1 INT_R_X7Y18/IMUX42 INT_R_X7Y18/SL1BEG1 INT_R_X7Y18/SW2END1 INT_R_X9Y16/WW2A2 INT_R_X9Y18/EE4B1 INT_R_X9Y19/ER1BEG1 INT_R_X9Y19/WR1BEG2 INT_R_X9Y19/WW2END0 VBRK_X29Y17/VBRK_WW2A2 VBRK_X29Y19/VBRK_EE4B1 VBRK_X29Y20/VBRK_ER1BEG1 VBRK_X29Y20/VBRK_WW2END0 VBRK_X34Y16/VBRK_SE2A1 VBRK_X34Y21/VBRK_NE2A0 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y16/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y16/INT_L.FAN_BOUNCE5->>IMUX_L19 INT_L_X10Y16/INT_L.FAN_BOUNCE5->>IMUX_L9 INT_L_X10Y16/INT_L.SR1END2->>FAN_ALT5 INT_L_X10Y16/INT_L.SR1END2->>IMUX_L30 INT_L_X10Y16/INT_L.SR1END2->>WW2BEG2 INT_L_X10Y17/INT_L.SS2END1->>SE2BEG1 INT_L_X10Y17/INT_L.SS2END1->>SR1BEG2 INT_L_X10Y18/INT_L.WR1END2->>IMUX_L27 INT_L_X10Y19/INT_L.ER1END1->>IMUX_L26 INT_L_X10Y19/INT_L.ER1END1->>IMUX_L35 INT_L_X10Y19/INT_L.ER1END1->>NR1BEG1 INT_L_X10Y19/INT_L.ER1END1->>SS2BEG1 INT_L_X10Y20/INT_L.GFAN1->>IMUX_L22 INT_L_X10Y20/INT_L.NR1END1->>GFAN1 INT_L_X10Y20/INT_L.NR1END1->>IMUX_L10 INT_L_X10Y20/INT_L.NR1END1->>IMUX_L18 INT_L_X12Y15/INT_L.SE2END1->>IMUX_L27 INT_L_X12Y15/INT_L.SE2END1->>IMUX_L35 INT_L_X12Y20/INT_L.NE2END0->>IMUX_L17 INT_L_X8Y15/INT_L.SE2END2->>IMUX_L44 INT_L_X8Y15/INT_L.SR1END3->>IMUX_L15 INT_L_X8Y16/INT_L.WW2END2->>SR1BEG3 INT_L_X8Y19/INT_L.WR1END2->>IMUX_L27 INT_L_X8Y19/INT_L.WR1END2->>SW2BEG1 INT_R_X11Y16/INT_R.SE2END1->>IMUX42 INT_R_X11Y16/INT_R.SE2END1->>SE2BEG1 INT_R_X11Y18/INT_R.EE4END1->>NR1BEG1 INT_R_X11Y18/INT_R.EE4END1->>WR1BEG2 INT_R_X11Y19/INT_R.LOGIC_OUTS22->>NE2BEG0 INT_R_X11Y19/INT_R.LOGIC_OUTS22->>NR1BEG0 INT_R_X11Y19/INT_R.LOGIC_OUTS22->>WW2BEG0 INT_R_X11Y19/INT_R.NR1END1->>IMUX26 INT_R_X11Y20/INT_R.NR1END0->>IMUX32 INT_R_X11Y20/INT_R.NR1END0->>IMUX33 INT_R_X11Y20/INT_R.NR1END0->>IMUX41 INT_R_X7Y15/INT_R.SL1END1->>IMUX10 INT_R_X7Y15/INT_R.SS2END1->>IMUX34 INT_R_X7Y16/INT_R.SL1END1->>IMUX18 INT_R_X7Y16/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y16/INT_R.SR1END2->>IMUX21 INT_R_X7Y16/INT_R.SR1END2->>SE2BEG2 INT_R_X7Y17/INT_R.SL1END1->>SL1BEG1 INT_R_X7Y17/INT_R.SL1END1->>SR1BEG2 INT_R_X7Y17/INT_R.SL1END1->>SS2BEG1 INT_R_X7Y18/INT_R.SW2END1->>EE4BEG1 INT_R_X7Y18/INT_R.SW2END1->>IMUX42 INT_R_X7Y18/INT_R.SW2END1->>SL1BEG1 INT_R_X9Y19/INT_R.WW2END0->>ER1BEG1 INT_R_X9Y19/INT_R.WW2END0->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 26, 

p_2_in[10] - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX1 CLBLM_L_X10Y19/CLBLM_IMUX29 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y19/CLBLM_M_A3 CLBLM_L_X10Y19/CLBLM_M_AQ CLBLM_L_X10Y19/CLBLM_M_C2 INT_L_X10Y19/BYP_ALT1 INT_L_X10Y19/BYP_BOUNCE1 INT_L_X10Y19/IMUX_L1 INT_L_X10Y19/IMUX_L29 INT_L_X10Y19/LOGIC_OUTS_L4 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y19/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X10Y19/INT_L.BYP_BOUNCE1->>IMUX_L29 INT_L_X10Y19/INT_L.LOGIC_OUTS_L4->>BYP_ALT1 INT_L_X10Y19/INT_L.LOGIC_OUTS_L4->>IMUX_L1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_line[7]_i_3_n_0 - 
wires: CLBLL_L_X12Y14/CLBLL_WL1END2 CLBLL_L_X12Y15/CLBLL_IMUX15 CLBLL_L_X12Y15/CLBLL_LL_B1 CLBLL_L_X12Y18/CLBLL_IMUX31 CLBLL_L_X12Y18/CLBLL_LL_C5 CLBLL_L_X12Y19/CLBLL_WW2A3 CLBLL_L_X12Y20/CLBLL_LL_BMUX CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS21 CLBLM_L_X10Y15/CLBLM_IMUX17 CLBLM_L_X10Y15/CLBLM_M_B3 CLBLM_L_X10Y15/CLBLM_WW2A2 CLBLM_L_X10Y16/CLBLM_IMUX3 CLBLM_L_X10Y16/CLBLM_L_A2 CLBLM_L_X10Y19/CLBLM_IMUX31 CLBLM_L_X10Y19/CLBLM_M_C5 CLBLM_L_X8Y14/CLBLM_SW2A2 CLBLM_L_X8Y15/CLBLM_IMUX46 CLBLM_L_X8Y15/CLBLM_L_D5 CLBLM_L_X8Y16/CLBLM_IMUX20 CLBLM_L_X8Y16/CLBLM_L_C2 CLBLM_L_X8Y16/CLBLM_WR1END3 CLBLM_L_X8Y19/CLBLM_IMUX19 CLBLM_L_X8Y19/CLBLM_L_B2 CLBLM_R_X11Y14/CLBLM_WL1END2 CLBLM_R_X11Y15/CLBLM_IMUX28 CLBLM_R_X11Y15/CLBLM_M_C4 CLBLM_R_X11Y19/CLBLM_WW2A3 CLBLM_R_X7Y14/CLBLM_SW2A2 CLBLM_R_X7Y15/CLBLM_IMUX19 CLBLM_R_X7Y15/CLBLM_L_B2 CLBLM_R_X7Y16/CLBLM_IMUX14 CLBLM_R_X7Y16/CLBLM_L_B1 CLBLM_R_X7Y16/CLBLM_WR1END3 DSP_R_X9Y15/DSP_WW2A2_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WW2A2 INT_L_X10Y14/WR1END_S1_0 INT_L_X10Y15/EL1BEG2 INT_L_X10Y15/IMUX_L17 INT_L_X10Y15/NL1BEG2 INT_L_X10Y15/NW2END3 INT_L_X10Y15/WR1END0 INT_L_X10Y15/WW2BEG2 INT_L_X10Y16/IMUX_L3 INT_L_X10Y16/NL1END2 INT_L_X10Y19/IMUX_L31 INT_L_X10Y19/WW2END3 INT_L_X10Y20/WW2END_N0_3 INT_L_X12Y14/NR1BEG3 INT_L_X12Y14/SS6END3 INT_L_X12Y14/WL1BEG2 INT_L_X12Y15/IMUX_L15 INT_L_X12Y15/NR1END3 INT_L_X12Y15/SS6E3 INT_L_X12Y15/SS6END_N0_3 INT_L_X12Y16/SS6D3 INT_L_X12Y17/SS6C3 INT_L_X12Y18/IMUX_L31 INT_L_X12Y18/SS2END3 INT_L_X12Y18/SS6B3 INT_L_X12Y19/SL1END3 INT_L_X12Y19/SS2A3 INT_L_X12Y19/SS2END_N0_3 INT_L_X12Y19/SS6A3 INT_L_X12Y19/WW2BEG3 INT_L_X12Y20/LOGIC_OUTS_L21 INT_L_X12Y20/SL1BEG3 INT_L_X12Y20/SS2BEG3 INT_L_X12Y20/SS6BEG3 INT_L_X8Y14/SW2A2 INT_L_X8Y15/IMUX_L46 INT_L_X8Y15/NL1BEG2 INT_L_X8Y15/SW2BEG2 INT_L_X8Y15/WW2END2 INT_L_X8Y16/IMUX_L20 INT_L_X8Y16/NL1BEG1 INT_L_X8Y16/NL1END2 INT_L_X8Y16/WR1BEG3 INT_L_X8Y17/NL1END1 INT_L_X8Y17/NN2BEG1 INT_L_X8Y18/NN2A1 INT_L_X8Y19/IMUX_L19 INT_L_X8Y19/NN2END1 INT_R_X11Y14/NW2BEG3 INT_R_X11Y14/WL1END2 INT_R_X11Y14/WR1BEG_S0 INT_R_X11Y15/EL1END2 INT_R_X11Y15/IMUX28 INT_R_X11Y15/NW2A3 INT_R_X11Y15/WR1BEG0 INT_R_X11Y19/WW2A3 INT_R_X7Y14/NL1BEG2 INT_R_X7Y14/SW2END2 INT_R_X7Y15/IMUX19 INT_R_X7Y15/NL1END2 INT_R_X7Y16/IMUX14 INT_R_X7Y16/WR1END3 INT_R_X9Y15/WW2A2 VBRK_X29Y16/VBRK_WW2A2 VBRK_X34Y15/VBRK_WL1END2 VBRK_X34Y20/VBRK_WW2A3 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X10Y15/INT_L.NW2END3->>EL1BEG2 INT_L_X10Y15/INT_L.NW2END3->>NL1BEG2 INT_L_X10Y15/INT_L.NW2END3->>WW2BEG2 INT_L_X10Y15/INT_L.WR1END0->>IMUX_L17 INT_L_X10Y16/INT_L.NL1END2->>IMUX_L3 INT_L_X10Y19/INT_L.WW2END3->>IMUX_L31 INT_L_X12Y14/INT_L.SS6END3->>NR1BEG3 INT_L_X12Y14/INT_L.SS6END3->>WL1BEG2 INT_L_X12Y15/INT_L.NR1END3->>IMUX_L15 INT_L_X12Y18/INT_L.SS2END3->>IMUX_L31 INT_L_X12Y19/INT_L.SL1END3->>WW2BEG3 INT_L_X12Y20/INT_L.LOGIC_OUTS_L21->>SL1BEG3 INT_L_X12Y20/INT_L.LOGIC_OUTS_L21->>SS2BEG3 INT_L_X12Y20/INT_L.LOGIC_OUTS_L21->>SS6BEG3 INT_L_X8Y15/INT_L.WW2END2->>IMUX_L46 INT_L_X8Y15/INT_L.WW2END2->>NL1BEG2 INT_L_X8Y15/INT_L.WW2END2->>SW2BEG2 INT_L_X8Y16/INT_L.NL1END2->>IMUX_L20 INT_L_X8Y16/INT_L.NL1END2->>NL1BEG1 INT_L_X8Y16/INT_L.NL1END2->>WR1BEG3 INT_L_X8Y17/INT_L.NL1END1->>NN2BEG1 INT_L_X8Y19/INT_L.NN2END1->>IMUX_L19 INT_R_X11Y14/INT_R.WL1END2->>NW2BEG3 INT_R_X11Y14/INT_R.WL1END2->>WR1BEG_S0 INT_R_X11Y15/INT_R.EL1END2->>IMUX28 INT_R_X7Y14/INT_R.SW2END2->>NL1BEG2 INT_R_X7Y15/INT_R.NL1END2->>IMUX19 INT_R_X7Y16/INT_R.WR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 12, 

data[26]_i_6_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX17 CLBLL_L_X12Y15/CLBLL_LL_B3 CLBLL_L_X12Y15/CLBLL_SE2A0 CLBLL_L_X12Y16/CLBLL_SW2A3 CLBLL_L_X12Y18/CLBLL_IMUX22 CLBLL_L_X12Y18/CLBLL_LL_C3 CLBLL_L_X12Y19/CLBLL_ER1BEG3 CLBLL_L_X12Y19/CLBLL_IMUX47 CLBLL_L_X12Y19/CLBLL_LL_D5 CLBLM_L_X10Y16/CLBLM_IMUX14 CLBLM_L_X10Y16/CLBLM_L_B1 CLBLM_L_X10Y16/CLBLM_WW2END3 CLBLM_L_X10Y19/CLBLM_IMUX14 CLBLM_L_X10Y19/CLBLM_IMUX22 CLBLM_L_X10Y19/CLBLM_L_B1 CLBLM_L_X10Y19/CLBLM_M_C3 CLBLM_L_X10Y19/CLBLM_WL1END1 CLBLM_L_X10Y20/CLBLM_EE2BEG1 CLBLM_L_X8Y15/CLBLM_IMUX39 CLBLM_L_X8Y15/CLBLM_L_D3 CLBLM_L_X8Y19/CLBLM_IMUX24 CLBLM_L_X8Y19/CLBLM_M_B5 CLBLM_R_X11Y15/CLBLM_SE2A0 CLBLM_R_X11Y16/CLBLM_IMUX25 CLBLM_R_X11Y16/CLBLM_IMUX41 CLBLM_R_X11Y16/CLBLM_L_B5 CLBLM_R_X11Y16/CLBLM_L_D1 CLBLM_R_X11Y16/CLBLM_SW2A3 CLBLM_R_X11Y19/CLBLM_ER1BEG3 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y19/CLBLM_M_C CLBLM_R_X11Y20/CLBLM_IMUX34 CLBLM_R_X11Y20/CLBLM_IMUX43 CLBLM_R_X11Y20/CLBLM_L_C6 CLBLM_R_X11Y20/CLBLM_M_D6 DSP_R_X9Y15/DSP_WL1END1_4 DSP_R_X9Y15/DSP_WW2END3_1 DSP_R_X9Y20/DSP_EE2BEG1_0 INT_INTERFACE_R_X9Y16/INT_INTERFACE_WW2END3 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WL1END1 INT_INTERFACE_R_X9Y20/INT_INTERFACE_EE2BEG1 INT_L_X10Y16/IMUX_L14 INT_L_X10Y16/WL1END2 INT_L_X10Y16/WW2A3 INT_L_X10Y19/IMUX_L14 INT_L_X10Y19/IMUX_L22 INT_L_X10Y19/WL1BEG1 INT_L_X10Y19/WR1END3 INT_L_X10Y20/EE2A1 INT_L_X12Y15/IMUX_L17 INT_L_X12Y15/SE2END0 INT_L_X12Y16/SW2A3 INT_L_X12Y17/NR1BEG3 INT_L_X12Y17/SS2END3 INT_L_X12Y17/SW2BEG3 INT_L_X12Y18/IMUX_L22 INT_L_X12Y18/NR1END3 INT_L_X12Y18/SS2A3 INT_L_X12Y18/SS2END_N0_3 INT_L_X12Y19/ER1END3 INT_L_X12Y19/IMUX_L47 INT_L_X12Y19/SS2BEG3 INT_L_X12Y20/ER1END_N3_3 INT_L_X8Y15/IMUX_L39 INT_L_X8Y15/SW2END3 INT_L_X8Y16/SW2END_N0_3 INT_L_X8Y19/IMUX_L24 INT_L_X8Y19/WL1END0 INT_R_X11Y15/SE2A0 INT_R_X11Y16/IMUX25 INT_R_X11Y16/IMUX41 INT_R_X11Y16/SE2BEG0 INT_R_X11Y16/SR1BEG_S0 INT_R_X11Y16/SW2END3 INT_R_X11Y16/WL1BEG2 INT_R_X11Y16/WW2BEG3 INT_R_X11Y17/SW2END_N0_3 INT_R_X11Y19/ER1BEG3 INT_R_X11Y19/LOGIC_OUTS14 INT_R_X11Y19/WR1BEG3 INT_R_X11Y20/EE2END1 INT_R_X11Y20/IMUX34 INT_R_X11Y20/IMUX43 INT_R_X9Y15/SW2A3 INT_R_X9Y16/SW2BEG3 INT_R_X9Y16/WW2END3 INT_R_X9Y17/WW2END_N0_3 INT_R_X9Y19/NL1BEG1 INT_R_X9Y19/WL1BEG0 INT_R_X9Y19/WL1END1 INT_R_X9Y20/EE2BEG1 INT_R_X9Y20/NL1END1 VBRK_X29Y17/VBRK_WW2END3 VBRK_X29Y20/VBRK_WL1END1 VBRK_X29Y21/VBRK_EE2BEG1 VBRK_X34Y16/VBRK_SE2A0 VBRK_X34Y17/VBRK_SW2A3 VBRK_X34Y20/VBRK_ER1BEG3 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX22->CLBLL_LL_C3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX47->CLBLL_LL_D5 CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y16/INT_L.WL1END2->>IMUX_L14 INT_L_X10Y19/INT_L.WR1END3->>IMUX_L14 INT_L_X10Y19/INT_L.WR1END3->>IMUX_L22 INT_L_X10Y19/INT_L.WR1END3->>WL1BEG1 INT_L_X12Y15/INT_L.SE2END0->>IMUX_L17 INT_L_X12Y17/INT_L.SS2END3->>NR1BEG3 INT_L_X12Y17/INT_L.SS2END3->>SW2BEG3 INT_L_X12Y18/INT_L.NR1END3->>IMUX_L22 INT_L_X12Y19/INT_L.ER1END3->>IMUX_L47 INT_L_X12Y19/INT_L.ER1END3->>SS2BEG3 INT_L_X8Y15/INT_L.SW2END3->>IMUX_L39 INT_L_X8Y19/INT_L.WL1END0->>IMUX_L24 INT_R_X11Y16/INT_R.SR1BEG_S0->>IMUX25 INT_R_X11Y16/INT_R.SR1BEG_S0->>IMUX41 INT_R_X11Y16/INT_R.SR1BEG_S0->>SE2BEG0 INT_R_X11Y16/INT_R.SW2END3->>SR1BEG_S0 INT_R_X11Y16/INT_R.SW2END3->>WL1BEG2 INT_R_X11Y16/INT_R.SW2END3->>WW2BEG3 INT_R_X11Y19/INT_R.LOGIC_OUTS14->>ER1BEG3 INT_R_X11Y19/INT_R.LOGIC_OUTS14->>WR1BEG3 INT_R_X11Y20/INT_R.EE2END1->>IMUX34 INT_R_X11Y20/INT_R.EE2END1->>IMUX43 INT_R_X9Y16/INT_R.WW2END3->>SW2BEG3 INT_R_X9Y19/INT_R.WL1END1->>NL1BEG1 INT_R_X9Y19/INT_R.WL1END1->>WL1BEG0 INT_R_X9Y20/INT_R.NL1END1->>EE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 13, 

data[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[11] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX8 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y21/CLBLM_L_AQ CLBLM_L_X10Y21/CLBLM_M_A5 INT_L_X10Y21/IMUX_L8 INT_L_X10Y21/LOGIC_OUTS_L0 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y21/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[11] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX11 CLBLM_L_X10Y21/CLBLM_M_A4 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y22/CLBLM_M_BQ INT_L_X10Y21/IMUX_L11 INT_L_X10Y21/SR1END1 INT_L_X10Y22/SR1BEG1 INT_L_X10Y22/WL1END0 INT_R_X11Y22/LOGIC_OUTS5 INT_R_X11Y22/WL1BEG0 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X10Y21/INT_L.SR1END1->>IMUX_L11 INT_L_X10Y22/INT_L.WL1END0->>SR1BEG1 INT_R_X11Y22/INT_R.LOGIC_OUTS5->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[11]_i_2_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y20/CLBLM_M_B CLBLM_L_X10Y21/CLBLM_IMUX2 CLBLM_L_X10Y21/CLBLM_M_A2 INT_L_X10Y20/LOGIC_OUTS_L13 INT_L_X10Y20/NR1BEG1 INT_L_X10Y21/IMUX_L2 INT_L_X10Y21/NR1END1 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X10Y20/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X10Y21/INT_L.NR1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[11] - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX24 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y20/CLBLM_L_AQ CLBLM_L_X10Y20/CLBLM_M_B5 INT_L_X10Y20/IMUX_L24 INT_L_X10Y20/LOGIC_OUTS_L0 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y20/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[12] - 
wires: CLBLL_L_X12Y21/CLBLL_EL1BEG0 CLBLL_L_X12Y21/CLBLL_IMUX1 CLBLL_L_X12Y21/CLBLL_LL_A3 CLBLM_R_X11Y21/CLBLM_EL1BEG0 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y21/CLBLM_L_BQ INT_L_X12Y20/EL1END_S3_0 INT_L_X12Y21/EL1END0 INT_L_X12Y21/IMUX_L1 INT_R_X11Y21/EL1BEG0 INT_R_X11Y21/LOGIC_OUTS1 VBRK_X34Y22/VBRK_EL1BEG0 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X12Y21/INT_L.EL1END0->>IMUX_L1 INT_R_X11Y21/INT_R.LOGIC_OUTS1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[12] - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX11 CLBLL_L_X12Y21/CLBLL_LL_A4 CLBLL_L_X12Y22/CLBLL_EL1BEG1 CLBLM_R_X11Y22/CLBLM_EL1BEG1 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y22/CLBLM_M_CQ INT_L_X12Y21/IMUX_L11 INT_L_X12Y21/SL1END1 INT_L_X12Y22/EL1END1 INT_L_X12Y22/SL1BEG1 INT_R_X11Y22/EL1BEG1 INT_R_X11Y22/LOGIC_OUTS6 VBRK_X34Y23/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X12Y21/INT_L.SL1END1->>IMUX_L11 INT_L_X12Y22/INT_L.EL1END1->>SL1BEG1 INT_R_X11Y22/INT_R.LOGIC_OUTS6->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[12]_i_2_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_IMUX4 CLBLL_L_X12Y21/CLBLL_LL_A6 CLBLL_L_X12Y21/CLBLL_NE2A2 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y20/CLBLM_L_C CLBLM_R_X11Y21/CLBLM_NE2A2 INT_L_X12Y21/IMUX_L4 INT_L_X12Y21/NE2END2 INT_R_X11Y20/LOGIC_OUTS10 INT_R_X11Y20/NE2BEG2 INT_R_X11Y21/NE2A2 VBRK_X34Y22/VBRK_NE2A2 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX4->CLBLL_LL_A6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X12Y21/INT_L.NE2END2->>IMUX_L4 INT_R_X11Y20/INT_R.LOGIC_OUTS10->>NE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[12] - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX30 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y20/CLBLM_L_AQ CLBLM_R_X11Y20/CLBLM_L_C5 INT_R_X11Y20/IMUX30 INT_R_X11Y20/LOGIC_OUTS0 INT_R_X11Y20/NL1BEG_N3 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_R_X11Y20/INT_R.LOGIC_OUTS0->>NL1BEG_N3 INT_R_X11Y20/INT_R.NL1BEG_N3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[13] - 
wires: CLBLM_R_X11Y21/CLBLM_IMUX4 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y21/CLBLM_L_CQ CLBLM_R_X11Y21/CLBLM_M_A6 INT_R_X11Y21/IMUX4 INT_R_X11Y21/LOGIC_OUTS2 
pips: CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X11Y21/INT_R.LOGIC_OUTS2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[13] - 
wires: CLBLM_R_X11Y21/CLBLM_IMUX7 CLBLM_R_X11Y21/CLBLM_M_A1 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS7 CLBLM_R_X11Y22/CLBLM_M_DQ INT_R_X11Y21/IMUX7 INT_R_X11Y21/SL1END3 INT_R_X11Y22/LOGIC_OUTS7 INT_R_X11Y22/SL1BEG3 
pips: CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X11Y21/INT_R.SL1END3->>IMUX7 INT_R_X11Y22/INT_R.LOGIC_OUTS7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[13]_i_2_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y20/CLBLM_L_A CLBLM_R_X11Y21/CLBLM_IMUX1 CLBLM_R_X11Y21/CLBLM_M_A3 INT_L_X10Y20/LOGIC_OUTS_L8 INT_L_X10Y20/NE2BEG0 INT_L_X10Y21/NE2A0 INT_R_X11Y20/NE2END_S3_0 INT_R_X11Y21/IMUX1 INT_R_X11Y21/NE2END0 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X10Y20/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_R_X11Y21/INT_R.NE2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[13] - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX3 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y20/CLBLM_L_A2 CLBLM_L_X10Y20/CLBLM_L_BQ INT_L_X10Y20/IMUX_L3 INT_L_X10Y20/LOGIC_OUTS_L1 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X10Y20/INT_L.LOGIC_OUTS_L1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[14] - 
wires: CLBLM_R_X11Y21/CLBLM_IMUX24 CLBLM_R_X11Y21/CLBLM_M_B5 CLBLM_R_X11Y23/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y23/CLBLM_M_AQ INT_R_X11Y21/IMUX24 INT_R_X11Y21/SS2END0 INT_R_X11Y22/SS2A0 INT_R_X11Y23/LOGIC_OUTS4 INT_R_X11Y23/SS2BEG0 
pips: CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X11Y23/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X11Y21/INT_R.SS2END0->>IMUX24 INT_R_X11Y23/INT_R.LOGIC_OUTS4->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[14]_i_2_n_0 - 
wires: CLBLM_R_X11Y21/CLBLM_IMUX27 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS23 CLBLM_R_X11Y21/CLBLM_M_B4 CLBLM_R_X11Y21/CLBLM_M_D CLBLM_R_X11Y21/CLBLM_M_DMUX INT_R_X11Y21/IMUX27 INT_R_X11Y21/LOGIC_OUTS23 
pips: CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_R_X11Y21/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X11Y21/INT_R.LOGIC_OUTS23->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[14] - 
wires: CLBLM_R_X11Y21/CLBLM_IMUX12 CLBLM_R_X11Y21/CLBLM_M_B6 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y22/CLBLM_M_AMUX INT_R_X11Y21/IMUX12 INT_R_X11Y21/SL1END2 INT_R_X11Y22/LOGIC_OUTS20 INT_R_X11Y22/SL1BEG2 
pips: CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X11Y21/INT_R.SL1END2->>IMUX12 INT_R_X11Y22/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[14] - 
wires: CLBLM_R_X11Y21/CLBLM_IMUX47 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS3 CLBLM_R_X11Y21/CLBLM_L_DQ CLBLM_R_X11Y21/CLBLM_M_D5 INT_R_X11Y21/IMUX47 INT_R_X11Y21/LOGIC_OUTS3 
pips: CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X11Y21/INT_R.LOGIC_OUTS3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[15] - 
wires: CLBLL_L_X12Y20/CLBLL_IMUX29 CLBLL_L_X12Y20/CLBLL_LL_C2 CLBLL_L_X12Y20/CLBLL_SE2A2 CLBLM_R_X11Y20/CLBLM_SE2A2 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y21/CLBLM_L_AMUX INT_L_X12Y20/IMUX_L29 INT_L_X12Y20/SE2END2 INT_R_X11Y20/SE2A2 INT_R_X11Y21/LOGIC_OUTS16 INT_R_X11Y21/SE2BEG2 VBRK_X34Y21/VBRK_SE2A2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX29->CLBLL_LL_C2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X12Y20/INT_L.SE2END2->>IMUX_L29 INT_R_X11Y21/INT_R.LOGIC_OUTS16->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[15] - 
wires: CLBLL_L_X12Y19/CLBLL_LL_BQ CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y20/CLBLL_IMUX35 CLBLL_L_X12Y20/CLBLL_LL_C6 INT_L_X12Y19/LOGIC_OUTS_L5 INT_L_X12Y19/NR1BEG1 INT_L_X12Y20/IMUX_L35 INT_L_X12Y20/NR1END1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 INT_L_X12Y19/INT_L.LOGIC_OUTS_L5->>NR1BEG1 INT_L_X12Y20/INT_L.NR1END1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[15]_i_2_n_0 - 
wires: CLBLL_L_X12Y20/CLBLL_ER1BEG2 CLBLL_L_X12Y20/CLBLL_IMUX28 CLBLL_L_X12Y20/CLBLL_LL_C4 CLBLM_R_X11Y20/CLBLM_ER1BEG2 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS19 CLBLM_R_X11Y20/CLBLM_L_D CLBLM_R_X11Y20/CLBLM_L_DMUX INT_L_X12Y20/ER1END2 INT_L_X12Y20/IMUX_L28 INT_R_X11Y20/ER1BEG2 INT_R_X11Y20/LOGIC_OUTS19 VBRK_X34Y21/VBRK_ER1BEG2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X12Y20/INT_L.ER1END2->>IMUX_L28 INT_R_X11Y20/INT_R.LOGIC_OUTS19->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[15] - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX39 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y20/CLBLM_L_BQ CLBLM_R_X11Y20/CLBLM_L_D3 INT_R_X11Y20/IMUX39 INT_R_X11Y20/LOGIC_OUTS1 INT_R_X11Y20/NL1BEG0 INT_R_X11Y20/NL1END_S3_0 INT_R_X11Y21/NL1END0 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X11Y20/INT_R.LOGIC_OUTS1->>NL1BEG0 INT_R_X11Y20/INT_R.NL1END_S3_0->>IMUX39 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[16] - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX2 CLBLM_R_X11Y20/CLBLM_M_A2 CLBLM_R_X11Y21/CLBLM_LOGIC_OUTS17 CLBLM_R_X11Y21/CLBLM_L_BMUX INT_R_X11Y20/FAN_ALT1 INT_R_X11Y20/FAN_BOUNCE1 INT_R_X11Y20/IMUX2 INT_R_X11Y20/SL1END3 INT_R_X11Y21/LOGIC_OUTS17 INT_R_X11Y21/SL1BEG3 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X11Y20/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y20/INT_R.FAN_BOUNCE1->>IMUX2 INT_R_X11Y20/INT_R.SL1END3->>FAN_ALT1 INT_R_X11Y21/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[16] - 
wires: CLBLL_L_X12Y19/CLBLL_LL_CQ CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y20/CLBLL_NW2A2 CLBLM_R_X11Y20/CLBLM_IMUX11 CLBLM_R_X11Y20/CLBLM_M_A4 CLBLM_R_X11Y20/CLBLM_NW2A2 INT_L_X12Y19/LOGIC_OUTS_L6 INT_L_X12Y19/NW2BEG2 INT_L_X12Y20/NW2A2 INT_R_X11Y20/IMUX11 INT_R_X11Y20/NW2END2 VBRK_X34Y21/VBRK_NW2A2 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 INT_L_X12Y19/INT_L.LOGIC_OUTS_L6->>NW2BEG2 INT_R_X11Y20/INT_R.NW2END2->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[16]_i_2_n_0 - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX4 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS14 CLBLM_R_X11Y20/CLBLM_M_A6 CLBLM_R_X11Y20/CLBLM_M_C INT_R_X11Y20/IMUX4 INT_R_X11Y20/LOGIC_OUTS14 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X11Y20/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[16] - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX28 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y20/CLBLM_L_CQ CLBLM_R_X11Y20/CLBLM_M_C4 INT_R_X11Y20/IMUX28 INT_R_X11Y20/LOGIC_OUTS2 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_R_X11Y20/INT_R.LOGIC_OUTS2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[17] - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX18 CLBLM_R_X11Y20/CLBLM_M_B2 CLBLM_R_X11Y23/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y23/CLBLM_M_BQ INT_R_X11Y20/IMUX18 INT_R_X11Y20/SL1END1 INT_R_X11Y21/SL1BEG1 INT_R_X11Y21/SS2END1 INT_R_X11Y22/SS2A1 INT_R_X11Y23/LOGIC_OUTS5 INT_R_X11Y23/SS2BEG1 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y23/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X11Y20/INT_R.SL1END1->>IMUX18 INT_R_X11Y21/INT_R.SS2END1->>SL1BEG1 INT_R_X11Y23/INT_R.LOGIC_OUTS5->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[17]_i_2_n_0 - 
wires: CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y19/CLBLM_M_D CLBLM_R_X11Y20/CLBLM_IMUX27 CLBLM_R_X11Y20/CLBLM_M_B4 INT_R_X11Y19/LOGIC_OUTS15 INT_R_X11Y19/NL1BEG2 INT_R_X11Y20/IMUX27 INT_R_X11Y20/NL1END2 
pips: CLBLM_R_X11Y19/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X11Y19/INT_R.LOGIC_OUTS15->>NL1BEG2 INT_R_X11Y20/INT_R.NL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[17] - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX17 CLBLM_R_X11Y20/CLBLM_M_B3 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y22/CLBLM_M_BMUX INT_L_X10Y21/ER1BEG_S0 INT_L_X10Y21/SW2END3 INT_L_X10Y22/ER1BEG0 INT_L_X10Y22/SW2END_N0_3 INT_R_X11Y20/IMUX17 INT_R_X11Y20/SS2END0 INT_R_X11Y21/SS2A0 INT_R_X11Y21/SW2A3 INT_R_X11Y22/ER1END0 INT_R_X11Y22/LOGIC_OUTS21 INT_R_X11Y22/SS2BEG0 INT_R_X11Y22/SW2BEG3 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X10Y21/INT_L.SW2END3->>ER1BEG_S0 INT_R_X11Y20/INT_R.SS2END0->>IMUX17 INT_R_X11Y22/INT_R.ER1END0->>SS2BEG0 INT_R_X11Y22/INT_R.LOGIC_OUTS21->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[17] - 
wires: CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y21/CLBLM_L_BQ CLBLM_R_X11Y19/CLBLM_IMUX43 CLBLM_R_X11Y19/CLBLM_M_D6 INT_L_X10Y19/SE2A1 INT_L_X10Y20/SE2BEG1 INT_L_X10Y20/SL1END1 INT_L_X10Y21/LOGIC_OUTS_L1 INT_L_X10Y21/SL1BEG1 INT_R_X11Y19/IMUX43 INT_R_X11Y19/SE2END1 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y20/INT_L.SL1END1->>SE2BEG1 INT_L_X10Y21/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_R_X11Y19/INT_R.SE2END1->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[18] - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX8 CLBLL_L_X12Y18/CLBLL_LL_A5 CLBLL_L_X12Y18/CLBLL_SE2A1 CLBLM_R_X11Y18/CLBLM_SE2A1 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS3 CLBLM_R_X11Y20/CLBLM_L_DQ INT_L_X12Y17/FAN_BOUNCE_S3_2 INT_L_X12Y18/FAN_ALT2 INT_L_X12Y18/FAN_BOUNCE2 INT_L_X12Y18/IMUX_L8 INT_L_X12Y18/SE2END1 INT_R_X11Y18/SE2A1 INT_R_X11Y19/SE2BEG1 INT_R_X11Y19/SR1END1 INT_R_X11Y20/LOGIC_OUTS3 INT_R_X11Y20/SR1BEG1 INT_R_X11Y20/SR1BEG_S0 VBRK_X34Y19/VBRK_SE2A1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X12Y18/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X12Y18/INT_L.FAN_BOUNCE2->>IMUX_L8 INT_L_X12Y18/INT_L.SE2END1->>FAN_ALT2 INT_R_X11Y19/INT_R.SR1END1->>SE2BEG1 INT_R_X11Y20/INT_R.LOGIC_OUTS3->>SR1BEG_S0 INT_R_X11Y20/INT_R.SR1BEG_S0->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[18]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX11 CLBLL_L_X12Y18/CLBLL_LL_A4 CLBLL_L_X12Y18/CLBLL_NE2A1 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y17/CLBLM_L_B CLBLM_R_X11Y18/CLBLM_NE2A1 INT_L_X12Y18/IMUX_L11 INT_L_X12Y18/NE2END1 INT_R_X11Y17/LOGIC_OUTS9 INT_R_X11Y17/NE2BEG1 INT_R_X11Y18/NE2A1 VBRK_X34Y19/VBRK_NE2A1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X12Y18/INT_L.NE2END1->>IMUX_L11 INT_R_X11Y17/INT_R.LOGIC_OUTS9->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[18] - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX2 CLBLL_L_X12Y18/CLBLL_LL_A2 CLBLL_L_X12Y19/CLBLL_LL_DQ CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS7 INT_L_X12Y18/IMUX_L2 INT_L_X12Y18/SL1END3 INT_L_X12Y18/SR1BEG_S0 INT_L_X12Y19/LOGIC_OUTS_L7 INT_L_X12Y19/SL1BEG3 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X12Y18/INT_L.SL1END3->>SR1BEG_S0 INT_L_X12Y18/INT_L.SR1BEG_S0->>IMUX_L2 INT_L_X12Y19/INT_L.LOGIC_OUTS_L7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[18] - 
wires: CLBLL_L_X12Y17/CLBLL_LL_BQ CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y17/CLBLL_WL1END0 CLBLM_R_X11Y17/CLBLM_IMUX25 CLBLM_R_X11Y17/CLBLM_L_B5 CLBLM_R_X11Y17/CLBLM_WL1END0 INT_L_X12Y17/LOGIC_OUTS_L5 INT_L_X12Y17/WL1BEG0 INT_R_X11Y17/IMUX25 INT_R_X11Y17/WL1END0 VBRK_X34Y18/VBRK_WL1END0 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X12Y17/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X11Y17/INT_R.WL1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[19] - 
wires: CLBLM_R_X11Y19/CLBLM_IMUX5 CLBLM_R_X11Y19/CLBLM_L_A6 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y20/CLBLM_L_AMUX INT_R_X11Y19/IMUX5 INT_R_X11Y19/SL1END2 INT_R_X11Y20/LOGIC_OUTS16 INT_R_X11Y20/SL1BEG2 
pips: CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X11Y19/INT_R.SL1END2->>IMUX5 INT_R_X11Y20/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[19]_i_2_n_0 - 
wires: CLBLM_R_X11Y19/CLBLM_IMUX10 CLBLM_R_X11Y19/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y19/CLBLM_L_A4 CLBLM_R_X11Y19/CLBLM_L_B INT_R_X11Y19/IMUX10 INT_R_X11Y19/LOGIC_OUTS9 
pips: CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y19/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X11Y19/INT_R.LOGIC_OUTS9->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[19]_i_3_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_SW2A3 CLBLL_L_X12Y19/CLBLL_LL_D CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y18/CLBLM_SW2A3 CLBLM_R_X11Y19/CLBLM_IMUX0 CLBLM_R_X11Y19/CLBLM_L_A3 INT_L_X12Y18/SW2A3 INT_L_X12Y19/LOGIC_OUTS_L15 INT_L_X12Y19/SW2BEG3 INT_R_X11Y18/SW2END3 INT_R_X11Y19/IMUX0 INT_R_X11Y19/SW2END_N0_3 VBRK_X34Y19/VBRK_SW2A3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_D->CLBLL_LOGIC_OUTS15 CLBLM_R_X11Y19/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X12Y19/INT_L.LOGIC_OUTS_L15->>SW2BEG3 INT_R_X11Y19/INT_R.SW2END_N0_3->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[19] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX44 CLBLL_L_X12Y19/CLBLL_LL_AMUX CLBLL_L_X12Y19/CLBLL_LL_D4 CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS20 INT_L_X12Y19/IMUX_L44 INT_L_X12Y19/LOGIC_OUTS_L20 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX44->CLBLL_LL_D4 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 INT_L_X12Y19/INT_L.LOGIC_OUTS_L20->>IMUX_L44 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[19] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX40 CLBLL_L_X12Y19/CLBLL_LL_D1 CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y19/CLBLL_L_AQ INT_L_X12Y19/IMUX_L40 INT_L_X12Y19/LOGIC_OUTS_L0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX40->CLBLL_LL_D1 CLBLL_L_X12Y19/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X12Y19/INT_L.LOGIC_OUTS_L0->>IMUX_L40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[1] - 
wires: CLBLM_L_X10Y18/CLBLM_EE4B0 CLBLM_L_X10Y18/CLBLM_IMUX2 CLBLM_L_X10Y18/CLBLM_M_A2 CLBLM_L_X8Y18/CLBLM_EE4BEG0 CLBLM_R_X7Y18/CLBLM_EE4BEG0 CLBLM_R_X7Y18/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y18/CLBLM_M_AQ DSP_R_X9Y15/DSP_EE4B0_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EE4B0 INT_L_X10Y18/EE4C0 INT_L_X10Y18/IMUX_L2 INT_L_X10Y18/WR1END1 INT_L_X8Y18/EE4A0 INT_R_X11Y18/EE4END0 INT_R_X11Y18/WR1BEG1 INT_R_X7Y18/EE4BEG0 INT_R_X7Y18/LOGIC_OUTS4 INT_R_X9Y18/EE4B0 VBRK_X29Y19/VBRK_EE4B0 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y18/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X10Y18/INT_L.WR1END1->>IMUX_L2 INT_R_X11Y18/INT_R.EE4END0->>WR1BEG1 INT_R_X7Y18/INT_R.LOGIC_OUTS4->>EE4BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[1]_i_2_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_EL1BEG2 CLBLM_L_X10Y18/CLBLM_IMUX4 CLBLM_L_X10Y18/CLBLM_M_A6 CLBLM_L_X8Y18/CLBLM_EE2BEG3 CLBLM_R_X7Y18/CLBLM_EE2BEG3 CLBLM_R_X7Y18/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y18/CLBLM_L_D DSP_R_X9Y15/DSP_EL1BEG2_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EL1BEG2 INT_L_X10Y18/EL1END2 INT_L_X10Y18/IMUX_L4 INT_L_X8Y18/EE2A3 INT_R_X7Y18/EE2BEG3 INT_R_X7Y18/LOGIC_OUTS11 INT_R_X9Y18/EE2END3 INT_R_X9Y18/EL1BEG2 VBRK_X29Y19/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y18/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y18/INT_L.EL1END2->>IMUX_L4 INT_R_X7Y18/INT_R.LOGIC_OUTS11->>EE2BEG3 INT_R_X9Y18/INT_R.EE2END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[1]_i_3_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX7 CLBLM_L_X10Y18/CLBLM_M_A1 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y19/CLBLM_L_B CLBLM_L_X10Y19/CLBLM_L_BMUX INT_L_X10Y18/IMUX_L7 INT_L_X10Y18/SL1END3 INT_L_X10Y19/LOGIC_OUTS_L17 INT_L_X10Y19/SL1BEG3 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_B->>CLBLM_L_BMUX CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y18/INT_L.SL1END3->>IMUX_L7 INT_L_X10Y19/INT_L.LOGIC_OUTS_L17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data2[1] - 
wires: CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y18/CLBLM_M_BQ CLBLM_L_X8Y18/CLBLM_WR1END2 CLBLM_R_X7Y18/CLBLM_IMUX36 CLBLM_R_X7Y18/CLBLM_L_D2 CLBLM_R_X7Y18/CLBLM_WR1END2 INT_L_X8Y18/LOGIC_OUTS_L5 INT_L_X8Y18/WR1BEG2 INT_R_X7Y18/IMUX36 INT_R_X7Y18/WR1END2 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X8Y18/INT_L.LOGIC_OUTS_L5->>WR1BEG2 INT_R_X7Y18/INT_R.WR1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[1] - 
wires: CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y19/CLBLL_L_BQ CLBLL_L_X12Y19/CLBLL_WW2A1 CLBLM_L_X10Y19/CLBLM_IMUX19 CLBLM_L_X10Y19/CLBLM_L_B2 CLBLM_R_X11Y19/CLBLM_WW2A1 INT_L_X10Y19/IMUX_L19 INT_L_X10Y19/WW2END1 INT_L_X12Y19/LOGIC_OUTS_L1 INT_L_X12Y19/WW2BEG1 INT_R_X11Y19/WW2A1 VBRK_X34Y20/VBRK_WW2A1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y19/INT_L.WW2END1->>IMUX_L19 INT_L_X12Y19/INT_L.LOGIC_OUTS_L1->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[1] - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX25 CLBLM_L_X10Y19/CLBLM_L_B5 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y23/CLBLM_L_AQ INT_L_X10Y19/IMUX_L25 INT_L_X10Y19/SS2END0 INT_L_X10Y20/SS2A0 INT_L_X10Y21/SS2BEG0 INT_L_X10Y21/SS2END0 INT_L_X10Y22/SS2A0 INT_L_X10Y23/LOGIC_OUTS_L0 INT_L_X10Y23/SS2BEG0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X10Y23/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y19/INT_L.SS2END0->>IMUX_L25 INT_L_X10Y21/INT_L.SS2END0->>SS2BEG0 INT_L_X10Y23/INT_L.LOGIC_OUTS_L0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[1]_i_4_n_0 - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX13 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y19/CLBLM_L_B6 CLBLM_L_X10Y19/CLBLM_L_C INT_L_X10Y19/IMUX_L13 INT_L_X10Y19/LOGIC_OUTS_L10 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y19/INT_L.LOGIC_OUTS_L10->>IMUX_L13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_2_in[1] - 
wires: CLBLM_L_X10Y19/CLBLM_IMUX18 CLBLM_L_X10Y19/CLBLM_IMUX34 CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y19/CLBLM_L_C6 CLBLM_L_X10Y19/CLBLM_M_B2 CLBLM_L_X10Y19/CLBLM_M_BQ CLBLM_L_X10Y19/CLBLM_WL1END0 CLBLM_L_X8Y18/CLBLM_IMUX18 CLBLM_L_X8Y18/CLBLM_M_B2 DSP_R_X9Y15/DSP_WL1END0_4 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WL1END0 INT_L_X10Y19/IMUX_L18 INT_L_X10Y19/IMUX_L34 INT_L_X10Y19/LOGIC_OUTS_L5 INT_L_X10Y19/WL1BEG0 INT_L_X8Y18/IMUX_L18 INT_L_X8Y18/SW2END0 INT_R_X9Y18/SW2A0 INT_R_X9Y19/SW2BEG0 INT_R_X9Y19/WL1END0 VBRK_X29Y20/VBRK_WL1END0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X10Y19/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X10Y19/INT_L.LOGIC_OUTS_L5->>IMUX_L18 INT_L_X10Y19/INT_L.LOGIC_OUTS_L5->>IMUX_L34 INT_L_X10Y19/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_L_X8Y18/INT_L.SW2END0->>IMUX_L18 INT_R_X9Y19/INT_R.WL1END0->>SW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[20] - 
wires: CLBLL_L_X12Y16/CLBLL_LL_AQ CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS4 CLBLL_L_X12Y17/CLBLL_NW2A0 CLBLM_R_X11Y17/CLBLM_IMUX0 CLBLM_R_X11Y17/CLBLM_L_A3 CLBLM_R_X11Y17/CLBLM_NW2A0 INT_L_X12Y16/LOGIC_OUTS_L4 INT_L_X12Y16/NW2BEG0 INT_L_X12Y17/NW2A0 INT_R_X11Y16/NW2END_S0_0 INT_R_X11Y17/IMUX0 INT_R_X11Y17/NW2END0 VBRK_X34Y18/VBRK_NW2A0 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X12Y16/INT_L.LOGIC_OUTS_L4->>NW2BEG0 INT_R_X11Y17/INT_R.NW2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[20]_i_2_n_0 - 
wires: CLBLM_R_X11Y17/CLBLM_IMUX5 CLBLM_R_X11Y17/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y17/CLBLM_L_A6 CLBLM_R_X11Y17/CLBLM_L_C INT_R_X11Y17/IMUX5 INT_R_X11Y17/LOGIC_OUTS10 
pips: CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X11Y17/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[20] - 
wires: CLBLL_L_X12Y12/CLBLL_NW4A1 CLBLL_L_X12Y14/CLBLL_LL_AQ CLBLL_L_X12Y14/CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y12/CLBLM_NW4A1 CLBLM_R_X11Y17/CLBLM_IMUX3 CLBLM_R_X11Y17/CLBLM_L_A2 INT_L_X10Y16/NE2BEG1 INT_L_X10Y16/NW6END1 INT_L_X10Y17/NE2A1 INT_L_X12Y12/NW6BEG1 INT_L_X12Y12/SS2END0 INT_L_X12Y13/SS2A0 INT_L_X12Y14/LOGIC_OUTS_L4 INT_L_X12Y14/SS2BEG0 INT_R_X11Y12/NW6A1 INT_R_X11Y13/NW6B1 INT_R_X11Y14/NW6C1 INT_R_X11Y15/NW6D1 INT_R_X11Y16/NW6E1 INT_R_X11Y17/IMUX3 INT_R_X11Y17/NE2END1 VBRK_X34Y13/VBRK_NW4A1 
pips: CLBLL_L_X12Y14/CLBLL_L.CLBLL_LL_AQ->CLBLL_LOGIC_OUTS4 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y16/INT_L.NW6END1->>NE2BEG1 INT_L_X12Y12/INT_L.SS2END0->>NW6BEG1 INT_L_X12Y14/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_R_X11Y17/INT_R.NE2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[20] - 
wires: CLBLL_L_X12Y17/CLBLL_LL_CQ CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y17/CLBLL_WR1END3 CLBLM_R_X11Y17/CLBLM_IMUX30 CLBLM_R_X11Y17/CLBLM_L_C5 CLBLM_R_X11Y17/CLBLM_WR1END3 INT_L_X12Y17/LOGIC_OUTS_L6 INT_L_X12Y17/WR1BEG3 INT_R_X11Y17/IMUX30 INT_R_X11Y17/WR1END3 VBRK_X34Y18/VBRK_WR1END3 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X11Y17/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X12Y17/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X11Y17/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[21] - 
wires: CLBLL_L_X12Y16/CLBLL_LL_BQ CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y16/CLBLL_WL1END0 CLBLM_R_X11Y16/CLBLM_IMUX2 CLBLM_R_X11Y16/CLBLM_M_A2 CLBLM_R_X11Y16/CLBLM_WL1END0 INT_L_X12Y16/LOGIC_OUTS_L5 INT_L_X12Y16/WL1BEG0 INT_R_X11Y16/IMUX2 INT_R_X11Y16/WL1END0 VBRK_X34Y17/VBRK_WL1END0 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X12Y16/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X11Y16/INT_R.WL1END0->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[21]_i_2_n_0 - 
wires: CLBLM_R_X11Y16/CLBLM_IMUX7 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y16/CLBLM_M_A1 CLBLM_R_X11Y16/CLBLM_M_D INT_R_X11Y16/IMUX7 INT_R_X11Y16/LOGIC_OUTS15 
pips: CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X11Y16/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X11Y16/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[21] - 
wires: CLBLM_R_X11Y14/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y14/CLBLM_M_AQ CLBLM_R_X11Y16/CLBLM_IMUX1 CLBLM_R_X11Y16/CLBLM_M_A3 INT_R_X11Y14/LOGIC_OUTS4 INT_R_X11Y14/NN2BEG0 INT_R_X11Y15/NN2A0 INT_R_X11Y15/NN2END_S2_0 INT_R_X11Y16/IMUX1 INT_R_X11Y16/NN2END0 
pips: CLBLM_R_X11Y14/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 INT_R_X11Y14/INT_R.LOGIC_OUTS4->>NN2BEG0 INT_R_X11Y16/INT_R.NN2END0->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[21] - 
wires: CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y15/CLBLM_M_AQ CLBLM_R_X11Y16/CLBLM_IMUX40 CLBLM_R_X11Y16/CLBLM_M_D1 INT_R_X11Y15/LOGIC_OUTS4 INT_R_X11Y15/NR1BEG0 INT_R_X11Y16/IMUX40 INT_R_X11Y16/NR1END0 
pips: CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X11Y15/INT_R.LOGIC_OUTS4->>NR1BEG0 INT_R_X11Y16/INT_R.NR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[22] - 
wires: CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y15/CLBLM_M_BQ CLBLM_R_X11Y16/CLBLM_IMUX24 CLBLM_R_X11Y16/CLBLM_M_B5 INT_R_X11Y15/LOGIC_OUTS5 INT_R_X11Y15/NL1BEG0 INT_R_X11Y15/NL1END_S3_0 INT_R_X11Y16/IMUX24 INT_R_X11Y16/NL1END0 
pips: CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_R_X11Y15/INT_R.LOGIC_OUTS5->>NL1BEG0 INT_R_X11Y16/INT_R.NL1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[22] - 
wires: CLBLM_R_X11Y14/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y14/CLBLM_M_BQ CLBLM_R_X11Y16/CLBLM_IMUX15 CLBLM_R_X11Y16/CLBLM_M_B1 INT_R_X11Y14/LOGIC_OUTS5 INT_R_X11Y14/NN2BEG1 INT_R_X11Y15/NN2A1 INT_R_X11Y16/IMUX15 INT_R_X11Y16/NL1BEG0 INT_R_X11Y16/NL1END_S3_0 INT_R_X11Y16/NN2END1 INT_R_X11Y17/NL1END0 
pips: CLBLM_R_X11Y14/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX15->CLBLM_M_B1 INT_R_X11Y14/INT_R.LOGIC_OUTS5->>NN2BEG1 INT_R_X11Y16/INT_R.NL1END_S3_0->>IMUX15 INT_R_X11Y16/INT_R.NN2END1->>NL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[22]_i_4_n_0 - 
wires: CLBLM_R_X11Y16/CLBLM_IMUX18 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y16/CLBLM_L_B CLBLM_R_X11Y16/CLBLM_M_B2 INT_R_X11Y16/IMUX18 INT_R_X11Y16/LOGIC_OUTS9 
pips: CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y16/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X11Y16/INT_R.LOGIC_OUTS9->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[22] - 
wires: CLBLL_L_X12Y16/CLBLL_LL_CQ CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS6 CLBLL_L_X12Y16/CLBLL_WR1END3 CLBLM_R_X11Y16/CLBLM_IMUX14 CLBLM_R_X11Y16/CLBLM_L_B1 CLBLM_R_X11Y16/CLBLM_WR1END3 INT_L_X12Y16/LOGIC_OUTS_L6 INT_L_X12Y16/WR1BEG3 INT_R_X11Y16/IMUX14 INT_R_X11Y16/WR1END3 VBRK_X34Y17/VBRK_WR1END3 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_CQ->CLBLL_LOGIC_OUTS6 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X12Y16/INT_L.LOGIC_OUTS_L6->>WR1BEG3 INT_R_X11Y16/INT_R.WR1END3->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[22]_i_5_n_0 - 
wires: CLBLM_R_X11Y16/CLBLM_IMUX13 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS10 CLBLM_R_X11Y16/CLBLM_L_B6 CLBLM_R_X11Y16/CLBLM_L_C INT_R_X11Y16/IMUX13 INT_R_X11Y16/LOGIC_OUTS10 
pips: CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X11Y16/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X11Y16/INT_R.LOGIC_OUTS10->>IMUX13 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[22] - 
wires: CLBLL_L_X12Y15/CLBLL_WL1END3 CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y16/CLBLL_L_AQ CLBLM_R_X11Y15/CLBLM_IMUX34 CLBLM_R_X11Y15/CLBLM_L_C6 CLBLM_R_X11Y15/CLBLM_WL1END3 CLBLM_R_X11Y16/CLBLM_IMUX21 CLBLM_R_X11Y16/CLBLM_L_C4 INT_L_X12Y15/WL1BEG3 INT_L_X12Y16/LOGIC_OUTS_L0 INT_L_X12Y16/WL1BEG_N3 INT_R_X11Y15/IMUX34 INT_R_X11Y15/SR1BEG_S0 INT_R_X11Y15/WL1END3 INT_R_X11Y16/IMUX21 INT_R_X11Y16/NL1BEG_N3 INT_R_X11Y16/WL1END_N1_3 VBRK_X34Y16/VBRK_WL1END3 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 INT_L_X12Y16/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X11Y15/INT_R.SR1BEG_S0->>IMUX34 INT_R_X11Y15/INT_R.WL1END3->>SR1BEG_S0 INT_R_X11Y16/INT_R.NL1BEG_N3->>IMUX21 INT_R_X11Y16/INT_R.WL1END_N1_3->>NL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[23]_i_2_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX8 CLBLL_L_X12Y15/CLBLL_LL_A5 CLBLL_L_X12Y15/CLBLL_LL_C CLBLL_L_X12Y15/CLBLL_LL_CMUX CLBLL_L_X12Y15/CLBLL_LOGIC_OUTS22 INT_L_X12Y15/IMUX_L8 INT_L_X12Y15/LOGIC_OUTS_L22 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLL_L_X12Y15/CLBLL_L.CLBLL_LL_C->>CLBLL_LL_CMUX CLBLL_L_X12Y15/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X12Y15/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[23]_i_3_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX11 CLBLL_L_X12Y15/CLBLL_LL_A4 CLBLL_L_X12Y15/CLBLL_LL_B CLBLL_L_X12Y15/CLBLL_LOGIC_OUTS13 INT_L_X12Y15/IMUX_L11 INT_L_X12Y15/LOGIC_OUTS_L13 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y15/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X12Y15/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[23] - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX7 CLBLL_L_X12Y15/CLBLL_LL_A1 CLBLL_L_X12Y16/CLBLL_LL_DQ CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS7 INT_L_X12Y15/IMUX_L7 INT_L_X12Y15/SL1END3 INT_L_X12Y16/LOGIC_OUTS_L7 INT_L_X12Y16/SL1BEG3 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 INT_L_X12Y15/INT_L.SL1END3->>IMUX_L7 INT_L_X12Y16/INT_L.LOGIC_OUTS_L7->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[23] - 
wires: CLBLL_L_X12Y15/CLBLL_ER1BEG3 CLBLL_L_X12Y15/CLBLL_IMUX31 CLBLL_L_X12Y15/CLBLL_LL_C5 CLBLM_R_X11Y15/CLBLM_ER1BEG3 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y15/CLBLM_M_CQ INT_L_X12Y15/ER1END3 INT_L_X12Y15/IMUX_L31 INT_L_X12Y16/ER1END_N3_3 INT_R_X11Y15/ER1BEG3 INT_R_X11Y15/LOGIC_OUTS6 VBRK_X34Y16/VBRK_ER1BEG3 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X12Y15/INT_L.ER1END3->>IMUX_L31 INT_R_X11Y15/INT_R.LOGIC_OUTS6->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[23] - 
wires: CLBLL_L_X12Y14/CLBLL_LL_BQ CLBLL_L_X12Y14/CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y15/CLBLL_IMUX32 CLBLL_L_X12Y15/CLBLL_LL_C1 INT_L_X12Y14/LOGIC_OUTS_L5 INT_L_X12Y14/NL1BEG0 INT_L_X12Y14/NL1END_S3_0 INT_L_X12Y15/IMUX_L32 INT_L_X12Y15/NL1END0 
pips: CLBLL_L_X12Y14/CLBLL_L.CLBLL_LL_BQ->CLBLL_LOGIC_OUTS5 CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 INT_L_X12Y14/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X12Y15/INT_L.NL1END0->>IMUX_L32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[23] - 
wires: CLBLL_L_X12Y15/CLBLL_IMUX18 CLBLL_L_X12Y15/CLBLL_LL_B2 CLBLL_L_X12Y15/CLBLL_NE2A1 CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y16/CLBLM_M_AQ CLBLM_R_X11Y15/CLBLM_IMUX42 CLBLM_R_X11Y15/CLBLM_L_D6 CLBLM_R_X11Y15/CLBLM_NE2A1 INT_L_X10Y14/ER1BEG1 INT_L_X10Y14/SS2END0 INT_L_X10Y15/SS2A0 INT_L_X10Y16/LOGIC_OUTS_L4 INT_L_X10Y16/SS2BEG0 INT_L_X12Y15/IMUX_L18 INT_L_X12Y15/NE2END1 INT_R_X11Y14/ER1END1 INT_R_X11Y14/NE2BEG1 INT_R_X11Y14/NR1BEG1 INT_R_X11Y15/IMUX42 INT_R_X11Y15/NE2A1 INT_R_X11Y15/NR1END1 VBRK_X34Y16/VBRK_NE2A1 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLM_L_X10Y16/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X10Y14/INT_L.SS2END0->>ER1BEG1 INT_L_X10Y16/INT_L.LOGIC_OUTS_L4->>SS2BEG0 INT_L_X12Y15/INT_L.NE2END1->>IMUX_L18 INT_R_X11Y14/INT_R.ER1END1->>NE2BEG1 INT_R_X11Y14/INT_R.ER1END1->>NR1BEG1 INT_R_X11Y15/INT_R.NR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[24]_i_2_n_0 - 
wires: CLBLM_R_X7Y16/CLBLM_IMUX11 CLBLM_R_X7Y16/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y16/CLBLM_M_A4 CLBLM_R_X7Y16/CLBLM_M_B INT_R_X7Y16/IMUX11 INT_R_X7Y16/LOGIC_OUTS13 
pips: CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y16/INT_R.LOGIC_OUTS13->>IMUX11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[31]_i_3_n_0 - 
wires: CLBLM_R_X7Y15/CLBLM_IMUX27 CLBLM_R_X7Y15/CLBLM_M_B4 CLBLM_R_X7Y16/CLBLM_IMUX10 CLBLM_R_X7Y16/CLBLM_IMUX2 CLBLM_R_X7Y16/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y16/CLBLM_L_A4 CLBLM_R_X7Y16/CLBLM_L_B CLBLM_R_X7Y16/CLBLM_M_A2 INT_R_X7Y14/NR1BEG1 INT_R_X7Y14/SS2END1 INT_R_X7Y15/IMUX27 INT_R_X7Y15/NR1END1 INT_R_X7Y15/SS2A1 INT_R_X7Y16/IMUX10 INT_R_X7Y16/IMUX2 INT_R_X7Y16/LOGIC_OUTS9 INT_R_X7Y16/SS2BEG1 
pips: CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y14/INT_R.SS2END1->>NR1BEG1 INT_R_X7Y15/INT_R.NR1END1->>IMUX27 INT_R_X7Y16/INT_R.LOGIC_OUTS9->>IMUX10 INT_R_X7Y16/INT_R.LOGIC_OUTS9->>IMUX2 INT_R_X7Y16/INT_R.LOGIC_OUTS9->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data[24]_i_3_n_0 - 
wires: CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y15/CLBLM_M_A CLBLM_L_X8Y16/CLBLM_NW2A0 CLBLM_R_X7Y16/CLBLM_IMUX8 CLBLM_R_X7Y16/CLBLM_M_A5 CLBLM_R_X7Y16/CLBLM_NW2A0 INT_L_X8Y15/LOGIC_OUTS_L12 INT_L_X8Y15/NW2BEG0 INT_L_X8Y16/NW2A0 INT_R_X7Y15/NW2END_S0_0 INT_R_X7Y16/IMUX8 INT_R_X7Y16/NW2END0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y15/INT_L.LOGIC_OUTS_L12->>NW2BEG0 INT_R_X7Y16/INT_R.NW2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[24] - 
wires: CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y14/CLBLM_M_AQ CLBLM_L_X8Y17/CLBLM_NW2A0 CLBLM_R_X7Y16/CLBLM_IMUX7 CLBLM_R_X7Y16/CLBLM_M_A1 CLBLM_R_X7Y17/CLBLM_NW2A0 INT_L_X8Y14/LOGIC_OUTS_L4 INT_L_X8Y14/NN2BEG0 INT_L_X8Y15/NN2A0 INT_L_X8Y15/NN2END_S2_0 INT_L_X8Y16/NN2END0 INT_L_X8Y16/NW2BEG0 INT_L_X8Y17/NW2A0 INT_R_X7Y16/IMUX7 INT_R_X7Y16/NW2END_S0_0 INT_R_X7Y17/NW2END0 
pips: CLBLM_L_X8Y14/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X8Y14/INT_L.LOGIC_OUTS_L4->>NN2BEG0 INT_L_X8Y16/INT_L.NN2END0->>NW2BEG0 INT_R_X7Y16/INT_R.NW2END_S0_0->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[24] - 
wires: CLBLM_R_X7Y14/CLBLM_BYP1 CLBLM_R_X7Y14/CLBLM_M_AX CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y15/CLBLM_L_AQ CLBLM_R_X7Y16/CLBLM_IMUX17 CLBLM_R_X7Y16/CLBLM_M_B3 INT_R_X7Y14/BYP1 INT_R_X7Y14/BYP_ALT1 INT_R_X7Y14/SL1END0 INT_R_X7Y15/LOGIC_OUTS0 INT_R_X7Y15/NR1BEG0 INT_R_X7Y15/SL1BEG0 INT_R_X7Y16/IMUX17 INT_R_X7Y16/NR1END0 
pips: CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 INT_R_X7Y14/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y14/INT_R.SL1END0->>BYP_ALT1 INT_R_X7Y15/INT_R.LOGIC_OUTS0->>NR1BEG0 INT_R_X7Y15/INT_R.LOGIC_OUTS0->>SL1BEG0 INT_R_X7Y16/INT_R.NR1END0->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

user_command_reg[24] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX8 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y15/CLBLM_L_AQ CLBLM_L_X8Y15/CLBLM_M_A5 INT_L_X8Y15/IMUX_L8 INT_L_X8Y15/LOGIC_OUTS_L0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y15/INT_L.LOGIC_OUTS_L0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[24] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX7 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y15/CLBLM_M_A1 CLBLM_L_X8Y15/CLBLM_M_AQ INT_L_X8Y14/SE2A0 INT_L_X8Y15/IMUX_L7 INT_L_X8Y15/LOGIC_OUTS_L4 INT_L_X8Y15/NW2END_S0_0 INT_L_X8Y15/SE2BEG0 INT_L_X8Y16/NW2END0 INT_R_X9Y14/NR1BEG0 INT_R_X9Y14/SE2END0 INT_R_X9Y15/NR1END0 INT_R_X9Y15/NW2BEG0 INT_R_X9Y16/NW2A0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y15/INT_L.LOGIC_OUTS_L4->>SE2BEG0 INT_L_X8Y15/INT_L.NW2END_S0_0->>IMUX_L7 INT_R_X9Y14/INT_R.SE2END0->>NR1BEG0 INT_R_X9Y15/INT_R.NR1END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[25]_i_2_n_0 - 
wires: CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y15/CLBLM_M_B CLBLM_L_X8Y15/CLBLM_WR1END2 CLBLM_R_X7Y15/CLBLM_IMUX4 CLBLM_R_X7Y15/CLBLM_M_A6 CLBLM_R_X7Y15/CLBLM_WR1END2 INT_L_X8Y15/LOGIC_OUTS_L13 INT_L_X8Y15/WR1BEG2 INT_R_X7Y15/IMUX4 INT_R_X7Y15/WR1END2 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y15/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_R_X7Y15/INT_R.WR1END2->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[25]_i_3_n_0 - 
wires: CLBLM_R_X7Y15/CLBLM_IMUX2 CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y15/CLBLM_L_B CLBLM_R_X7Y15/CLBLM_M_A2 INT_R_X7Y15/IMUX2 INT_R_X7Y15/LOGIC_OUTS9 
pips: CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_R_X7Y15/INT_R.LOGIC_OUTS9->>IMUX2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[25]_i_4_n_0 - 
wires: CLBLM_R_X7Y15/CLBLM_IMUX1 CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y15/CLBLM_L_A CLBLM_R_X7Y15/CLBLM_M_A3 INT_R_X7Y15/IMUX1 INT_R_X7Y15/LOGIC_OUTS8 
pips: CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y15/INT_R.LOGIC_OUTS8->>IMUX1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[25] - 
wires: CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y14/CLBLM_M_BQ CLBLM_L_X8Y14/CLBLM_WL1END0 CLBLM_R_X7Y14/CLBLM_WL1END0 CLBLM_R_X7Y15/CLBLM_IMUX8 CLBLM_R_X7Y15/CLBLM_M_A5 INT_L_X8Y14/LOGIC_OUTS_L5 INT_L_X8Y14/WL1BEG0 INT_R_X7Y14/NL1BEG0 INT_R_X7Y14/NL1END_S3_0 INT_R_X7Y14/WL1END0 INT_R_X7Y15/IMUX8 INT_R_X7Y15/NL1END0 
pips: CLBLM_L_X8Y14/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y14/INT_L.LOGIC_OUTS_L5->>WL1BEG0 INT_R_X7Y14/INT_R.WL1END0->>NL1BEG0 INT_R_X7Y15/INT_R.NL1END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[25] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX27 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y15/CLBLM_L_BQ CLBLM_L_X8Y15/CLBLM_M_B4 INT_L_X8Y15/IMUX_L27 INT_L_X8Y15/LOGIC_OUTS_L1 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y15/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[25] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX18 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y15/CLBLM_M_B2 CLBLM_L_X8Y15/CLBLM_M_BQ INT_L_X8Y15/IMUX_L18 INT_L_X8Y15/LOGIC_OUTS_L5 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y15/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[25] - 
wires: CLBLM_R_X7Y14/CLBLM_BYP4 CLBLM_R_X7Y14/CLBLM_M_BX CLBLM_R_X7Y15/CLBLM_IMUX3 CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y15/CLBLM_L_A2 CLBLM_R_X7Y15/CLBLM_L_BQ INT_R_X7Y14/BYP4 INT_R_X7Y14/BYP_ALT4 INT_R_X7Y14/SL1END1 INT_R_X7Y15/IMUX3 INT_R_X7Y15/LOGIC_OUTS1 INT_R_X7Y15/SL1BEG1 
pips: CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y14/INT_R.BYP_ALT4->>BYP4 INT_R_X7Y14/INT_R.SL1END1->>BYP_ALT4 INT_R_X7Y15/INT_R.LOGIC_OUTS1->>IMUX3 INT_R_X7Y15/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[26]_i_3_n_0 - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX8 CLBLM_L_X10Y15/CLBLM_LOGIC_OUTS22 CLBLM_L_X10Y15/CLBLM_M_A5 CLBLM_L_X10Y15/CLBLM_M_C CLBLM_L_X10Y15/CLBLM_M_CMUX INT_L_X10Y15/IMUX_L8 INT_L_X10Y15/LOGIC_OUTS_L22 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y15/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X10Y15/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X10Y15/INT_L.LOGIC_OUTS_L22->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[26]_i_4_n_0 - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX7 CLBLM_L_X10Y15/CLBLM_LOGIC_OUTS15 CLBLM_L_X10Y15/CLBLM_M_A1 CLBLM_L_X10Y15/CLBLM_M_D INT_L_X10Y15/IMUX_L7 INT_L_X10Y15/LOGIC_OUTS_L15 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_L_X10Y15/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X10Y15/INT_L.LOGIC_OUTS_L15->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[26]_i_5_n_0 - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX1 CLBLM_L_X10Y15/CLBLM_M_A3 CLBLM_L_X10Y15/CLBLM_SE2A0 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y15/CLBLM_L_D DSP_R_X9Y15/DSP_SE2A0_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_SE2A0 INT_L_X10Y15/IMUX_L1 INT_L_X10Y15/SE2END0 INT_L_X8Y15/ER1BEG_S0 INT_L_X8Y15/LOGIC_OUTS_L11 INT_L_X8Y16/ER1BEG0 INT_R_X9Y15/SE2A0 INT_R_X9Y16/ER1END0 INT_R_X9Y16/SE2BEG0 VBRK_X29Y16/VBRK_SE2A0 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y15/INT_L.SE2END0->>IMUX_L1 INT_L_X8Y15/INT_L.LOGIC_OUTS_L11->>ER1BEG_S0 INT_R_X9Y16/INT_R.ER1END0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[26] - 
wires: CLBLM_L_X10Y15/CLBLM_EL1BEG1 CLBLM_L_X10Y15/CLBLM_IMUX2 CLBLM_L_X10Y15/CLBLM_M_A2 CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y14/CLBLM_M_CQ DSP_R_X9Y15/DSP_EL1BEG1_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_EL1BEG1 INT_L_X10Y15/EL1END1 INT_L_X10Y15/IMUX_L2 INT_L_X8Y14/LOGIC_OUTS_L6 INT_L_X8Y14/NE2BEG2 INT_L_X8Y15/NE2A2 INT_R_X9Y15/EL1BEG1 INT_R_X9Y15/NE2END2 VBRK_X29Y16/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y14/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X10Y15/INT_L.EL1END1->>IMUX_L2 INT_L_X8Y14/INT_L.LOGIC_OUTS_L6->>NE2BEG2 INT_R_X9Y15/INT_R.NE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[26] - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX38 CLBLM_L_X10Y15/CLBLM_M_D3 CLBLM_L_X10Y15/CLBLM_NE2A3 CLBLM_L_X8Y13/CLBLM_WL1END3 CLBLM_L_X8Y14/CLBLM_EE2BEG3 CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y14/CLBLM_L_AQ CLBLM_R_X7Y13/CLBLM_WL1END3 CLBLM_R_X7Y14/CLBLM_BYP3 CLBLM_R_X7Y14/CLBLM_EE2BEG3 CLBLM_R_X7Y14/CLBLM_M_CX DSP_R_X9Y15/DSP_NE2A3_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_NE2A3 INT_L_X10Y15/IMUX_L38 INT_L_X10Y15/NE2END3 INT_L_X8Y13/WL1BEG3 INT_L_X8Y14/EE2A3 INT_L_X8Y14/LOGIC_OUTS_L0 INT_L_X8Y14/WL1BEG_N3 INT_R_X7Y13/WL1END3 INT_R_X7Y14/BYP3 INT_R_X7Y14/BYP_ALT3 INT_R_X7Y14/EE2BEG3 INT_R_X7Y14/NL1BEG_N3 INT_R_X7Y14/WL1END_N1_3 INT_R_X9Y14/EE2END3 INT_R_X9Y14/NE2BEG3 INT_R_X9Y15/NE2A3 VBRK_X29Y16/VBRK_NE2A3 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y14/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X10Y15/INT_L.NE2END3->>IMUX_L38 INT_L_X8Y14/INT_L.LOGIC_OUTS_L0->>WL1BEG_N3 INT_R_X7Y14/INT_R.BYP_ALT3->>BYP3 INT_R_X7Y14/INT_R.NL1BEG_N3->>BYP_ALT3 INT_R_X7Y14/INT_R.NL1BEG_N3->>EE2BEG3 INT_R_X7Y14/INT_R.WL1END_N1_3->>NL1BEG_N3 INT_R_X9Y14/INT_R.EE2END3->>NE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

failed_addr_reg__0[26] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX37 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y15/CLBLM_L_D4 CLBLM_L_X8Y15/CLBLM_M_CQ INT_L_X8Y15/IMUX_L37 INT_L_X8Y15/LOGIC_OUTS_L6 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y15/INT_L.LOGIC_OUTS_L6->>IMUX_L37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[26] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX36 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y15/CLBLM_L_CQ CLBLM_L_X8Y15/CLBLM_L_D2 INT_L_X8Y15/IMUX_L36 INT_L_X8Y15/LOGIC_OUTS_L2 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y15/INT_L.LOGIC_OUTS_L2->>IMUX_L36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[27]_i_2_n_0 - 
wires: CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y15/CLBLM_L_A CLBLM_L_X8Y16/CLBLM_IMUX8 CLBLM_L_X8Y16/CLBLM_M_A5 INT_L_X8Y15/LOGIC_OUTS_L8 INT_L_X8Y15/NR1BEG0 INT_L_X8Y16/IMUX_L8 INT_L_X8Y16/NR1END0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y15/INT_L.LOGIC_OUTS_L8->>NR1BEG0 INT_L_X8Y16/INT_L.NR1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[30]_i_4_n_0 - 
wires: CLBLM_L_X8Y16/CLBLM_IMUX1 CLBLM_L_X8Y16/CLBLM_IMUX17 CLBLM_L_X8Y16/CLBLM_IMUX9 CLBLM_L_X8Y16/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y16/CLBLM_L_A5 CLBLM_L_X8Y16/CLBLM_L_C CLBLM_L_X8Y16/CLBLM_L_CMUX CLBLM_L_X8Y16/CLBLM_M_A3 CLBLM_L_X8Y16/CLBLM_M_B3 INT_L_X8Y16/IMUX_L1 INT_L_X8Y16/IMUX_L17 INT_L_X8Y16/IMUX_L9 INT_L_X8Y16/LOGIC_OUTS_L18 
pips: CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_L_X8Y16/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X8Y16/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X8Y16/INT_L.LOGIC_OUTS_L18->>IMUX_L1 INT_L_X8Y16/INT_L.LOGIC_OUTS_L18->>IMUX_L17 INT_L_X8Y16/INT_L.LOGIC_OUTS_L18->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

data[27]_i_3_n_0 - 
wires: CLBLM_L_X8Y16/CLBLM_IMUX4 CLBLM_L_X8Y16/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y16/CLBLM_M_A6 CLBLM_L_X8Y16/CLBLM_M_C INT_L_X8Y16/IMUX_L4 INT_L_X8Y16/LOGIC_OUTS_L14 
pips: CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y16/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y16/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[27] - 
wires: CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS4 CLBLM_L_X10Y17/CLBLM_M_AQ CLBLM_L_X10Y17/CLBLM_WR1END1 CLBLM_L_X8Y16/CLBLM_IMUX7 CLBLM_L_X8Y16/CLBLM_M_A1 DSP_R_X9Y15/DSP_WR1END1_2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_WR1END1 INT_L_X10Y17/LOGIC_OUTS_L4 INT_L_X10Y17/WR1BEG1 INT_L_X8Y16/IMUX_L7 INT_L_X8Y16/WL1END3 INT_L_X8Y17/WL1END_N1_3 INT_R_X9Y16/WL1BEG3 INT_R_X9Y17/WL1BEG_N3 INT_R_X9Y17/WR1END1 VBRK_X29Y18/VBRK_WR1END1 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX7->CLBLM_M_A1 INT_L_X10Y17/INT_L.LOGIC_OUTS_L4->>WR1BEG1 INT_L_X8Y16/INT_L.WL1END3->>IMUX_L7 INT_R_X9Y17/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[27] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX10 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y15/CLBLM_L_A4 CLBLM_L_X8Y15/CLBLM_L_DQ INT_L_X8Y15/IMUX_L10 INT_L_X8Y15/LOGIC_OUTS_L3 INT_L_X8Y15/SR1BEG_S0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X8Y15/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X8Y15/INT_L.SR1BEG_S0->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[27] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX6 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y15/CLBLM_L_A1 CLBLM_L_X8Y15/CLBLM_M_DQ INT_L_X8Y15/IMUX_L6 INT_L_X8Y15/LOGIC_OUTS_L7 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X8Y15/INT_L.LOGIC_OUTS_L7->>IMUX_L6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[27] - 
wires: CLBLM_L_X8Y16/CLBLM_IMUX35 CLBLM_L_X8Y16/CLBLM_M_C6 CLBLM_L_X8Y16/CLBLM_NE2A2 CLBLM_R_X7Y14/CLBLM_BYP6 CLBLM_R_X7Y14/CLBLM_M_DX CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y15/CLBLM_L_CQ CLBLM_R_X7Y16/CLBLM_NE2A2 INT_L_X6Y14/ER1BEG3 INT_L_X6Y14/SW2END2 INT_L_X8Y16/IMUX_L35 INT_L_X8Y16/NE2END2 INT_R_X7Y14/BYP6 INT_R_X7Y14/BYP_ALT6 INT_R_X7Y14/ER1END3 INT_R_X7Y14/SW2A2 INT_R_X7Y15/ER1END_N3_3 INT_R_X7Y15/LOGIC_OUTS2 INT_R_X7Y15/NE2BEG2 INT_R_X7Y15/SW2BEG2 INT_R_X7Y16/NE2A2 
pips: CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X6Y14/INT_L.SW2END2->>ER1BEG3 INT_L_X8Y16/INT_L.NE2END2->>IMUX_L35 INT_R_X7Y14/INT_R.BYP_ALT6->>BYP6 INT_R_X7Y14/INT_R.ER1END3->>BYP_ALT6 INT_R_X7Y15/INT_R.LOGIC_OUTS2->>NE2BEG2 INT_R_X7Y15/INT_R.LOGIC_OUTS2->>SW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[28]_i_2_n_0 - 
wires: CLBLM_R_X7Y16/CLBLM_IMUX5 CLBLM_R_X7Y16/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y16/CLBLM_L_A6 CLBLM_R_X7Y16/CLBLM_L_C INT_R_X7Y16/IMUX5 INT_R_X7Y16/LOGIC_OUTS10 
pips: CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_R_X7Y16/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y16/INT_R.LOGIC_OUTS10->>IMUX5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[28]_i_3_n_0 - 
wires: CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y15/CLBLM_L_B CLBLM_L_X8Y16/CLBLM_NW2A1 CLBLM_R_X7Y16/CLBLM_IMUX9 CLBLM_R_X7Y16/CLBLM_L_A5 CLBLM_R_X7Y16/CLBLM_NW2A1 INT_L_X8Y15/LOGIC_OUTS_L9 INT_L_X8Y15/NW2BEG1 INT_L_X8Y16/NW2A1 INT_R_X7Y16/IMUX9 INT_R_X7Y16/NW2END1 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y15/INT_L.LOGIC_OUTS_L9->>NW2BEG1 INT_R_X7Y16/INT_R.NW2END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[28] - 
wires: CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS5 CLBLM_L_X10Y17/CLBLM_M_BQ CLBLM_L_X10Y17/CLBLM_WW2A1 CLBLM_L_X8Y16/CLBLM_SW2A1 CLBLM_R_X7Y16/CLBLM_IMUX3 CLBLM_R_X7Y16/CLBLM_L_A2 CLBLM_R_X7Y16/CLBLM_SW2A1 DSP_R_X9Y15/DSP_WW2A1_2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_WW2A1 INT_L_X10Y17/LOGIC_OUTS_L5 INT_L_X10Y17/WW2BEG1 INT_L_X8Y16/SW2A1 INT_L_X8Y17/SW2BEG1 INT_L_X8Y17/WW2END1 INT_R_X7Y16/IMUX3 INT_R_X7Y16/SW2END1 INT_R_X9Y17/WW2A1 VBRK_X29Y18/VBRK_WW2A1 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y17/INT_L.LOGIC_OUTS_L5->>WW2BEG1 INT_L_X8Y17/INT_L.WW2END1->>SW2BEG1 INT_R_X7Y16/INT_R.SW2END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[28] - 
wires: CLBLM_R_X7Y14/CLBLM_BYP0 CLBLM_R_X7Y14/CLBLM_L_AX CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y15/CLBLM_L_DQ CLBLM_R_X7Y16/CLBLM_IMUX20 CLBLM_R_X7Y16/CLBLM_L_C2 INT_L_X6Y14/SE2A0 INT_L_X6Y15/SE2BEG0 INT_L_X6Y15/SR1BEG_S0 INT_L_X6Y15/WR1END_S1_0 INT_L_X6Y16/EL1BEG2 INT_L_X6Y16/NL1BEG_N3 INT_L_X6Y16/WR1END0 INT_R_X7Y14/BYP0 INT_R_X7Y14/BYP_ALT0 INT_R_X7Y14/SE2END0 INT_R_X7Y15/LOGIC_OUTS3 INT_R_X7Y15/WR1BEG_S0 INT_R_X7Y16/EL1END2 INT_R_X7Y16/IMUX20 INT_R_X7Y16/WR1BEG0 
pips: CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y16/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X6Y15/INT_L.SR1BEG_S0->>SE2BEG0 INT_L_X6Y15/INT_L.WR1END_S1_0->>SR1BEG_S0 INT_L_X6Y16/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X6Y16/INT_L.WR1END0->>NL1BEG_N3 INT_R_X7Y14/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y14/INT_R.SE2END0->>BYP_ALT0 INT_R_X7Y15/INT_R.LOGIC_OUTS3->>WR1BEG_S0 INT_R_X7Y16/INT_R.EL1END2->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

user_command_reg[28] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX14 CLBLM_L_X8Y15/CLBLM_L_B1 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y18/CLBLM_L_AQ INT_L_X8Y12/NR1BEG0 INT_L_X8Y12/SS6END0 INT_L_X8Y13/NL1BEG_N3 INT_L_X8Y13/NN2BEG3 INT_L_X8Y13/NR1END0 INT_L_X8Y13/SS6E0 INT_L_X8Y14/NN2A3 INT_L_X8Y14/SS6D0 INT_L_X8Y15/IMUX_L14 INT_L_X8Y15/NN2END3 INT_L_X8Y15/SS6C0 INT_L_X8Y16/SS6B0 INT_L_X8Y17/SS6A0 INT_L_X8Y18/LOGIC_OUTS_L0 INT_L_X8Y18/SS6BEG0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y12/INT_L.SS6END0->>NR1BEG0 INT_L_X8Y13/INT_L.NL1BEG_N3->>NN2BEG3 INT_L_X8Y13/INT_L.NR1END0->>NL1BEG_N3 INT_L_X8Y15/INT_L.NN2END3->>IMUX_L14 INT_L_X8Y18/INT_L.LOGIC_OUTS_L0->>SS6BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[28] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX16 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y15/CLBLM_L_B3 CLBLM_L_X8Y15/CLBLM_M_AMUX INT_L_X8Y14/SR1END3 INT_L_X8Y15/IMUX_L16 INT_L_X8Y15/LOGIC_OUTS_L20 INT_L_X8Y15/SR1BEG3 INT_L_X8Y15/SR1END_N3_3 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y15/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y15/INT_L.SR1END_N3_3->>IMUX_L16 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[29]_i_2_n_0 - 
wires: CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y15/CLBLM_M_C CLBLM_L_X8Y15/CLBLM_WW2A2 CLBLM_L_X8Y16/CLBLM_ER1BEG0 CLBLM_L_X8Y16/CLBLM_IMUX24 CLBLM_L_X8Y16/CLBLM_M_B5 CLBLM_R_X7Y15/CLBLM_WW2A2 CLBLM_R_X7Y16/CLBLM_ER1BEG0 INT_L_X6Y15/ER1BEG3 INT_L_X6Y15/WW2END2 INT_L_X8Y15/LOGIC_OUTS_L14 INT_L_X8Y15/WW2BEG2 INT_L_X8Y16/ER1END0 INT_L_X8Y16/IMUX_L24 INT_R_X7Y15/ER1BEG_S0 INT_R_X7Y15/ER1END3 INT_R_X7Y15/WW2A2 INT_R_X7Y16/ER1BEG0 INT_R_X7Y16/ER1END_N3_3 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X6Y15/INT_L.WW2END2->>ER1BEG3 INT_L_X8Y15/INT_L.LOGIC_OUTS_L14->>WW2BEG2 INT_L_X8Y16/INT_L.ER1END0->>IMUX_L24 INT_R_X7Y15/INT_R.ER1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[29]_i_3_n_0 - 
wires: CLBLM_L_X8Y16/CLBLM_IMUX15 CLBLM_L_X8Y16/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y16/CLBLM_M_B1 CLBLM_L_X8Y16/CLBLM_M_D INT_L_X8Y16/IMUX_L15 INT_L_X8Y16/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y16/INT_L.LOGIC_OUTS_L15->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[29] - 
wires: CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y14/CLBLM_M_DQ CLBLM_L_X8Y16/CLBLM_IMUX27 CLBLM_L_X8Y16/CLBLM_M_B4 INT_L_X8Y14/LOGIC_OUTS_L7 INT_L_X8Y14/NN2BEG3 INT_L_X8Y15/NN2A3 INT_L_X8Y16/FAN_ALT3 INT_L_X8Y16/FAN_BOUNCE3 INT_L_X8Y16/IMUX_L27 INT_L_X8Y16/NN2END3 
pips: CLBLM_L_X8Y14/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 INT_L_X8Y14/INT_L.LOGIC_OUTS_L7->>NN2BEG3 INT_L_X8Y16/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y16/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X8Y16/INT_L.NN2END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[29] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX29 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y15/CLBLM_L_AMUX CLBLM_L_X8Y15/CLBLM_M_C2 INT_L_X8Y15/IMUX_L29 INT_L_X8Y15/LOGIC_OUTS_L16 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y15/INT_L.LOGIC_OUTS_L16->>IMUX_L29 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[29] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX31 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y15/CLBLM_M_BMUX CLBLM_L_X8Y15/CLBLM_M_C5 INT_L_X8Y15/IMUX_L31 INT_L_X8Y15/LOGIC_OUTS_L21 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_L_X8Y15/INT_L.LOGIC_OUTS_L21->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[29] - 
wires: CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y14/CLBLM_L_BQ CLBLM_L_X8Y14/CLBLM_WR1END2 CLBLM_L_X8Y16/CLBLM_IMUX40 CLBLM_L_X8Y16/CLBLM_M_D1 CLBLM_R_X7Y14/CLBLM_BYP5 CLBLM_R_X7Y14/CLBLM_L_BX CLBLM_R_X7Y14/CLBLM_WR1END2 INT_L_X8Y14/LOGIC_OUTS_L1 INT_L_X8Y14/NN2BEG1 INT_L_X8Y14/WR1BEG2 INT_L_X8Y15/FAN_BOUNCE_S3_2 INT_L_X8Y15/NN2A1 INT_L_X8Y16/FAN_ALT2 INT_L_X8Y16/FAN_BOUNCE2 INT_L_X8Y16/IMUX_L40 INT_L_X8Y16/NN2END1 INT_R_X7Y14/BYP5 INT_R_X7Y14/BYP_ALT5 INT_R_X7Y14/WR1END2 
pips: CLBLM_L_X8Y14/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X8Y14/INT_L.LOGIC_OUTS_L1->>NN2BEG1 INT_L_X8Y14/INT_L.LOGIC_OUTS_L1->>WR1BEG2 INT_L_X8Y16/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y16/INT_L.FAN_BOUNCE2->>IMUX_L40 INT_L_X8Y16/INT_L.NN2END1->>FAN_ALT2 INT_R_X7Y14/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y14/INT_R.WR1END2->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[2]_i_2_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_ER1BEG1 CLBLL_L_X12Y18/CLBLL_IMUX12 CLBLL_L_X12Y18/CLBLL_LL_B6 CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y18/CLBLM_M_B CLBLM_R_X11Y18/CLBLM_ER1BEG1 INT_L_X10Y18/EL1BEG0 INT_L_X10Y18/LOGIC_OUTS_L13 INT_L_X12Y18/ER1END1 INT_L_X12Y18/IMUX_L12 INT_R_X11Y17/EL1END_S3_0 INT_R_X11Y18/EL1END0 INT_R_X11Y18/ER1BEG1 VBRK_X34Y19/VBRK_ER1BEG1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX12->CLBLL_LL_B6 CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y18/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X12Y18/INT_L.ER1END1->>IMUX_L12 INT_R_X11Y18/INT_R.EL1END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[2]_i_3_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX18 CLBLL_L_X12Y18/CLBLL_LL_B2 CLBLL_L_X12Y19/CLBLL_LL_B CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS13 INT_L_X12Y18/IMUX_L18 INT_L_X12Y18/SL1END1 INT_L_X12Y19/LOGIC_OUTS_L13 INT_L_X12Y19/SL1BEG1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 INT_L_X12Y18/INT_L.SL1END1->>IMUX_L18 INT_L_X12Y19/INT_L.LOGIC_OUTS_L13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[2] - 
wires: CLBLL_L_X12Y16/CLBLL_LL_AMUX CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y18/CLBLL_IMUX27 CLBLL_L_X12Y18/CLBLL_LL_B4 INT_L_X12Y16/LOGIC_OUTS_L20 INT_L_X12Y16/NN2BEG2 INT_L_X12Y17/NN2A2 INT_L_X12Y18/IMUX_L27 INT_L_X12Y18/NN2END2 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 INT_L_X12Y16/INT_L.LOGIC_OUTS_L20->>NN2BEG2 INT_L_X12Y18/INT_L.NN2END2->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data2[2] - 
wires: CLBLM_L_X10Y18/CLBLM_EL1BEG0 CLBLM_L_X10Y18/CLBLM_IMUX17 CLBLM_L_X10Y18/CLBLM_M_B3 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y18/CLBLM_M_CQ DSP_R_X9Y15/DSP_EL1BEG0_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EL1BEG0 INT_L_X10Y17/EL1END_S3_0 INT_L_X10Y18/EL1END0 INT_L_X10Y18/IMUX_L17 INT_L_X8Y18/EL1BEG1 INT_L_X8Y18/LOGIC_OUTS_L6 INT_R_X9Y18/EL1BEG0 INT_R_X9Y18/EL1END1 VBRK_X29Y19/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X10Y18/INT_L.EL1END0->>IMUX_L17 INT_L_X8Y18/INT_L.LOGIC_OUTS_L6->>EL1BEG1 INT_R_X9Y18/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[2] - 
wires: CLBLL_L_X12Y17/CLBLL_LL_DQ CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS7 CLBLL_L_X12Y19/CLBLL_IMUX18 CLBLL_L_X12Y19/CLBLL_LL_B2 INT_L_X12Y17/LOGIC_OUTS_L7 INT_L_X12Y17/NL1BEG2 INT_L_X12Y18/NL1BEG1 INT_L_X12Y18/NL1END2 INT_L_X12Y19/IMUX_L18 INT_L_X12Y19/NL1END1 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_DQ->CLBLL_LOGIC_OUTS7 CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX18->CLBLL_LL_B2 INT_L_X12Y17/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X12Y18/INT_L.NL1END2->>NL1BEG1 INT_L_X12Y19/INT_L.NL1END1->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[2] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX15 CLBLL_L_X12Y19/CLBLL_LL_B1 CLBLL_L_X12Y19/CLBLL_LL_BMUX CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS21 INT_L_X12Y19/IMUX_L15 INT_L_X12Y19/LOGIC_OUTS_L21 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX15->CLBLL_LL_B1 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X12Y19/INT_L.LOGIC_OUTS_L21->>IMUX_L15 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[30]_i_2_n_0 - 
wires: CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y15/CLBLM_L_C CLBLM_L_X8Y16/CLBLM_IMUX5 CLBLM_L_X8Y16/CLBLM_L_A6 INT_L_X8Y15/LOGIC_OUTS_L10 INT_L_X8Y15/NR1BEG2 INT_L_X8Y16/IMUX_L5 INT_L_X8Y16/NR1END2 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X8Y15/INT_L.LOGIC_OUTS_L10->>NR1BEG2 INT_L_X8Y16/INT_L.NR1END2->>IMUX_L5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[30]_i_3_n_0 - 
wires: CLBLM_L_X8Y16/CLBLM_IMUX10 CLBLM_L_X8Y16/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y16/CLBLM_L_A4 CLBLM_L_X8Y16/CLBLM_L_B INT_L_X8Y16/IMUX_L10 INT_L_X8Y16/LOGIC_OUTS_L9 
pips: CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y16/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X8Y16/INT_L.LOGIC_OUTS_L9->>IMUX_L10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[30] - 
wires: CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y14/CLBLM_M_AMUX CLBLM_L_X8Y15/CLBLM_EL1BEG1 CLBLM_L_X8Y15/CLBLM_NW2A2 CLBLM_L_X8Y16/CLBLM_IMUX0 CLBLM_L_X8Y16/CLBLM_L_A3 CLBLM_R_X7Y15/CLBLM_EL1BEG1 CLBLM_R_X7Y15/CLBLM_NW2A2 INT_L_X8Y14/LOGIC_OUTS_L20 INT_L_X8Y14/NW2BEG2 INT_L_X8Y15/EL1END1 INT_L_X8Y15/NR1BEG1 INT_L_X8Y15/NW2A2 INT_L_X8Y16/GFAN0 INT_L_X8Y16/IMUX_L0 INT_L_X8Y16/NR1END1 INT_R_X7Y15/EL1BEG1 INT_R_X7Y15/NW2END2 
pips: CLBLM_L_X8Y14/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X8Y14/INT_L.LOGIC_OUTS_L20->>NW2BEG2 INT_L_X8Y15/INT_L.EL1END1->>NR1BEG1 INT_L_X8Y16/INT_L.GFAN0->>IMUX_L0 INT_L_X8Y16/INT_L.NR1END1->>GFAN0 INT_R_X7Y15/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[30] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX30 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y15/CLBLM_L_BMUX CLBLM_L_X8Y15/CLBLM_L_C5 INT_L_X8Y15/IMUX_L30 INT_L_X8Y15/LOGIC_OUTS_L17 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y15/INT_L.LOGIC_OUTS_L17->>IMUX_L30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[30] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX21 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y15/CLBLM_L_C4 CLBLM_L_X8Y15/CLBLM_M_CMUX INT_L_X8Y15/IMUX_L21 INT_L_X8Y15/LOGIC_OUTS_L22 INT_L_X8Y15/NL1BEG_N3 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y15/INT_L.LOGIC_OUTS_L22->>NL1BEG_N3 INT_L_X8Y15/INT_L.NL1BEG_N3->>IMUX_L21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[30] - 
wires: CLBLM_L_X8Y13/CLBLM_SW2A2 CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y14/CLBLM_L_CQ CLBLM_L_X8Y16/CLBLM_IMUX13 CLBLM_L_X8Y16/CLBLM_L_B6 CLBLM_R_X7Y13/CLBLM_SW2A2 CLBLM_R_X7Y14/CLBLM_BYP2 CLBLM_R_X7Y14/CLBLM_L_CX INT_L_X8Y13/SW2A2 INT_L_X8Y14/LOGIC_OUTS_L2 INT_L_X8Y14/NN2BEG2 INT_L_X8Y14/SW2BEG2 INT_L_X8Y15/NN2A2 INT_L_X8Y16/IMUX_L13 INT_L_X8Y16/NN2END2 INT_R_X7Y13/NL1BEG2 INT_R_X7Y13/SW2END2 INT_R_X7Y14/BYP2 INT_R_X7Y14/BYP_ALT2 INT_R_X7Y14/NL1END2 
pips: CLBLM_L_X8Y14/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y16/CLBLM_L.CLBLM_IMUX13->CLBLM_L_B6 CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X8Y14/INT_L.LOGIC_OUTS_L2->>NN2BEG2 INT_L_X8Y14/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_L_X8Y16/INT_L.NN2END2->>IMUX_L13 INT_R_X7Y13/INT_R.SW2END2->>NL1BEG2 INT_R_X7Y14/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y14/INT_R.NL1END2->>BYP_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

data - 
wires: CLBLL_L_X12Y15/CLBLL_FAN7 CLBLL_L_X12Y15/CLBLL_LL_CE CLBLL_L_X12Y15/CLBLL_WW2A2 CLBLL_L_X12Y17/CLBLL_SW2A2 CLBLL_L_X12Y18/CLBLL_FAN7 CLBLL_L_X12Y18/CLBLL_LL_CE CLBLL_L_X12Y19/CLBLL_SE2A2 CLBLL_L_X12Y19/CLBLL_WL1END1 CLBLL_L_X12Y20/CLBLL_FAN7 CLBLL_L_X12Y20/CLBLL_LL_CE CLBLL_L_X12Y21/CLBLL_FAN7 CLBLL_L_X12Y21/CLBLL_LL_CE CLBLL_L_X12Y22/CLBLL_NE2A2 CLBLM_L_X10Y15/CLBLM_FAN6 CLBLM_L_X10Y15/CLBLM_FAN7 CLBLM_L_X10Y15/CLBLM_L_CE CLBLM_L_X10Y15/CLBLM_M_CE CLBLM_L_X10Y16/CLBLM_WR1END0 CLBLM_L_X10Y18/CLBLM_FAN6 CLBLM_L_X10Y18/CLBLM_FAN7 CLBLM_L_X10Y18/CLBLM_L_CE CLBLM_L_X10Y18/CLBLM_M_CE CLBLM_L_X10Y21/CLBLM_EE2BEG2 CLBLM_L_X10Y21/CLBLM_FAN7 CLBLM_L_X10Y21/CLBLM_M_CE CLBLM_L_X10Y22/CLBLM_NE2A2 CLBLM_L_X8Y15/CLBLM_WL1END1 CLBLM_L_X8Y16/CLBLM_FAN6 CLBLM_L_X8Y16/CLBLM_FAN7 CLBLM_L_X8Y16/CLBLM_L_CE CLBLM_L_X8Y16/CLBLM_M_CE CLBLM_L_X8Y16/CLBLM_WR1END2 CLBLM_L_X8Y19/CLBLM_FAN7 CLBLM_L_X8Y19/CLBLM_M_CE CLBLM_L_X8Y21/CLBLM_EE2BEG2 CLBLM_R_X11Y15/CLBLM_WW2A2 CLBLM_R_X11Y16/CLBLM_FAN6 CLBLM_R_X11Y16/CLBLM_FAN7 CLBLM_R_X11Y16/CLBLM_L_CE CLBLM_R_X11Y16/CLBLM_M_CE CLBLM_R_X11Y17/CLBLM_FAN6 CLBLM_R_X11Y17/CLBLM_L_CE CLBLM_R_X11Y17/CLBLM_SW2A2 CLBLM_R_X11Y19/CLBLM_FAN6 CLBLM_R_X11Y19/CLBLM_L_CE CLBLM_R_X11Y19/CLBLM_SE2A2 CLBLM_R_X11Y19/CLBLM_WL1END1 CLBLM_R_X11Y20/CLBLM_FAN7 CLBLM_R_X11Y20/CLBLM_M_CE CLBLM_R_X11Y21/CLBLM_FAN7 CLBLM_R_X11Y21/CLBLM_M_CE CLBLM_R_X11Y22/CLBLM_NE2A2 CLBLM_R_X7Y15/CLBLM_FAN7 CLBLM_R_X7Y15/CLBLM_M_CE CLBLM_R_X7Y15/CLBLM_WL1END1 CLBLM_R_X7Y16/CLBLM_FAN6 CLBLM_R_X7Y16/CLBLM_FAN7 CLBLM_R_X7Y16/CLBLM_L_CE CLBLM_R_X7Y16/CLBLM_M_CE CLBLM_R_X7Y16/CLBLM_WR1END2 CLBLM_R_X7Y21/CLBLM_EE2BEG2 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y21/CLBLM_M_C DSP_R_X9Y15/DSP_WR1END0_1 DSP_R_X9Y20/DSP_EE2BEG2_1 DSP_R_X9Y20/DSP_NE2A2_2 INT_INTERFACE_R_X9Y16/INT_INTERFACE_WR1END0 INT_INTERFACE_R_X9Y21/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_NE2A2 INT_L_X10Y15/FAN_ALT1 INT_L_X10Y15/FAN_ALT5 INT_L_X10Y15/FAN_ALT6 INT_L_X10Y15/FAN_ALT7 INT_L_X10Y15/FAN_BOUNCE1 INT_L_X10Y15/FAN_BOUNCE5 INT_L_X10Y15/FAN_L6 INT_L_X10Y15/FAN_L7 INT_L_X10Y15/WR1BEG_S0 INT_L_X10Y15/WW2END2 INT_L_X10Y16/WR1BEG0 INT_L_X10Y18/FAN_ALT6 INT_L_X10Y18/FAN_ALT7 INT_L_X10Y18/FAN_L6 INT_L_X10Y18/FAN_L7 INT_L_X10Y18/WL1END1 INT_L_X10Y21/EE2A2 INT_L_X10Y21/FAN_ALT7 INT_L_X10Y21/FAN_L7 INT_L_X10Y21/SL1END2 INT_L_X10Y22/NE2END2 INT_L_X10Y22/SL1BEG2 INT_L_X12Y15/FAN_ALT7 INT_L_X12Y15/FAN_L7 INT_L_X12Y15/SL1END2 INT_L_X12Y15/WW2BEG2 INT_L_X12Y16/SL1BEG2 INT_L_X12Y16/SS2END2 INT_L_X12Y17/SS2A2 INT_L_X12Y17/SW2A2 INT_L_X12Y18/FAN_ALT7 INT_L_X12Y18/FAN_L7 INT_L_X12Y18/SL1END2 INT_L_X12Y18/SS2BEG2 INT_L_X12Y18/SW2BEG2 INT_L_X12Y19/SE2END2 INT_L_X12Y19/SL1BEG2 INT_L_X12Y19/WL1BEG1 INT_L_X12Y20/FAN_ALT7 INT_L_X12Y20/FAN_L7 INT_L_X12Y20/SL1END2 INT_L_X12Y21/FAN_ALT7 INT_L_X12Y21/FAN_L7 INT_L_X12Y21/SL1BEG2 INT_L_X12Y21/SL1END2 INT_L_X12Y22/NE2END2 INT_L_X12Y22/SL1BEG2 INT_L_X8Y15/WL1BEG1 INT_L_X8Y15/WL1END2 INT_L_X8Y16/BYP_ALT4 INT_L_X8Y16/BYP_BOUNCE4 INT_L_X8Y16/FAN_ALT6 INT_L_X8Y16/FAN_ALT7 INT_L_X8Y16/FAN_L6 INT_L_X8Y16/FAN_L7 INT_L_X8Y16/WR1BEG2 INT_L_X8Y16/WR1END1 INT_L_X8Y19/FAN_ALT7 INT_L_X8Y19/FAN_L7 INT_L_X8Y19/WL1END1 INT_L_X8Y21/EE2A2 INT_R_X11Y15/WW2A2 INT_R_X11Y16/FAN6 INT_R_X11Y16/FAN7 INT_R_X11Y16/FAN_ALT6 INT_R_X11Y16/FAN_ALT7 INT_R_X11Y16/FAN_BOUNCE7 INT_R_X11Y16/SL1END2 INT_R_X11Y17/FAN6 INT_R_X11Y17/FAN_ALT1 INT_R_X11Y17/FAN_ALT6 INT_R_X11Y17/FAN_BOUNCE1 INT_R_X11Y17/SL1BEG2 INT_R_X11Y17/SW2END2 INT_R_X11Y18/SR1END2 INT_R_X11Y18/WL1BEG1 INT_R_X11Y19/FAN6 INT_R_X11Y19/FAN_ALT6 INT_R_X11Y19/SE2A2 INT_R_X11Y19/SR1BEG2 INT_R_X11Y19/WL1END1 INT_R_X11Y20/FAN7 INT_R_X11Y20/FAN_ALT7 INT_R_X11Y20/SE2BEG2 INT_R_X11Y20/SL1END2 INT_R_X11Y21/EE2END2 INT_R_X11Y21/FAN7 INT_R_X11Y21/FAN_ALT7 INT_R_X11Y21/NE2BEG2 INT_R_X11Y21/SL1BEG2 INT_R_X11Y22/NE2A2 INT_R_X7Y15/FAN7 INT_R_X7Y15/FAN_ALT7 INT_R_X7Y15/WL1END1 INT_R_X7Y16/FAN6 INT_R_X7Y16/FAN7 INT_R_X7Y16/FAN_ALT6 INT_R_X7Y16/FAN_ALT7 INT_R_X7Y16/FAN_BOUNCE7 INT_R_X7Y16/WR1END2 INT_R_X7Y21/EE2BEG2 INT_R_X7Y21/LOGIC_OUTS14 INT_R_X9Y15/WL1BEG2 INT_R_X9Y15/WR1END_S1_0 INT_R_X9Y16/WR1BEG1 INT_R_X9Y16/WR1END0 INT_R_X9Y19/SS2END2 INT_R_X9Y19/WL1BEG1 INT_R_X9Y20/SS2A2 INT_R_X9Y21/EE2BEG2 INT_R_X9Y21/EE2END2 INT_R_X9Y21/NE2BEG2 INT_R_X9Y21/SS2BEG2 INT_R_X9Y22/NE2A2 VBRK_X29Y17/VBRK_WR1END0 VBRK_X29Y22/VBRK_EE2BEG2 VBRK_X29Y23/VBRK_NE2A2 VBRK_X34Y16/VBRK_WW2A2 VBRK_X34Y18/VBRK_SW2A2 VBRK_X34Y20/VBRK_SE2A2 VBRK_X34Y20/VBRK_WL1END1 VBRK_X34Y23/VBRK_NE2A2 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y18/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y20/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y21/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y15/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y15/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y18/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y18/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y21/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y16/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y16/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y19/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y16/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y16/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y17/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y19/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y20/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y21/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y15/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y16/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y16/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y21/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y15/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y15/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X10Y15/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y15/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y15/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X10Y15/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X10Y15/INT_L.WW2END2->>FAN_ALT1 INT_L_X10Y15/INT_L.WW2END2->>FAN_ALT5 INT_L_X10Y15/INT_L.WW2END2->>WR1BEG_S0 INT_L_X10Y18/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y18/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y18/INT_L.WL1END1->>FAN_ALT6 INT_L_X10Y18/INT_L.WL1END1->>FAN_ALT7 INT_L_X10Y21/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y21/INT_L.SL1END2->>FAN_ALT7 INT_L_X10Y22/INT_L.NE2END2->>SL1BEG2 INT_L_X12Y15/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y15/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y15/INT_L.SL1END2->>WW2BEG2 INT_L_X12Y16/INT_L.SS2END2->>SL1BEG2 INT_L_X12Y18/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y18/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y18/INT_L.SL1END2->>SS2BEG2 INT_L_X12Y18/INT_L.SL1END2->>SW2BEG2 INT_L_X12Y19/INT_L.SE2END2->>SL1BEG2 INT_L_X12Y19/INT_L.SE2END2->>WL1BEG1 INT_L_X12Y20/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y20/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y21/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y21/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y21/INT_L.SL1END2->>SL1BEG2 INT_L_X12Y22/INT_L.NE2END2->>SL1BEG2 INT_L_X8Y15/INT_L.WL1END2->>WL1BEG1 INT_L_X8Y16/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y16/INT_L.BYP_BOUNCE4->>FAN_ALT7 INT_L_X8Y16/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y16/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y16/INT_L.WR1END1->>BYP_ALT4 INT_L_X8Y16/INT_L.WR1END1->>FAN_ALT6 INT_L_X8Y16/INT_L.WR1END1->>WR1BEG2 INT_L_X8Y19/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y19/INT_L.WL1END1->>FAN_ALT7 INT_R_X11Y16/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y16/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y16/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X11Y16/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X11Y16/INT_R.SL1END2->>FAN_ALT7 INT_R_X11Y17/INT_R.FAN_ALT1->>FAN_BOUNCE1 INT_R_X11Y17/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y17/INT_R.FAN_BOUNCE1->>FAN_ALT6 INT_R_X11Y17/INT_R.SW2END2->>FAN_ALT1 INT_R_X11Y17/INT_R.SW2END2->>SL1BEG2 INT_R_X11Y18/INT_R.SR1END2->>WL1BEG1 INT_R_X11Y19/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y19/INT_R.WL1END1->>FAN_ALT6 INT_R_X11Y19/INT_R.WL1END1->>SR1BEG2 INT_R_X11Y20/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y20/INT_R.SL1END2->>FAN_ALT7 INT_R_X11Y20/INT_R.SL1END2->>SE2BEG2 INT_R_X11Y21/INT_R.EE2END2->>FAN_ALT7 INT_R_X11Y21/INT_R.EE2END2->>NE2BEG2 INT_R_X11Y21/INT_R.EE2END2->>SL1BEG2 INT_R_X11Y21/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y15/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y15/INT_R.WL1END1->>FAN_ALT7 INT_R_X7Y16/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y16/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y16/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y16/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X7Y16/INT_R.WR1END2->>FAN_ALT7 INT_R_X7Y21/INT_R.LOGIC_OUTS14->>EE2BEG2 INT_R_X9Y15/INT_R.WR1END_S1_0->>WL1BEG2 INT_R_X9Y16/INT_R.WR1END0->>WR1BEG1 INT_R_X9Y19/INT_R.SS2END2->>WL1BEG1 INT_R_X9Y21/INT_R.EE2END2->>EE2BEG2 INT_R_X9Y21/INT_R.EE2END2->>NE2BEG2 INT_R_X9Y21/INT_R.EE2END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

data[31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[31]_i_4_n_0 - 
wires: CLBLM_R_X7Y15/CLBLM_IMUX17 CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y15/CLBLM_L_C CLBLM_R_X7Y15/CLBLM_L_CMUX CLBLM_R_X7Y15/CLBLM_M_B3 INT_R_X7Y15/IMUX17 INT_R_X7Y15/LOGIC_OUTS18 
pips: CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X7Y15/INT_R.LOGIC_OUTS18->>IMUX17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[31]_i_5_n_0 - 
wires: CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y15/CLBLM_M_D CLBLM_L_X8Y16/CLBLM_WR1END0 CLBLM_R_X7Y15/CLBLM_IMUX18 CLBLM_R_X7Y15/CLBLM_M_B2 CLBLM_R_X7Y16/CLBLM_WR1END0 INT_L_X8Y15/LOGIC_OUTS_L15 INT_L_X8Y15/WR1BEG_S0 INT_L_X8Y16/WR1BEG0 INT_R_X7Y15/IMUX18 INT_R_X7Y15/SR1BEG_S0 INT_R_X7Y15/WR1END_S1_0 INT_R_X7Y16/WR1END0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 INT_L_X8Y15/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X7Y15/INT_R.SR1BEG_S0->>IMUX18 INT_R_X7Y15/INT_R.WR1END_S1_0->>SR1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[31] - 
wires: CLBLM_L_X8Y14/CLBLM_LOGIC_OUTS21 CLBLM_L_X8Y14/CLBLM_M_BMUX CLBLM_L_X8Y15/CLBLM_WR1END0 CLBLM_R_X7Y15/CLBLM_IMUX24 CLBLM_R_X7Y15/CLBLM_M_B5 CLBLM_R_X7Y15/CLBLM_WR1END0 INT_L_X8Y14/LOGIC_OUTS_L21 INT_L_X8Y14/WR1BEG_S0 INT_L_X8Y15/WR1BEG0 INT_R_X7Y14/WR1END_S1_0 INT_R_X7Y15/IMUX24 INT_R_X7Y15/WR1END0 
pips: CLBLM_L_X8Y14/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X8Y14/INT_L.LOGIC_OUTS_L21->>WR1BEG_S0 INT_R_X7Y15/INT_R.WR1END0->>IMUX24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data4[31] - 
wires: CLBLM_R_X7Y14/CLBLM_BYP7 CLBLM_R_X7Y14/CLBLM_L_DX CLBLM_R_X7Y15/CLBLM_IMUX21 CLBLM_R_X7Y15/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y15/CLBLM_L_AMUX CLBLM_R_X7Y15/CLBLM_L_C4 INT_R_X7Y14/BYP7 INT_R_X7Y14/BYP_ALT7 INT_R_X7Y14/SR1END3 INT_R_X7Y15/IMUX21 INT_R_X7Y15/LOGIC_OUTS16 INT_R_X7Y15/SR1BEG3 INT_R_X7Y15/SR1END_N3_3 
pips: CLBLM_R_X7Y14/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX CLBLM_R_X7Y15/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y15/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y14/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y14/INT_R.SR1END3->>BYP_ALT7 INT_R_X7Y15/INT_R.LOGIC_OUTS16->>IMUX21 INT_R_X7Y15/INT_R.LOGIC_OUTS16->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

user_command_reg[31] - 
wires: CLBLM_L_X8Y15/CLBLM_EE2A3 CLBLM_L_X8Y15/CLBLM_IMUX47 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y15/CLBLM_L_CMUX CLBLM_L_X8Y15/CLBLM_M_D5 CLBLM_L_X8Y15/CLBLM_WR1END1 CLBLM_R_X7Y15/CLBLM_EE2A3 CLBLM_R_X7Y15/CLBLM_WR1END1 INT_L_X6Y14/WL1END3 INT_L_X6Y15/EE2BEG3 INT_L_X6Y15/NL1BEG_N3 INT_L_X6Y15/WL1END_N1_3 INT_L_X8Y15/EE2END3 INT_L_X8Y15/IMUX_L47 INT_L_X8Y15/LOGIC_OUTS_L18 INT_L_X8Y15/WR1BEG1 INT_R_X7Y14/WL1BEG3 INT_R_X7Y15/EE2A3 INT_R_X7Y15/WL1BEG_N3 INT_R_X7Y15/WR1END1 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X6Y15/INT_L.NL1BEG_N3->>EE2BEG3 INT_L_X6Y15/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X8Y15/INT_L.EE2END3->>IMUX_L47 INT_L_X8Y15/INT_L.LOGIC_OUTS_L18->>WR1BEG1 INT_R_X7Y15/INT_R.WR1END1->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[31] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX45 CLBLM_L_X8Y15/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y15/CLBLM_M_D2 CLBLM_L_X8Y15/CLBLM_M_DMUX INT_L_X8Y15/FAN_ALT3 INT_L_X8Y15/FAN_BOUNCE3 INT_L_X8Y15/IMUX_L45 INT_L_X8Y15/LOGIC_OUTS_L23 INT_L_X8Y15/NL1BEG0 INT_L_X8Y15/NL1END_S3_0 INT_L_X8Y16/NL1END0 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y15/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y15/INT_L.FAN_BOUNCE3->>IMUX_L45 INT_L_X8Y15/INT_L.LOGIC_OUTS_L23->>NL1BEG0 INT_L_X8Y15/INT_L.NL1END_S3_0->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[3]_i_2_n_0 - 
wires: CLBLM_L_X8Y19/CLBLM_IMUX11 CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y19/CLBLM_M_A4 CLBLM_L_X8Y19/CLBLM_M_B INT_L_X8Y19/IMUX_L11 INT_L_X8Y19/LOGIC_OUTS_L13 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y19/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X8Y19/INT_L.LOGIC_OUTS_L13->>IMUX_L11 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[3]_i_3_n_0 - 
wires: CLBLM_L_X8Y19/CLBLM_IMUX4 CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y19/CLBLM_M_A6 CLBLM_L_X8Y19/CLBLM_M_C INT_L_X8Y19/IMUX_L4 INT_L_X8Y19/LOGIC_OUTS_L14 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y19/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X8Y19/INT_L.LOGIC_OUTS_L14->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[3]_i_4_n_0 - 
wires: CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y17/CLBLM_L_A CLBLM_L_X8Y19/CLBLM_IMUX8 CLBLM_L_X8Y19/CLBLM_M_A5 INT_L_X8Y17/LOGIC_OUTS_L8 INT_L_X8Y17/NE2BEG0 INT_L_X8Y18/NE2A0 INT_L_X8Y18/NW2END_S0_0 INT_L_X8Y19/IMUX_L8 INT_L_X8Y19/NW2END0 INT_R_X9Y17/NE2END_S3_0 INT_R_X9Y18/NE2END0 INT_R_X9Y18/NW2BEG0 INT_R_X9Y19/NW2A0 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y17/INT_L.LOGIC_OUTS_L8->>NE2BEG0 INT_L_X8Y19/INT_L.NW2END0->>IMUX_L8 INT_R_X9Y18/INT_R.NE2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[3] - 
wires: CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS6 CLBLM_L_X10Y17/CLBLM_M_CQ CLBLM_L_X10Y17/CLBLM_WL1END1 CLBLM_L_X8Y19/CLBLM_IMUX1 CLBLM_L_X8Y19/CLBLM_M_A3 DSP_R_X9Y15/DSP_WL1END1_2 INT_INTERFACE_R_X9Y17/INT_INTERFACE_WL1END1 INT_L_X10Y17/LOGIC_OUTS_L6 INT_L_X10Y17/WL1BEG1 INT_L_X8Y19/IMUX_L1 INT_L_X8Y19/NW2END1 INT_R_X9Y17/NL1BEG1 INT_R_X9Y17/WL1END1 INT_R_X9Y18/NL1END1 INT_R_X9Y18/NW2BEG1 INT_R_X9Y19/NW2A1 VBRK_X29Y18/VBRK_WL1END1 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 INT_L_X10Y17/INT_L.LOGIC_OUTS_L6->>WL1BEG1 INT_L_X8Y19/INT_L.NW2END1->>IMUX_L1 INT_R_X9Y17/INT_R.WL1END1->>NL1BEG1 INT_R_X9Y18/INT_R.NL1END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data2[3] - 
wires: CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y18/CLBLM_M_DQ CLBLM_L_X8Y19/CLBLM_IMUX12 CLBLM_L_X8Y19/CLBLM_M_B6 INT_L_X8Y18/LOGIC_OUTS_L7 INT_L_X8Y18/NL1BEG2 INT_L_X8Y19/IMUX_L12 INT_L_X8Y19/NL1END2 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X8Y18/INT_L.LOGIC_OUTS_L7->>NL1BEG2 INT_L_X8Y19/INT_L.NL1END2->>IMUX_L12 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[3] - 
wires: CLBLM_L_X8Y17/CLBLM_IMUX10 CLBLM_L_X8Y17/CLBLM_L_A4 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y18/CLBLM_L_BQ INT_L_X8Y17/IMUX_L10 INT_L_X8Y17/SL1END1 INT_L_X8Y18/LOGIC_OUTS_L1 INT_L_X8Y18/SL1BEG1 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y17/INT_L.SL1END1->>IMUX_L10 INT_L_X8Y18/INT_L.LOGIC_OUTS_L1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[3] - 
wires: CLBLM_L_X10Y14/CLBLM_WW2END2 CLBLM_L_X8Y17/CLBLM_IMUX6 CLBLM_L_X8Y17/CLBLM_L_A1 CLBLM_R_X11Y14/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y14/CLBLM_M_CQ DSP_R_X9Y10/DSP_WW2END2_4 INT_INTERFACE_R_X9Y14/INT_INTERFACE_WW2END2 INT_L_X10Y14/WW2A2 INT_L_X8Y17/IMUX_L6 INT_L_X8Y17/NW2END3 INT_R_X11Y14/LOGIC_OUTS6 INT_R_X11Y14/WW2BEG2 INT_R_X9Y14/NN2BEG3 INT_R_X9Y14/WW2END2 INT_R_X9Y15/NN2A3 INT_R_X9Y16/NN2END3 INT_R_X9Y16/NW2BEG3 INT_R_X9Y17/NW2A3 VBRK_X29Y15/VBRK_WW2END2 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y14/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y17/INT_L.NW2END3->>IMUX_L6 INT_R_X11Y14/INT_R.LOGIC_OUTS6->>WW2BEG2 INT_R_X9Y14/INT_R.WW2END2->>NN2BEG3 INT_R_X9Y16/INT_R.NN2END3->>NW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[4]_i_2_n_0 - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX10 CLBLM_L_X10Y15/CLBLM_L_A4 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS13 CLBLM_R_X11Y15/CLBLM_M_B INT_L_X10Y15/IMUX_L10 INT_L_X10Y15/WL1END0 INT_R_X11Y15/LOGIC_OUTS13 INT_R_X11Y15/WL1BEG0 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_L_X10Y15/INT_L.WL1END0->>IMUX_L10 INT_R_X11Y15/INT_R.LOGIC_OUTS13->>WL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[4]_i_3_n_0 - 
wires: CLBLM_L_X10Y15/CLBLM_IMUX0 CLBLM_L_X10Y15/CLBLM_L_A3 CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS8 CLBLM_L_X10Y16/CLBLM_L_A INT_L_X10Y15/IMUX_L0 INT_L_X10Y15/SL1END0 INT_L_X10Y16/LOGIC_OUTS_L8 INT_L_X10Y16/SL1BEG0 
pips: CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X10Y15/INT_L.SL1END0->>IMUX_L0 INT_L_X10Y16/INT_L.LOGIC_OUTS_L8->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[4] - 
wires: CLBLL_L_X12Y15/CLBLL_SW2A3 CLBLL_L_X12Y16/CLBLL_LL_BMUX CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS21 CLBLM_L_X10Y15/CLBLM_IMUX5 CLBLM_L_X10Y15/CLBLM_L_A6 CLBLM_R_X11Y15/CLBLM_SW2A3 INT_L_X10Y15/IMUX_L5 INT_L_X10Y15/WL1END2 INT_L_X12Y15/SW2A3 INT_L_X12Y16/LOGIC_OUTS_L21 INT_L_X12Y16/SW2BEG3 INT_R_X11Y15/SW2END3 INT_R_X11Y15/WL1BEG2 INT_R_X11Y16/SW2END_N0_3 VBRK_X34Y16/VBRK_SW2A3 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 CLBLM_L_X10Y15/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 INT_L_X10Y15/INT_L.WL1END2->>IMUX_L5 INT_L_X12Y16/INT_L.LOGIC_OUTS_L21->>SW2BEG3 INT_R_X11Y15/INT_R.SW2END3->>WL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[4] - 
wires: CLBLM_L_X10Y15/CLBLM_WW2END3 CLBLM_L_X10Y16/CLBLM_ER1BEG0 CLBLM_R_X11Y15/CLBLM_IMUX17 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS7 CLBLM_R_X11Y15/CLBLM_M_B3 CLBLM_R_X11Y15/CLBLM_M_DQ DSP_R_X9Y15/DSP_ER1BEG0_1 DSP_R_X9Y15/DSP_WW2END3_0 INT_INTERFACE_R_X9Y15/INT_INTERFACE_WW2END3 INT_INTERFACE_R_X9Y16/INT_INTERFACE_ER1BEG0 INT_L_X10Y15/SE2A0 INT_L_X10Y15/WW2A3 INT_L_X10Y16/ER1END0 INT_L_X10Y16/SE2BEG0 INT_R_X11Y15/IMUX17 INT_R_X11Y15/LOGIC_OUTS7 INT_R_X11Y15/SE2END0 INT_R_X11Y15/WW2BEG3 INT_R_X9Y15/ER1BEG_S0 INT_R_X9Y15/WW2END3 INT_R_X9Y16/ER1BEG0 INT_R_X9Y16/WW2END_N0_3 VBRK_X29Y16/VBRK_WW2END3 VBRK_X29Y17/VBRK_ER1BEG0 
pips: CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X10Y16/INT_L.ER1END0->>SE2BEG0 INT_R_X11Y15/INT_R.LOGIC_OUTS7->>WW2BEG3 INT_R_X11Y15/INT_R.SE2END0->>IMUX17 INT_R_X9Y15/INT_R.WW2END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[4] - 
wires: CLBLM_R_X11Y14/CLBLM_LOGIC_OUTS7 CLBLM_R_X11Y14/CLBLM_M_DQ CLBLM_R_X11Y15/CLBLM_IMUX27 CLBLM_R_X11Y15/CLBLM_M_B4 INT_R_X11Y14/LOGIC_OUTS7 INT_R_X11Y14/NL1BEG2 INT_R_X11Y15/IMUX27 INT_R_X11Y15/NL1END2 
pips: CLBLM_R_X11Y14/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX27->CLBLM_M_B4 INT_R_X11Y14/INT_R.LOGIC_OUTS7->>NL1BEG2 INT_R_X11Y15/INT_R.NL1END2->>IMUX27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data2[4] - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX0 CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y16/CLBLM_L_A3 CLBLM_L_X10Y16/CLBLM_L_AQ INT_L_X10Y16/IMUX_L0 INT_L_X10Y16/LOGIC_OUTS_L0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y16/INT_L.LOGIC_OUTS_L0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[5]_i_2_n_0 - 
wires: CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y15/CLBLM_M_D CLBLM_R_X11Y16/CLBLM_IMUX5 CLBLM_R_X11Y16/CLBLM_L_A6 INT_R_X11Y15/LOGIC_OUTS15 INT_R_X11Y15/NR1BEG3 INT_R_X11Y16/FAN_ALT3 INT_R_X11Y16/FAN_BOUNCE3 INT_R_X11Y16/IMUX5 INT_R_X11Y16/NR1END3 
pips: CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX5->CLBLM_L_A6 INT_R_X11Y15/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X11Y16/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y16/INT_R.FAN_BOUNCE3->>IMUX5 INT_R_X11Y16/INT_R.NR1END3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[5] - 
wires: CLBLL_L_X12Y16/CLBLL_LL_CMUX CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS22 CLBLL_L_X12Y16/CLBLL_WR1END1 CLBLM_R_X11Y16/CLBLM_IMUX10 CLBLM_R_X11Y16/CLBLM_L_A4 CLBLM_R_X11Y16/CLBLM_WR1END1 INT_L_X12Y16/LOGIC_OUTS_L22 INT_L_X12Y16/WR1BEG1 INT_R_X11Y16/IMUX10 INT_R_X11Y16/WR1END1 VBRK_X34Y17/VBRK_WR1END1 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X12Y16/INT_L.LOGIC_OUTS_L22->>WR1BEG1 INT_R_X11Y16/INT_R.WR1END1->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[5]_i_3_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y16/CLBLM_M_A CLBLM_R_X11Y16/CLBLM_IMUX3 CLBLM_R_X11Y16/CLBLM_L_A2 INT_L_X10Y16/ER1BEG1 INT_L_X10Y16/LOGIC_OUTS_L12 INT_R_X11Y16/ER1END1 INT_R_X11Y16/IMUX3 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y16/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_R_X11Y16/INT_R.ER1END1->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[5]_i_4_n_0 - 
wires: CLBLM_R_X11Y16/CLBLM_IMUX6 CLBLM_R_X11Y16/CLBLM_LOGIC_OUTS11 CLBLM_R_X11Y16/CLBLM_L_A1 CLBLM_R_X11Y16/CLBLM_L_D INT_R_X11Y16/IMUX6 INT_R_X11Y16/LOGIC_OUTS11 
pips: CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y16/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_R_X11Y16/INT_R.LOGIC_OUTS11->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[5] - 
wires: CLBLM_R_X11Y15/CLBLM_IMUX47 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y15/CLBLM_M_BMUX CLBLM_R_X11Y15/CLBLM_M_D5 INT_R_X11Y15/IMUX47 INT_R_X11Y15/LOGIC_OUTS21 
pips: CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y15/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X11Y15/INT_R.LOGIC_OUTS21->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[5] - 
wires: CLBLM_R_X11Y14/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y14/CLBLM_M_AMUX CLBLM_R_X11Y15/CLBLM_IMUX45 CLBLM_R_X11Y15/CLBLM_M_D2 INT_R_X11Y14/LOGIC_OUTS20 INT_R_X11Y14/NR1BEG2 INT_R_X11Y15/IMUX45 INT_R_X11Y15/NR1END2 
pips: CLBLM_R_X11Y14/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y15/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 INT_R_X11Y14/INT_R.LOGIC_OUTS20->>NR1BEG2 INT_R_X11Y15/INT_R.NR1END2->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data2[5] - 
wires: CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y16/CLBLM_L_BQ CLBLM_R_X11Y16/CLBLM_IMUX36 CLBLM_R_X11Y16/CLBLM_L_D2 INT_L_X10Y16/ER1BEG2 INT_L_X10Y16/LOGIC_OUTS_L1 INT_R_X11Y16/ER1END2 INT_R_X11Y16/IMUX36 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 INT_L_X10Y16/INT_L.LOGIC_OUTS_L1->>ER1BEG2 INT_R_X11Y16/INT_R.ER1END2->>IMUX36 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[6]_i_2_n_0 - 
wires: CLBLM_L_X10Y17/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y17/CLBLM_L_B CLBLM_L_X10Y18/CLBLM_IMUX0 CLBLM_L_X10Y18/CLBLM_L_A3 INT_L_X10Y17/LOGIC_OUTS_L9 INT_L_X10Y17/NL1BEG0 INT_L_X10Y17/NL1END_S3_0 INT_L_X10Y18/IMUX_L0 INT_L_X10Y18/NL1END0 
pips: CLBLM_L_X10Y17/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 INT_L_X10Y17/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X10Y18/INT_L.NL1END0->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[6]_i_3_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y16/CLBLM_L_C CLBLM_L_X10Y16/CLBLM_L_CMUX CLBLM_L_X10Y18/CLBLM_IMUX9 CLBLM_L_X10Y18/CLBLM_L_A5 INT_L_X10Y16/LOGIC_OUTS_L18 INT_L_X10Y16/NN2BEG0 INT_L_X10Y17/NN2A0 INT_L_X10Y17/NN2END_S2_0 INT_L_X10Y18/IMUX_L9 INT_L_X10Y18/NN2END0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_C->>CLBLM_L_CMUX CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X10Y16/INT_L.LOGIC_OUTS_L18->>NN2BEG0 INT_L_X10Y18/INT_L.NN2END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[6]_i_4_n_0 - 
wires: CLBLL_L_X12Y18/CLBLL_LL_C CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS14 CLBLL_L_X12Y18/CLBLL_WL1END1 CLBLM_L_X10Y18/CLBLM_IMUX6 CLBLM_L_X10Y18/CLBLM_L_A1 CLBLM_R_X11Y18/CLBLM_WL1END1 INT_L_X10Y18/IMUX_L6 INT_L_X10Y18/WR1END3 INT_L_X12Y18/LOGIC_OUTS_L14 INT_L_X12Y18/WL1BEG1 INT_R_X11Y18/WL1END1 INT_R_X11Y18/WR1BEG3 VBRK_X34Y19/VBRK_WL1END1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_LL_C->CLBLL_LOGIC_OUTS14 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y18/INT_L.WR1END3->>IMUX_L6 INT_L_X12Y18/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_R_X11Y18/INT_R.WL1END1->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[6] - 
wires: CLBLM_L_X10Y18/CLBLM_IMUX5 CLBLM_L_X10Y18/CLBLM_L_A6 CLBLM_L_X10Y18/CLBLM_SE2A2 CLBLM_L_X10Y19/CLBLM_SW2A2 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y20/CLBLM_L_CQ DSP_R_X9Y15/DSP_SE2A2_3 DSP_R_X9Y15/DSP_SW2A2_4 INT_INTERFACE_R_X9Y18/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X9Y19/INT_INTERFACE_SW2A2 INT_L_X10Y18/IMUX_L5 INT_L_X10Y18/SE2END2 INT_L_X10Y19/SW2A2 INT_L_X10Y20/LOGIC_OUTS_L2 INT_L_X10Y20/SW2BEG2 INT_R_X9Y18/SE2A2 INT_R_X9Y19/SE2BEG2 INT_R_X9Y19/SW2END2 VBRK_X29Y19/VBRK_SE2A2 VBRK_X29Y20/VBRK_SW2A2 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX5->CLBLM_L_A6 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y18/INT_L.SE2END2->>IMUX_L5 INT_L_X10Y20/INT_L.LOGIC_OUTS_L2->>SW2BEG2 INT_R_X9Y19/INT_R.SW2END2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data2[6] - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX20 CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y16/CLBLM_L_C2 CLBLM_L_X10Y16/CLBLM_L_CQ INT_L_X10Y16/IMUX_L20 INT_L_X10Y16/LOGIC_OUTS_L2 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X10Y16/INT_L.LOGIC_OUTS_L2->>IMUX_L20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[6] - 
wires: CLBLL_L_X12Y18/CLBLL_IMUX32 CLBLL_L_X12Y18/CLBLL_LL_C1 CLBLL_L_X12Y22/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y22/CLBLL_L_AQ INT_L_X12Y18/IMUX_L32 INT_L_X12Y18/SS2END0 INT_L_X12Y19/SS2A0 INT_L_X12Y20/SS2BEG0 INT_L_X12Y20/SS2END0 INT_L_X12Y21/SS2A0 INT_L_X12Y22/LOGIC_OUTS_L0 INT_L_X12Y22/SS2BEG0 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX32->CLBLL_LL_C1 CLBLL_L_X12Y22/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 INT_L_X12Y18/INT_L.SS2END0->>IMUX_L32 INT_L_X12Y20/INT_L.SS2END0->>SS2BEG0 INT_L_X12Y22/INT_L.LOGIC_OUTS_L0->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[6] - 
wires: CLBLL_L_X12Y17/CLBLL_LL_AMUX CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y18/CLBLL_IMUX28 CLBLL_L_X12Y18/CLBLL_LL_C4 INT_L_X12Y17/LOGIC_OUTS_L20 INT_L_X12Y17/NR1BEG2 INT_L_X12Y18/IMUX_L28 INT_L_X12Y18/NR1END2 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_AMUX->CLBLL_LOGIC_OUTS20 CLBLL_L_X12Y18/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 INT_L_X12Y17/INT_L.LOGIC_OUTS_L20->>NR1BEG2 INT_L_X12Y18/INT_L.NR1END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[7]_i_2_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS9 CLBLM_L_X10Y16/CLBLM_L_B CLBLM_R_X11Y16/CLBLM_IMUX32 CLBLM_R_X11Y16/CLBLM_M_C1 INT_L_X10Y16/EL1BEG0 INT_L_X10Y16/LOGIC_OUTS_L9 INT_R_X11Y15/EL1END_S3_0 INT_R_X11Y16/EL1END0 INT_R_X11Y16/IMUX32 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_L_X10Y16/INT_L.LOGIC_OUTS_L9->>EL1BEG0 INT_R_X11Y16/INT_R.EL1END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[7]_i_3_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS21 CLBLM_L_X10Y16/CLBLM_M_B CLBLM_L_X10Y16/CLBLM_M_BMUX CLBLM_R_X11Y16/CLBLM_IMUX28 CLBLM_R_X11Y16/CLBLM_M_C4 INT_L_X10Y16/EL1BEG2 INT_L_X10Y16/LOGIC_OUTS_L21 INT_R_X11Y16/EL1END2 INT_R_X11Y16/IMUX28 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_M_B->>CLBLM_M_BMUX CLBLM_L_X10Y16/CLBLM_L.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y16/INT_L.LOGIC_OUTS_L21->>EL1BEG2 INT_R_X11Y16/INT_R.EL1END2->>IMUX28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[7]_i_4_n_0 - 
wires: CLBLL_L_X12Y16/CLBLL_WL1END3 CLBLL_L_X12Y17/CLBLL_LL_A CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS12 CLBLM_R_X11Y16/CLBLM_IMUX31 CLBLM_R_X11Y16/CLBLM_M_C5 CLBLM_R_X11Y16/CLBLM_WL1END3 INT_L_X12Y16/WL1BEG3 INT_L_X12Y17/LOGIC_OUTS_L12 INT_L_X12Y17/WL1BEG_N3 INT_R_X11Y16/IMUX31 INT_R_X11Y16/WL1END3 INT_R_X11Y17/WL1END_N1_3 VBRK_X34Y17/VBRK_WL1END3 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_A->CLBLL_LOGIC_OUTS12 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_L_X12Y17/INT_L.LOGIC_OUTS_L12->>WL1BEG_N3 INT_R_X11Y16/INT_R.WL1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[7] - 
wires: CLBLL_L_X12Y16/CLBLL_LL_DMUX CLBLL_L_X12Y16/CLBLL_LOGIC_OUTS23 CLBLL_L_X12Y16/CLBLL_WR1END2 CLBLM_R_X11Y16/CLBLM_IMUX35 CLBLM_R_X11Y16/CLBLM_M_C6 CLBLM_R_X11Y16/CLBLM_WR1END2 INT_L_X12Y16/LOGIC_OUTS_L23 INT_L_X12Y16/WR1BEG2 INT_R_X11Y16/IMUX35 INT_R_X11Y16/WR1END2 VBRK_X34Y17/VBRK_WR1END2 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_LL_DMUX->CLBLL_LOGIC_OUTS23 CLBLM_R_X11Y16/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X12Y16/INT_L.LOGIC_OUTS_L23->>WR1BEG2 INT_R_X11Y16/INT_R.WR1END2->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data2[7] - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX26 CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS3 CLBLM_L_X10Y16/CLBLM_L_B4 CLBLM_L_X10Y16/CLBLM_L_DQ INT_L_X10Y16/IMUX_L26 INT_L_X10Y16/LOGIC_OUTS_L3 INT_L_X10Y16/SR1BEG_S0 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y16/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X10Y16/INT_L.SR1BEG_S0->>IMUX_L26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[7] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX7 CLBLL_L_X12Y17/CLBLL_LL_A1 CLBLL_L_X12Y17/CLBLL_LL_BMUX CLBLL_L_X12Y17/CLBLL_LOGIC_OUTS21 INT_L_X12Y17/IMUX_L7 INT_L_X12Y17/LOGIC_OUTS_L21 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLL_L_X12Y17/CLBLL_L.CLBLL_LL_BMUX->CLBLL_LOGIC_OUTS21 INT_L_X12Y17/INT_L.LOGIC_OUTS_L21->>IMUX_L7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[7] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX1 CLBLL_L_X12Y17/CLBLL_LL_A3 CLBLL_L_X12Y19/CLBLL_LL_CMUX CLBLL_L_X12Y19/CLBLL_LOGIC_OUTS22 INT_L_X12Y17/IMUX_L1 INT_L_X12Y17/SS2END0 INT_L_X12Y18/SS2A0 INT_L_X12Y19/LOGIC_OUTS_L22 INT_L_X12Y19/SS2BEG0 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLL_L_X12Y19/CLBLL_L.CLBLL_LL_CMUX->CLBLL_LOGIC_OUTS22 INT_L_X12Y17/INT_L.SS2END0->>IMUX_L1 INT_L_X12Y19/INT_L.LOGIC_OUTS_L22->>SS2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[8] - 
wires: CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y21/CLBLM_L_CQ CLBLM_R_X11Y21/CLBLM_IMUX35 CLBLM_R_X11Y21/CLBLM_M_C6 INT_L_X10Y21/ER1BEG3 INT_L_X10Y21/LOGIC_OUTS_L2 INT_R_X11Y21/ER1END3 INT_R_X11Y21/FAN_ALT3 INT_R_X11Y21/FAN_BOUNCE3 INT_R_X11Y21/IMUX35 INT_R_X11Y22/ER1END_N3_3 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X10Y21/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_R_X11Y21/INT_R.ER1END3->>FAN_ALT3 INT_R_X11Y21/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y21/INT_R.FAN_BOUNCE3->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[8] - 
wires: CLBLM_R_X11Y21/CLBLM_IMUX28 CLBLM_R_X11Y21/CLBLM_M_C4 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y22/CLBLM_M_CMUX INT_R_X11Y21/IMUX28 INT_R_X11Y21/SR1END1 INT_R_X11Y22/LOGIC_OUTS22 INT_R_X11Y22/SR1BEG1 
pips: CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y21/INT_R.SR1END1->>IMUX28 INT_R_X11Y22/INT_R.LOGIC_OUTS22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[8]_i_2_n_0 - 
wires: CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y20/CLBLM_M_D CLBLM_R_X11Y21/CLBLM_IMUX31 CLBLM_R_X11Y21/CLBLM_M_C5 INT_R_X11Y20/LOGIC_OUTS15 INT_R_X11Y20/NR1BEG3 INT_R_X11Y21/IMUX31 INT_R_X11Y21/NR1END3 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X11Y21/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 INT_R_X11Y20/INT_R.LOGIC_OUTS15->>NR1BEG3 INT_R_X11Y21/INT_R.NR1END3->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[8] - 
wires: CLBLM_R_X11Y20/CLBLM_IMUX38 CLBLM_R_X11Y20/CLBLM_LOGIC_OUTS17 CLBLM_R_X11Y20/CLBLM_L_BMUX CLBLM_R_X11Y20/CLBLM_M_D3 INT_R_X11Y20/IMUX38 INT_R_X11Y20/LOGIC_OUTS17 
pips: CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X11Y20/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X11Y20/INT_R.LOGIC_OUTS17->>IMUX38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[8]_i_3_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS20 CLBLM_L_X10Y20/CLBLM_M_AMUX CLBLM_R_X11Y20/CLBLM_IMUX47 CLBLM_R_X11Y20/CLBLM_M_D5 INT_L_X10Y20/ER1BEG3 INT_L_X10Y20/LOGIC_OUTS_L20 INT_R_X11Y20/ER1END3 INT_R_X11Y20/IMUX47 INT_R_X11Y21/ER1END_N3_3 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y20/CLBLM_R.CLBLM_IMUX47->CLBLM_M_D5 INT_L_X10Y20/INT_L.LOGIC_OUTS_L20->>ER1BEG3 INT_R_X11Y20/INT_R.ER1END3->>IMUX47 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[9] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX27 CLBLM_L_X10Y21/CLBLM_LOGIC_OUTS3 CLBLM_L_X10Y21/CLBLM_L_DQ CLBLM_L_X10Y21/CLBLM_M_B4 INT_L_X10Y21/FAN_ALT3 INT_L_X10Y21/FAN_BOUNCE3 INT_L_X10Y21/IMUX_L27 INT_L_X10Y21/LOGIC_OUTS_L3 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y21/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y21/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X10Y21/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X10Y21/INT_L.LOGIC_OUTS_L3->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg__0[9] - 
wires: CLBLM_L_X10Y21/CLBLM_IMUX18 CLBLM_L_X10Y21/CLBLM_M_B2 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS23 CLBLM_R_X11Y22/CLBLM_M_DMUX INT_L_X10Y21/IMUX_L18 INT_L_X10Y21/WL1END0 INT_R_X11Y21/SL1END1 INT_R_X11Y21/WL1BEG0 INT_R_X11Y22/LOGIC_OUTS23 INT_R_X11Y22/SL1BEG1 
pips: CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X10Y21/INT_L.WL1END0->>IMUX_L18 INT_R_X11Y21/INT_R.SL1END1->>WL1BEG0 INT_R_X11Y22/INT_R.LOGIC_OUTS23->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

data[9]_i_2_n_0 - 
wires: CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y20/CLBLM_M_C CLBLM_L_X10Y21/CLBLM_IMUX17 CLBLM_L_X10Y21/CLBLM_M_B3 INT_L_X10Y20/LOGIC_OUTS_L14 INT_L_X10Y20/NL1BEG1 INT_L_X10Y21/IMUX_L17 INT_L_X10Y21/NL1END1 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y21/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 INT_L_X10Y20/INT_L.LOGIC_OUTS_L14->>NL1BEG1 INT_L_X10Y21/INT_L.NL1END1->>IMUX_L17 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[9] - 
wires: CLBLM_L_X10Y20/CLBLM_IMUX31 CLBLM_L_X10Y20/CLBLM_LOGIC_OUTS3 CLBLM_L_X10Y20/CLBLM_L_DQ CLBLM_L_X10Y20/CLBLM_M_C5 INT_L_X10Y20/IMUX_L31 INT_L_X10Y20/LOGIC_OUTS_L3 
pips: CLBLM_L_X10Y20/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X10Y20/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y20/INT_L.LOGIC_OUTS_L3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

devsel_retimed_reg_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX18 CLBLM_R_X7Y20/CLBLM_IMUX38 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y20/CLBLM_M_B2 CLBLM_R_X7Y20/CLBLM_M_BQ CLBLM_R_X7Y20/CLBLM_M_D3 INT_R_X7Y20/BYP_ALT4 INT_R_X7Y20/BYP_BOUNCE4 INT_R_X7Y20/IMUX18 INT_R_X7Y20/IMUX38 INT_R_X7Y20/LOGIC_OUTS5 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_R_X7Y20/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X7Y20/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y20/INT_R.BYP_BOUNCE4->>IMUX38 INT_R_X7Y20/INT_R.LOGIC_OUTS5->>BYP_ALT4 INT_R_X7Y20/INT_R.LOGIC_OUTS5->>IMUX18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

devsel_INST_0_i_1_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX1 CLBLM_R_X7Y20/CLBLM_IMUX45 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y20/CLBLM_M_A3 CLBLM_R_X7Y20/CLBLM_M_AQ CLBLM_R_X7Y20/CLBLM_M_D2 INT_R_X7Y20/IMUX1 INT_R_X7Y20/IMUX45 INT_R_X7Y20/LOGIC_OUTS4 INT_R_X7Y20/NL1BEG_N3 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_R_X7Y20/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X7Y20/INT_R.LOGIC_OUTS4->>IMUX1 INT_R_X7Y20/INT_R.LOGIC_OUTS4->>NL1BEG_N3 INT_R_X7Y20/INT_R.NL1BEG_N3->>IMUX45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

devsel_INST_0_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

devsel_INST_0_i_3_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX7 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y20/CLBLM_L_AMUX CLBLM_R_X7Y20/CLBLM_M_A1 INT_R_X7Y20/BYP_ALT3 INT_R_X7Y20/BYP_BOUNCE3 INT_R_X7Y20/IMUX7 INT_R_X7Y20/LOGIC_OUTS16 INT_R_X7Y21/BYP_BOUNCE_N3_3 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y20/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y20/INT_R.BYP_ALT3->>BYP_BOUNCE3 INT_R_X7Y20/INT_R.BYP_BOUNCE3->>IMUX7 INT_R_X7Y20/INT_R.LOGIC_OUTS16->>BYP_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_2_n_0 - 
wires: CLBLM_R_X7Y18/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y18/CLBLM_L_C CLBLM_R_X7Y19/CLBLM_IMUX10 CLBLM_R_X7Y19/CLBLM_L_A4 CLBLM_R_X7Y20/CLBLM_IMUX21 CLBLM_R_X7Y20/CLBLM_IMUX36 CLBLM_R_X7Y20/CLBLM_IMUX8 CLBLM_R_X7Y20/CLBLM_L_C4 CLBLM_R_X7Y20/CLBLM_L_D2 CLBLM_R_X7Y20/CLBLM_M_A5 CLBLM_R_X7Y21/CLBLM_IMUX42 CLBLM_R_X7Y21/CLBLM_L_D6 INT_R_X7Y18/LOGIC_OUTS10 INT_R_X7Y18/NL1BEG1 INT_R_X7Y18/NN2BEG2 INT_R_X7Y19/IMUX10 INT_R_X7Y19/NL1BEG0 INT_R_X7Y19/NL1END1 INT_R_X7Y19/NL1END_S3_0 INT_R_X7Y19/NN2A2 INT_R_X7Y19/NN2BEG1 INT_R_X7Y20/IMUX21 INT_R_X7Y20/IMUX36 INT_R_X7Y20/IMUX8 INT_R_X7Y20/NL1END0 INT_R_X7Y20/NN2A1 INT_R_X7Y20/NN2END2 INT_R_X7Y21/IMUX42 INT_R_X7Y21/NN2END1 
pips: CLBLM_R_X7Y18/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y21/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_R_X7Y18/INT_R.LOGIC_OUTS10->>NL1BEG1 INT_R_X7Y18/INT_R.LOGIC_OUTS10->>NN2BEG2 INT_R_X7Y19/INT_R.NL1END1->>IMUX10 INT_R_X7Y19/INT_R.NL1END1->>NL1BEG0 INT_R_X7Y19/INT_R.NL1END1->>NN2BEG1 INT_R_X7Y20/INT_R.NL1END0->>IMUX8 INT_R_X7Y20/INT_R.NN2END2->>IMUX21 INT_R_X7Y20/INT_R.NN2END2->>IMUX36 INT_R_X7Y21/INT_R.NN2END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

devsel_INST_0_i_4_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX11 CLBLM_R_X7Y20/CLBLM_M_A4 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y21/CLBLM_M_B INT_R_X7Y20/IMUX11 INT_R_X7Y20/SL1END1 INT_R_X7Y21/LOGIC_OUTS13 INT_R_X7Y21/SL1BEG1 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y21/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 INT_R_X7Y20/INT_R.SL1END1->>IMUX11 INT_R_X7Y21/INT_R.LOGIC_OUTS13->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

devsel_retimed_i_3_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX12 CLBLM_R_X7Y20/CLBLM_IMUX4 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y20/CLBLM_M_A6 CLBLM_R_X7Y20/CLBLM_M_B6 CLBLM_R_X7Y20/CLBLM_M_C INT_R_X7Y20/IMUX12 INT_R_X7Y20/IMUX4 INT_R_X7Y20/LOGIC_OUTS14 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X7Y20/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y20/INT_R.LOGIC_OUTS14->>IMUX12 INT_R_X7Y20/INT_R.LOGIC_OUTS14->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

devsel_retimed_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

devsel_retimed_i_2_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX17 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y20/CLBLM_L_C CLBLM_R_X7Y20/CLBLM_M_B3 INT_R_X7Y20/FAN_ALT5 INT_R_X7Y20/FAN_BOUNCE5 INT_R_X7Y20/IMUX17 INT_R_X7Y20/LOGIC_OUTS10 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y20/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_R_X7Y20/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y20/INT_R.FAN_BOUNCE5->>IMUX17 INT_R_X7Y20/INT_R.LOGIC_OUTS10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

enable[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

enable[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

enable[1]_i_2_n_0 - 
wires: CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y20/CLBLM_M_A CLBLM_L_X8Y20/CLBLM_WR1END1 CLBLM_R_X7Y20/CLBLM_IMUX42 CLBLM_R_X7Y20/CLBLM_L_D6 CLBLM_R_X7Y20/CLBLM_WR1END1 INT_L_X8Y20/LOGIC_OUTS_L12 INT_L_X8Y20/WR1BEG1 INT_R_X7Y20/IMUX42 INT_R_X7Y20/WR1END1 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X8Y20/INT_L.LOGIC_OUTS_L12->>WR1BEG1 INT_R_X7Y20/INT_R.WR1END1->>IMUX42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

enable[1]_i_3_n_0 - 
wires: CLBLM_R_X7Y20/CLBLM_IMUX37 CLBLM_R_X7Y20/CLBLM_L_D4 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS20 CLBLM_R_X7Y21/CLBLM_M_AMUX INT_R_X7Y20/IMUX37 INT_R_X7Y20/SL1END2 INT_R_X7Y21/LOGIC_OUTS20 INT_R_X7Y21/SL1BEG2 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X7Y21/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X7Y20/INT_R.SL1END2->>IMUX37 INT_R_X7Y21/INT_R.LOGIC_OUTS20->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg[31]_i_1_n_0 - 
wires: CLBLL_L_X12Y14/CLBLL_FAN7 CLBLL_L_X12Y14/CLBLL_LL_CE CLBLL_L_X12Y14/CLBLL_WL1END0 CLBLL_L_X12Y19/CLBLL_FAN7 CLBLL_L_X12Y19/CLBLL_LL_CE CLBLL_L_X12Y22/CLBLL_FAN6 CLBLL_L_X12Y22/CLBLL_L_CE CLBLL_L_X12Y22/CLBLL_SE2A1 CLBLM_L_X10Y14/CLBLM_WW2END0 CLBLM_L_X10Y23/CLBLM_FAN6 CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS12 CLBLM_L_X10Y23/CLBLM_L_CE CLBLM_L_X10Y23/CLBLM_M_A CLBLM_L_X8Y15/CLBLM_FAN7 CLBLM_L_X8Y15/CLBLM_M_CE CLBLM_R_X11Y14/CLBLM_FAN7 CLBLM_R_X11Y14/CLBLM_M_CE CLBLM_R_X11Y14/CLBLM_WL1END0 CLBLM_R_X11Y22/CLBLM_FAN7 CLBLM_R_X11Y22/CLBLM_M_CE CLBLM_R_X11Y22/CLBLM_SE2A1 DSP_R_X9Y10/DSP_WW2END0_4 INT_INTERFACE_R_X9Y14/INT_INTERFACE_WW2END0 INT_L_X10Y14/WW2A0 INT_L_X10Y23/EL1BEG2 INT_L_X10Y23/ER1BEG1 INT_L_X10Y23/FAN_ALT1 INT_L_X10Y23/FAN_ALT6 INT_L_X10Y23/FAN_BOUNCE1 INT_L_X10Y23/FAN_L6 INT_L_X10Y23/LOGIC_OUTS_L12 INT_L_X10Y23/NL1BEG_N3 INT_L_X12Y14/FAN_ALT7 INT_L_X12Y14/FAN_L7 INT_L_X12Y14/SS2END1 INT_L_X12Y14/WL1BEG0 INT_L_X12Y15/SS2A1 INT_L_X12Y16/SS2BEG1 INT_L_X12Y16/SS6END1 INT_L_X12Y17/SS6E1 INT_L_X12Y18/SS6D1 INT_L_X12Y19/FAN_ALT5 INT_L_X12Y19/FAN_ALT7 INT_L_X12Y19/FAN_BOUNCE5 INT_L_X12Y19/FAN_L7 INT_L_X12Y19/SR1END2 INT_L_X12Y19/SS6C1 INT_L_X12Y20/SR1BEG2 INT_L_X12Y20/SS2END1 INT_L_X12Y20/SS6B1 INT_L_X12Y21/SS2A1 INT_L_X12Y21/SS6A1 INT_L_X12Y22/FAN_ALT6 INT_L_X12Y22/FAN_L6 INT_L_X12Y22/SE2END1 INT_L_X12Y22/SS2BEG1 INT_L_X12Y22/SS6BEG1 INT_L_X8Y13/WL1END3 INT_L_X8Y14/NL1BEG2 INT_L_X8Y14/NL1BEG_N3 INT_L_X8Y14/WL1END_N1_3 INT_L_X8Y15/FAN_ALT7 INT_L_X8Y15/FAN_L7 INT_L_X8Y15/NL1END2 INT_R_X11Y14/BYP_ALT0 INT_R_X11Y14/BYP_BOUNCE0 INT_R_X11Y14/FAN7 INT_R_X11Y14/FAN_ALT7 INT_R_X11Y14/WL1END0 INT_R_X11Y14/WW2BEG0 INT_R_X11Y22/FAN7 INT_R_X11Y22/FAN_ALT7 INT_R_X11Y22/SE2A1 INT_R_X11Y22/SL1END2 INT_R_X11Y23/EL1END2 INT_R_X11Y23/ER1END1 INT_R_X11Y23/SE2BEG1 INT_R_X11Y23/SL1BEG2 INT_R_X9Y13/WL1BEG3 INT_R_X9Y14/WL1BEG_N3 INT_R_X9Y14/WW2END0 VBRK_X29Y15/VBRK_WW2END0 VBRK_X34Y15/VBRK_WL1END0 VBRK_X34Y23/VBRK_SE2A1 
pips: CLBLL_L_X12Y14/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y19/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y22/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X10Y23/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y15/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y14/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y22/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE INT_L_X10Y23/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X10Y23/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y23/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X10Y23/INT_L.LOGIC_OUTS_L12->>ER1BEG1 INT_L_X10Y23/INT_L.LOGIC_OUTS_L12->>NL1BEG_N3 INT_L_X10Y23/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X10Y23/INT_L.NL1BEG_N3->>FAN_ALT1 INT_L_X12Y14/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y14/INT_L.SS2END1->>FAN_ALT7 INT_L_X12Y14/INT_L.SS2END1->>WL1BEG0 INT_L_X12Y16/INT_L.SS6END1->>SS2BEG1 INT_L_X12Y19/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X12Y19/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y19/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X12Y19/INT_L.SR1END2->>FAN_ALT5 INT_L_X12Y20/INT_L.SS2END1->>SR1BEG2 INT_L_X12Y22/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y22/INT_L.SE2END1->>FAN_ALT6 INT_L_X12Y22/INT_L.SE2END1->>SS2BEG1 INT_L_X12Y22/INT_L.SE2END1->>SS6BEG1 INT_L_X8Y14/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y14/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_L_X8Y15/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y15/INT_L.NL1END2->>FAN_ALT7 INT_R_X11Y14/INT_R.BYP_ALT0->>BYP_BOUNCE0 INT_R_X11Y14/INT_R.BYP_BOUNCE0->>FAN_ALT7 INT_R_X11Y14/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y14/INT_R.WL1END0->>BYP_ALT0 INT_R_X11Y14/INT_R.WL1END0->>WW2BEG0 INT_R_X11Y22/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y22/INT_R.SL1END2->>FAN_ALT7 INT_R_X11Y23/INT_R.EL1END2->>SL1BEG2 INT_R_X11Y23/INT_R.ER1END1->>SE2BEG1 INT_R_X9Y14/INT_R.WW2END0->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

failed_addr_reg[31]_i_2_n_0 - 
wires: CLBLM_L_X10Y23/CLBLM_EL1BEG1 CLBLM_L_X10Y23/CLBLM_IMUX2 CLBLM_L_X10Y23/CLBLM_M_A2 CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y23/CLBLM_M_C DSP_R_X9Y20/DSP_EL1BEG1_3 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EL1BEG1 INT_L_X10Y23/EL1END1 INT_L_X10Y23/IMUX_L2 INT_L_X8Y22/SE2A2 INT_L_X8Y23/LOGIC_OUTS_L14 INT_L_X8Y23/SE2BEG2 INT_R_X9Y22/NR1BEG2 INT_R_X9Y22/SE2END2 INT_R_X9Y23/EL1BEG1 INT_R_X9Y23/NR1END2 VBRK_X29Y24/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y23/INT_L.EL1END1->>IMUX_L2 INT_L_X8Y23/INT_L.LOGIC_OUTS_L14->>SE2BEG2 INT_R_X9Y22/INT_R.SE2END2->>NR1BEG2 INT_R_X9Y23/INT_R.NR1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

failed_addr_reg[31]_i_3_n_0 - 
wires: CLBLM_L_X10Y23/CLBLM_EE2A2 CLBLM_L_X10Y23/CLBLM_IMUX4 CLBLM_L_X10Y23/CLBLM_M_A6 CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y23/CLBLM_L_AMUX DSP_R_X9Y20/DSP_EE2A2_3 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EE2A2 INT_L_X10Y23/EE2END2 INT_L_X10Y23/IMUX_L4 INT_L_X8Y23/EE2BEG2 INT_L_X8Y23/LOGIC_OUTS_L16 INT_R_X9Y23/EE2A2 VBRK_X29Y24/VBRK_EE2A2 
pips: CLBLM_L_X10Y23/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y23/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y23/INT_L.EE2END2->>IMUX_L4 INT_L_X8Y23/INT_L.LOGIC_OUTS_L16->>EE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbw_timeout_count_new[3]_i_3_n_0 - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX22 CLBLM_L_X8Y23/CLBLM_IMUX25 CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y23/CLBLM_L_B5 CLBLM_L_X8Y23/CLBLM_L_D CLBLM_L_X8Y23/CLBLM_M_C3 INT_L_X8Y23/IMUX_L22 INT_L_X8Y23/IMUX_L25 INT_L_X8Y23/LOGIC_OUTS_L11 INT_L_X8Y23/SR1BEG_S0 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y23/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y23/INT_L.LOGIC_OUTS_L11->>IMUX_L22 INT_L_X8Y23/INT_L.LOGIC_OUTS_L11->>SR1BEG_S0 INT_L_X8Y23/INT_L.SR1BEG_S0->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

wbw_timeout_count_new_reg_n_0_[3] - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX19 CLBLM_L_X8Y23/CLBLM_IMUX3 CLBLM_L_X8Y23/CLBLM_IMUX35 CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y23/CLBLM_L_A2 CLBLM_L_X8Y23/CLBLM_L_B2 CLBLM_L_X8Y23/CLBLM_L_BQ CLBLM_L_X8Y23/CLBLM_M_C6 INT_L_X8Y23/IMUX_L19 INT_L_X8Y23/IMUX_L3 INT_L_X8Y23/IMUX_L35 INT_L_X8Y23/LOGIC_OUTS_L1 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y23/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y23/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y23/INT_L.LOGIC_OUTS_L1->>IMUX_L3 INT_L_X8Y23/INT_L.LOGIC_OUTS_L1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

failed_addr_reg[31]_i_4_n_0 - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX32 CLBLM_L_X8Y23/CLBLM_M_C1 CLBLM_L_X8Y24/CLBLM_NE2A0 CLBLM_R_X7Y23/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y23/CLBLM_L_A CLBLM_R_X7Y24/CLBLM_NE2A0 INT_L_X8Y23/IMUX_L32 INT_L_X8Y23/NE2END_S3_0 INT_L_X8Y23/SL1END0 INT_L_X8Y24/NE2END0 INT_L_X8Y24/SL1BEG0 INT_R_X7Y23/LOGIC_OUTS8 INT_R_X7Y23/NE2BEG0 INT_R_X7Y24/NE2A0 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y23/INT_L.SL1END0->>IMUX_L32 INT_L_X8Y24/INT_L.NE2END0->>SL1BEG0 INT_R_X7Y23/INT_R.LOGIC_OUTS8->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

p_0_in3_out - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX29 CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y23/CLBLM_M_C2 CLBLM_L_X8Y23/CLBLM_M_D CLBLM_L_X8Y23/CLBLM_WL1END2 CLBLM_L_X8Y24/CLBLM_WR1END0 CLBLM_R_X7Y23/CLBLM_IMUX14 CLBLM_R_X7Y23/CLBLM_IMUX21 CLBLM_R_X7Y23/CLBLM_L_B1 CLBLM_R_X7Y23/CLBLM_L_C4 CLBLM_R_X7Y23/CLBLM_WL1END2 CLBLM_R_X7Y24/CLBLM_IMUX24 CLBLM_R_X7Y24/CLBLM_IMUX32 CLBLM_R_X7Y24/CLBLM_IMUX40 CLBLM_R_X7Y24/CLBLM_M_B5 CLBLM_R_X7Y24/CLBLM_M_C1 CLBLM_R_X7Y24/CLBLM_M_D1 CLBLM_R_X7Y24/CLBLM_WR1END0 INT_L_X8Y23/FAN_ALT3 INT_L_X8Y23/FAN_BOUNCE3 INT_L_X8Y23/IMUX_L29 INT_L_X8Y23/LOGIC_OUTS_L15 INT_L_X8Y23/WL1BEG2 INT_L_X8Y23/WR1BEG_S0 INT_L_X8Y24/WR1BEG0 INT_R_X7Y23/IMUX14 INT_R_X7Y23/IMUX21 INT_R_X7Y23/WL1END2 INT_R_X7Y23/WR1END_S1_0 INT_R_X7Y24/IMUX24 INT_R_X7Y24/IMUX32 INT_R_X7Y24/IMUX40 INT_R_X7Y24/WR1END0 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_L_X8Y23/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y23/INT_L.FAN_BOUNCE3->>IMUX_L29 INT_L_X8Y23/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 INT_L_X8Y23/INT_L.LOGIC_OUTS_L15->>WL1BEG2 INT_L_X8Y23/INT_L.LOGIC_OUTS_L15->>WR1BEG_S0 INT_R_X7Y23/INT_R.WL1END2->>IMUX14 INT_R_X7Y23/INT_R.WL1END2->>IMUX21 INT_R_X7Y24/INT_R.WR1END0->>IMUX24 INT_R_X7Y24/INT_R.WR1END0->>IMUX32 INT_R_X7Y24/INT_R.WR1END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

wbw_timeout_count_new_reg_n_0_[2] - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX0 CLBLM_L_X8Y23/CLBLM_IMUX30 CLBLM_L_X8Y23/CLBLM_IMUX36 CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y23/CLBLM_L_A3 CLBLM_L_X8Y23/CLBLM_L_C5 CLBLM_L_X8Y23/CLBLM_L_CQ CLBLM_L_X8Y23/CLBLM_L_D2 INT_L_X8Y22/SR1END3 INT_L_X8Y23/BYP_ALT2 INT_L_X8Y23/BYP_BOUNCE2 INT_L_X8Y23/IMUX_L0 INT_L_X8Y23/IMUX_L30 INT_L_X8Y23/IMUX_L36 INT_L_X8Y23/LOGIC_OUTS_L2 INT_L_X8Y23/SR1BEG3 INT_L_X8Y23/SR1END_N3_3 INT_L_X8Y24/BYP_BOUNCE_N3_2 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX30->CLBLM_L_C5 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_L_X8Y23/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y23/INT_L.BYP_ALT2->>BYP_BOUNCE2 INT_L_X8Y23/INT_L.BYP_BOUNCE2->>IMUX_L30 INT_L_X8Y23/INT_L.LOGIC_OUTS_L2->>BYP_ALT2 INT_L_X8Y23/INT_L.LOGIC_OUTS_L2->>IMUX_L36 INT_L_X8Y23/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X8Y23/INT_L.SR1END_N3_3->>IMUX_L0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

wbw_timeout_count_new_reg_n_0_[0] - 
wires: CLBLM_L_X8Y22/CLBLM_IMUX0 CLBLM_L_X8Y22/CLBLM_IMUX16 CLBLM_L_X8Y22/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y22/CLBLM_L_A3 CLBLM_L_X8Y22/CLBLM_L_AQ CLBLM_L_X8Y22/CLBLM_L_B3 CLBLM_L_X8Y23/CLBLM_IMUX33 CLBLM_L_X8Y23/CLBLM_IMUX41 CLBLM_L_X8Y23/CLBLM_IMUX9 CLBLM_L_X8Y23/CLBLM_L_A5 CLBLM_L_X8Y23/CLBLM_L_C1 CLBLM_L_X8Y23/CLBLM_L_D1 INT_L_X8Y22/IMUX_L0 INT_L_X8Y22/IMUX_L16 INT_L_X8Y22/LOGIC_OUTS_L0 INT_L_X8Y22/NR1BEG0 INT_L_X8Y23/IMUX_L33 INT_L_X8Y23/IMUX_L41 INT_L_X8Y23/IMUX_L9 INT_L_X8Y23/NR1END0 
pips: CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 CLBLM_L_X8Y22/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX41->CLBLM_L_D1 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y22/INT_L.LOGIC_OUTS_L0->>IMUX_L0 INT_L_X8Y22/INT_L.LOGIC_OUTS_L0->>IMUX_L16 INT_L_X8Y22/INT_L.LOGIC_OUTS_L0->>NR1BEG0 INT_L_X8Y23/INT_L.NR1END0->>IMUX_L33 INT_L_X8Y23/INT_L.NR1END0->>IMUX_L41 INT_L_X8Y23/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 7, 

wbw_timeout_count_new_reg_n_0_[1] - 
wires: CLBLM_L_X8Y22/CLBLM_IMUX19 CLBLM_L_X8Y22/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y22/CLBLM_L_B2 CLBLM_L_X8Y22/CLBLM_L_BQ CLBLM_L_X8Y23/CLBLM_IMUX10 CLBLM_L_X8Y23/CLBLM_IMUX34 CLBLM_L_X8Y23/CLBLM_IMUX42 CLBLM_L_X8Y23/CLBLM_L_A4 CLBLM_L_X8Y23/CLBLM_L_C6 CLBLM_L_X8Y23/CLBLM_L_D6 INT_L_X8Y22/IMUX_L19 INT_L_X8Y22/LOGIC_OUTS_L1 INT_L_X8Y22/NR1BEG1 INT_L_X8Y23/IMUX_L10 INT_L_X8Y23/IMUX_L34 INT_L_X8Y23/IMUX_L42 INT_L_X8Y23/NR1END1 
pips: CLBLM_L_X8Y22/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_L_X8Y22/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX42->CLBLM_L_D6 INT_L_X8Y22/INT_L.LOGIC_OUTS_L1->>IMUX_L19 INT_L_X8Y22/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X8Y23/INT_L.NR1END1->>IMUX_L10 INT_L_X8Y23/INT_L.NR1END1->>IMUX_L34 INT_L_X8Y23/INT_L.NR1END1->>IMUX_L42 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

fifo_start_wb_addr_rd[0] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX11 CLBLL_L_X12Y19/CLBLL_LL_A4 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y20/CLBLL_L_AQ CLBLL_L_X12Y20/CLBLL_WW4A0 CLBLM_L_X10Y20/CLBLM_WW4C0 CLBLM_L_X8Y19/CLBLM_WL1END2 CLBLM_R_X11Y20/CLBLM_WW4A0 CLBLM_R_X7Y19/CLBLM_IMUX14 CLBLM_R_X7Y19/CLBLM_L_B1 CLBLM_R_X7Y19/CLBLM_WL1END2 DSP_R_X9Y20/DSP_WW4C0_0 INT_INTERFACE_R_X9Y20/INT_INTERFACE_WW4C0 INT_L_X10Y20/WW4B0 INT_L_X12Y19/IMUX_L11 INT_L_X12Y19/SR1END1 INT_L_X12Y20/LOGIC_OUTS_L0 INT_L_X12Y20/SR1BEG1 INT_L_X12Y20/WW4BEG0 INT_L_X8Y19/WL1BEG2 INT_L_X8Y19/WW4END_S0_0 INT_L_X8Y20/WW4END0 INT_R_X11Y20/WW4A0 INT_R_X7Y19/IMUX14 INT_R_X7Y19/WL1END2 INT_R_X9Y20/WW4C0 VBRK_X29Y21/VBRK_WW4C0 VBRK_X34Y21/VBRK_WW4A0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX11->CLBLL_LL_A4 CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 INT_L_X12Y19/INT_L.SR1END1->>IMUX_L11 INT_L_X12Y20/INT_L.LOGIC_OUTS_L0->>SR1BEG1 INT_L_X12Y20/INT_L.LOGIC_OUTS_L0->>WW4BEG0 INT_L_X8Y19/INT_L.WW4END_S0_0->>WL1BEG2 INT_R_X7Y19/INT_R.WL1END2->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[10] - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX8 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y22/CLBLM_L_AQ CLBLM_L_X10Y22/CLBLM_M_A5 CLBLM_R_X11Y22/CLBLM_IMUX4 CLBLM_R_X11Y22/CLBLM_M_A6 INT_L_X10Y22/ER1BEG1 INT_L_X10Y22/IMUX_L8 INT_L_X10Y22/LOGIC_OUTS_L0 INT_R_X11Y22/ER1END1 INT_R_X11Y22/IMUX4 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X10Y22/INT_L.LOGIC_OUTS_L0->>ER1BEG1 INT_L_X10Y22/INT_L.LOGIC_OUTS_L0->>IMUX_L8 INT_R_X11Y22/INT_R.ER1END1->>IMUX4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[11] - 
wires: CLBLM_L_X10Y21/CLBLM_ER1BEG2 CLBLM_L_X10Y21/CLBLM_SW2A1 CLBLM_L_X10Y22/CLBLM_IMUX11 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y22/CLBLM_L_BQ CLBLM_L_X10Y22/CLBLM_M_A4 CLBLM_R_X11Y22/CLBLM_IMUX12 CLBLM_R_X11Y22/CLBLM_M_B6 DSP_R_X9Y20/DSP_ER1BEG2_1 DSP_R_X9Y20/DSP_SW2A1_1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_ER1BEG2 INT_INTERFACE_R_X9Y21/INT_INTERFACE_SW2A1 INT_L_X10Y21/ER1END2 INT_L_X10Y21/NE2BEG2 INT_L_X10Y21/SW2A1 INT_L_X10Y22/IMUX_L11 INT_L_X10Y22/LOGIC_OUTS_L1 INT_L_X10Y22/NE2A2 INT_L_X10Y22/SW2BEG1 INT_R_X11Y22/IMUX12 INT_R_X11Y22/NE2END2 INT_R_X9Y21/ER1BEG2 INT_R_X9Y21/SW2END1 VBRK_X29Y22/VBRK_ER1BEG2 VBRK_X29Y22/VBRK_SW2A1 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX12->CLBLM_M_B6 INT_L_X10Y21/INT_L.ER1END2->>NE2BEG2 INT_L_X10Y22/INT_L.LOGIC_OUTS_L1->>IMUX_L11 INT_L_X10Y22/INT_L.LOGIC_OUTS_L1->>SW2BEG1 INT_R_X11Y22/INT_R.NE2END2->>IMUX12 INT_R_X9Y21/INT_R.SW2END1->>ER1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[12] - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX24 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y22/CLBLM_L_CQ CLBLM_L_X10Y22/CLBLM_M_B5 CLBLM_R_X11Y22/CLBLM_IMUX35 CLBLM_R_X11Y22/CLBLM_M_C6 INT_L_X10Y21/SR1END3 INT_L_X10Y22/ER1BEG3 INT_L_X10Y22/IMUX_L24 INT_L_X10Y22/LOGIC_OUTS_L2 INT_L_X10Y22/SR1BEG3 INT_L_X10Y22/SR1END_N3_3 INT_R_X11Y22/ER1END3 INT_R_X11Y22/FAN_ALT3 INT_R_X11Y22/FAN_BOUNCE3 INT_R_X11Y22/IMUX35 INT_R_X11Y23/ER1END_N3_3 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X10Y22/INT_L.LOGIC_OUTS_L2->>ER1BEG3 INT_L_X10Y22/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X10Y22/INT_L.SR1END_N3_3->>IMUX_L24 INT_R_X11Y22/INT_R.ER1END3->>FAN_ALT3 INT_R_X11Y22/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y22/INT_R.FAN_BOUNCE3->>IMUX35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[13] - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX15 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS3 CLBLM_L_X10Y22/CLBLM_L_DQ CLBLM_L_X10Y22/CLBLM_M_B1 CLBLM_R_X11Y22/CLBLM_IMUX43 CLBLM_R_X11Y22/CLBLM_M_D6 INT_L_X10Y22/EL1BEG2 INT_L_X10Y22/IMUX_L15 INT_L_X10Y22/LOGIC_OUTS_L3 INT_R_X11Y22/EL1END2 INT_R_X11Y22/IMUX43 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX15->CLBLM_M_B1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X11Y22/CLBLM_R.CLBLM_IMUX43->CLBLM_M_D6 INT_L_X10Y22/INT_L.LOGIC_OUTS_L3->>EL1BEG2 INT_L_X10Y22/INT_L.LOGIC_OUTS_L3->>IMUX_L15 INT_R_X11Y22/INT_R.EL1END2->>IMUX43 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[14] - 
wires: CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y20/CLBLL_L_BQ CLBLL_L_X12Y20/CLBLL_WL1END0 CLBLL_L_X12Y21/CLBLL_IMUX3 CLBLL_L_X12Y21/CLBLL_L_A2 CLBLM_R_X11Y20/CLBLM_WL1END0 CLBLM_R_X11Y22/CLBLM_BYP1 CLBLM_R_X11Y22/CLBLM_M_AX INT_L_X12Y20/LOGIC_OUTS_L1 INT_L_X12Y20/NR1BEG1 INT_L_X12Y20/WL1BEG0 INT_L_X12Y21/IMUX_L3 INT_L_X12Y21/NR1END1 INT_R_X11Y20/NN2BEG1 INT_R_X11Y20/WL1END0 INT_R_X11Y21/NN2A1 INT_R_X11Y22/BYP1 INT_R_X11Y22/BYP_ALT1 INT_R_X11Y22/NN2END1 VBRK_X34Y21/VBRK_WL1END0 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX INT_L_X12Y20/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X12Y20/INT_L.LOGIC_OUTS_L1->>WL1BEG0 INT_L_X12Y21/INT_L.NR1END1->>IMUX_L3 INT_R_X11Y20/INT_R.WL1END0->>NN2BEG1 INT_R_X11Y22/INT_R.BYP_ALT1->>BYP1 INT_R_X11Y22/INT_R.NN2END1->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[15] - 
wires: CLBLL_L_X12Y19/CLBLL_IMUX17 CLBLL_L_X12Y19/CLBLL_LL_B3 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS2 CLBLL_L_X12Y20/CLBLL_L_CQ CLBLL_L_X12Y21/CLBLL_IMUX9 CLBLL_L_X12Y21/CLBLL_L_A5 INT_L_X12Y19/IMUX_L17 INT_L_X12Y19/SR1BEG_S0 INT_L_X12Y19/SR1END3 INT_L_X12Y20/LOGIC_OUTS_L2 INT_L_X12Y20/NL1BEG1 INT_L_X12Y20/SR1BEG3 INT_L_X12Y20/SR1END_N3_3 INT_L_X12Y21/IMUX_L9 INT_L_X12Y21/NL1END1 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX17->CLBLL_LL_B3 CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_CQ->CLBLL_LOGIC_OUTS2 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 INT_L_X12Y19/INT_L.SR1BEG_S0->>IMUX_L17 INT_L_X12Y19/INT_L.SR1END3->>SR1BEG_S0 INT_L_X12Y20/INT_L.LOGIC_OUTS_L2->>NL1BEG1 INT_L_X12Y20/INT_L.LOGIC_OUTS_L2->>SR1BEG3 INT_L_X12Y21/INT_L.NL1END1->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[16] - 
wires: CLBLL_L_X12Y19/CLBLL_ER1BEG1 CLBLL_L_X12Y19/CLBLL_IMUX35 CLBLL_L_X12Y19/CLBLL_LL_C6 CLBLL_L_X12Y19/CLBLL_SW2A0 CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS3 CLBLL_L_X12Y20/CLBLL_L_DQ CLBLL_L_X12Y21/CLBLL_IMUX19 CLBLL_L_X12Y21/CLBLL_L_B2 CLBLM_R_X11Y19/CLBLM_ER1BEG1 CLBLM_R_X11Y19/CLBLM_SW2A0 INT_L_X12Y19/ER1END1 INT_L_X12Y19/IMUX_L35 INT_L_X12Y19/SW2A0 INT_L_X12Y20/LOGIC_OUTS_L3 INT_L_X12Y20/NL1BEG2 INT_L_X12Y20/SR1BEG_S0 INT_L_X12Y20/SW2BEG0 INT_L_X12Y21/IMUX_L19 INT_L_X12Y21/NL1END2 INT_R_X11Y19/ER1BEG1 INT_R_X11Y19/SW2END0 VBRK_X34Y20/VBRK_ER1BEG1 VBRK_X34Y20/VBRK_SW2A0 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_IMUX35->CLBLL_LL_C6 CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_DQ->CLBLL_LOGIC_OUTS3 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 INT_L_X12Y19/INT_L.ER1END1->>IMUX_L35 INT_L_X12Y20/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X12Y20/INT_L.LOGIC_OUTS_L3->>SR1BEG_S0 INT_L_X12Y20/INT_L.SR1BEG_S0->>SW2BEG0 INT_L_X12Y21/INT_L.NL1END2->>IMUX_L19 INT_R_X11Y19/INT_R.SW2END0->>ER1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[17] - 
wires: CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y20/CLBLL_L_AMUX CLBLL_L_X12Y21/CLBLL_IMUX14 CLBLL_L_X12Y21/CLBLL_L_B1 CLBLL_L_X12Y21/CLBLL_WL1END1 CLBLM_R_X11Y21/CLBLM_WL1END1 CLBLM_R_X11Y22/CLBLM_BYP4 CLBLM_R_X11Y22/CLBLM_M_BX INT_L_X12Y20/LOGIC_OUTS_L16 INT_L_X12Y20/NN2BEG2 INT_L_X12Y21/IMUX_L14 INT_L_X12Y21/NN2A2 INT_L_X12Y21/SR1END2 INT_L_X12Y21/WL1BEG1 INT_L_X12Y22/NN2END2 INT_L_X12Y22/SR1BEG2 INT_R_X11Y21/NL1BEG1 INT_R_X11Y21/WL1END1 INT_R_X11Y22/BYP4 INT_R_X11Y22/BYP_ALT4 INT_R_X11Y22/NL1END1 VBRK_X34Y22/VBRK_WL1END1 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_AMUX->CLBLL_LOGIC_OUTS16 CLBLL_L_X12Y21/CLBLL_L.CLBLL_IMUX14->CLBLL_L_B1 CLBLM_R_X11Y22/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX INT_L_X12Y20/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X12Y21/INT_L.SR1END2->>IMUX_L14 INT_L_X12Y21/INT_L.SR1END2->>WL1BEG1 INT_L_X12Y22/INT_L.NN2END2->>SR1BEG2 INT_R_X11Y21/INT_R.WL1END1->>NL1BEG1 INT_R_X11Y22/INT_R.BYP_ALT4->>BYP4 INT_R_X11Y22/INT_R.NL1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[18] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX9 CLBLL_L_X12Y17/CLBLL_L_A5 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y18/CLBLL_L_AQ CLBLL_L_X12Y19/CLBLL_BYP6 CLBLL_L_X12Y19/CLBLL_LL_DX INT_L_X12Y17/IMUX_L9 INT_L_X12Y17/SL1END0 INT_L_X12Y18/LOGIC_OUTS_L0 INT_L_X12Y18/NL1BEG_N3 INT_L_X12Y18/NR1BEG3 INT_L_X12Y18/SL1BEG0 INT_L_X12Y19/BYP_ALT6 INT_L_X12Y19/BYP_L6 INT_L_X12Y19/NR1END3 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX9->CLBLL_L_A5 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_AQ->CLBLL_LOGIC_OUTS0 CLBLL_L_X12Y19/CLBLL_L.CLBLL_BYP6->CLBLL_LL_DX INT_L_X12Y17/INT_L.SL1END0->>IMUX_L9 INT_L_X12Y18/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X12Y18/INT_L.LOGIC_OUTS_L0->>SL1BEG0 INT_L_X12Y18/INT_L.NL1BEG_N3->>NR1BEG3 INT_L_X12Y19/INT_L.BYP_ALT6->>BYP_L6 INT_L_X12Y19/INT_L.NR1END3->>BYP_ALT6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[19] - 
wires: CLBLL_L_X12Y17/CLBLL_IMUX10 CLBLL_L_X12Y17/CLBLL_L_A4 CLBLL_L_X12Y18/CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y18/CLBLL_L_BQ CLBLL_L_X12Y19/CLBLL_BYP1 CLBLL_L_X12Y19/CLBLL_LL_AX INT_L_X12Y17/IMUX_L10 INT_L_X12Y17/SL1END1 INT_L_X12Y18/LOGIC_OUTS_L1 INT_L_X12Y18/NR1BEG1 INT_L_X12Y18/SL1BEG1 INT_L_X12Y19/BYP_ALT1 INT_L_X12Y19/BYP_L1 INT_L_X12Y19/GFAN0 INT_L_X12Y19/NR1END1 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_IMUX10->CLBLL_L_A4 CLBLL_L_X12Y18/CLBLL_L.CLBLL_L_BQ->CLBLL_LOGIC_OUTS1 CLBLL_L_X12Y19/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX INT_L_X12Y17/INT_L.SL1END1->>IMUX_L10 INT_L_X12Y18/INT_L.LOGIC_OUTS_L1->>NR1BEG1 INT_L_X12Y18/INT_L.LOGIC_OUTS_L1->>SL1BEG1 INT_L_X12Y19/INT_L.BYP_ALT1->>BYP_L1 INT_L_X12Y19/INT_L.GFAN0->>BYP_ALT1 INT_L_X12Y19/INT_L.NR1END1->>GFAN0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[1] - 
wires: CLBLL_L_X12Y20/CLBLL_LOGIC_OUTS17 CLBLL_L_X12Y20/CLBLL_L_BMUX CLBLL_L_X12Y20/CLBLL_WL1END2 CLBLM_L_X10Y22/CLBLM_WW2A3 CLBLM_L_X10Y23/CLBLM_BYP0 CLBLM_L_X10Y23/CLBLM_L_AX CLBLM_L_X8Y22/CLBLM_SW4A3 CLBLM_R_X11Y20/CLBLM_WL1END2 CLBLM_R_X7Y19/CLBLM_IMUX25 CLBLM_R_X7Y19/CLBLM_L_B5 CLBLM_R_X7Y22/CLBLM_SW4A3 DSP_R_X9Y20/DSP_WW2A3_2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_WW2A3 INT_L_X10Y22/WR1END_S1_0 INT_L_X10Y22/WW2BEG3 INT_L_X10Y23/BYP_ALT0 INT_L_X10Y23/BYP_L0 INT_L_X10Y23/WR1END0 INT_L_X12Y20/LOGIC_OUTS_L17 INT_L_X12Y20/WL1BEG2 INT_L_X6Y18/ER1BEG_S0 INT_L_X6Y18/SW6END3 INT_L_X6Y19/ER1BEG0 INT_L_X6Y19/SW6END_N0_3 INT_L_X8Y22/SW6BEG3 INT_L_X8Y22/WW2END3 INT_L_X8Y23/WW2END_N0_3 INT_R_X11Y20/NN2BEG3 INT_R_X11Y20/WL1END2 INT_R_X11Y21/NN2A3 INT_R_X11Y22/NN2END3 INT_R_X11Y22/WR1BEG_S0 INT_R_X11Y23/WR1BEG0 INT_R_X7Y18/SW6E3 INT_R_X7Y19/ER1END0 INT_R_X7Y19/IMUX25 INT_R_X7Y19/SW6D3 INT_R_X7Y20/SW6C3 INT_R_X7Y21/SW6B3 INT_R_X7Y22/SW6A3 INT_R_X9Y22/WW2A3 VBRK_X29Y23/VBRK_WW2A3 VBRK_X34Y21/VBRK_WL1END2 
pips: CLBLL_L_X12Y20/CLBLL_L.CLBLL_L_BMUX->CLBLL_LOGIC_OUTS17 CLBLM_L_X10Y23/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX25->CLBLM_L_B5 INT_L_X10Y22/INT_L.WR1END_S1_0->>WW2BEG3 INT_L_X10Y23/INT_L.BYP_ALT0->>BYP_L0 INT_L_X10Y23/INT_L.WR1END0->>BYP_ALT0 INT_L_X12Y20/INT_L.LOGIC_OUTS_L17->>WL1BEG2 INT_L_X6Y18/INT_L.SW6END3->>ER1BEG_S0 INT_L_X8Y22/INT_L.WW2END3->>SW6BEG3 INT_R_X11Y20/INT_R.WL1END2->>NN2BEG3 INT_R_X11Y22/INT_R.NN2END3->>WR1BEG_S0 INT_R_X7Y19/INT_R.ER1END0->>IMUX25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[20] - 
wires: CLBLL_L_X12Y14/CLBLL_BYP1 CLBLL_L_X12Y14/CLBLL_LL_AX CLBLL_L_X12Y14/CLBLL_SE2A0 CLBLL_L_X12Y15/CLBLL_ER1BEG1 CLBLL_L_X12Y15/CLBLL_IMUX3 CLBLL_L_X12Y15/CLBLL_L_A2 CLBLM_R_X11Y14/CLBLM_SE2A0 CLBLM_R_X11Y15/CLBLM_ER1BEG1 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y15/CLBLM_L_AQ INT_L_X12Y14/BYP_ALT1 INT_L_X12Y14/BYP_L1 INT_L_X12Y14/SE2END0 INT_L_X12Y15/ER1END1 INT_L_X12Y15/IMUX_L3 INT_R_X11Y14/SE2A0 INT_R_X11Y15/ER1BEG1 INT_R_X11Y15/LOGIC_OUTS0 INT_R_X11Y15/SE2BEG0 VBRK_X34Y15/VBRK_SE2A0 VBRK_X34Y16/VBRK_ER1BEG1 
pips: CLBLL_L_X12Y14/CLBLL_L.CLBLL_BYP1->CLBLL_LL_AX CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX3->CLBLL_L_A2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y14/INT_L.BYP_ALT1->>BYP_L1 INT_L_X12Y14/INT_L.SE2END0->>BYP_ALT1 INT_L_X12Y15/INT_L.ER1END1->>IMUX_L3 INT_R_X11Y15/INT_R.LOGIC_OUTS0->>ER1BEG1 INT_R_X11Y15/INT_R.LOGIC_OUTS0->>SE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[21] - 
wires: CLBLL_L_X12Y15/CLBLL_EL1BEG0 CLBLL_L_X12Y15/CLBLL_IMUX0 CLBLL_L_X12Y15/CLBLL_L_A3 CLBLM_R_X11Y14/CLBLM_IMUX4 CLBLM_R_X11Y14/CLBLM_M_A6 CLBLM_R_X11Y15/CLBLM_EL1BEG0 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y15/CLBLM_L_BQ INT_L_X12Y14/EL1END_S3_0 INT_L_X12Y15/EL1END0 INT_L_X12Y15/IMUX_L0 INT_R_X11Y13/NR1BEG1 INT_R_X11Y13/SS2END1 INT_R_X11Y14/GFAN1 INT_R_X11Y14/IMUX4 INT_R_X11Y14/NR1END1 INT_R_X11Y14/SS2A1 INT_R_X11Y15/EL1BEG0 INT_R_X11Y15/LOGIC_OUTS1 INT_R_X11Y15/SS2BEG1 VBRK_X34Y16/VBRK_EL1BEG0 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX0->CLBLL_L_A3 CLBLM_R_X11Y14/CLBLM_R.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X12Y15/INT_L.EL1END0->>IMUX_L0 INT_R_X11Y13/INT_R.SS2END1->>NR1BEG1 INT_R_X11Y14/INT_R.GFAN1->>IMUX4 INT_R_X11Y14/INT_R.NR1END1->>GFAN1 INT_R_X11Y15/INT_R.LOGIC_OUTS1->>EL1BEG0 INT_R_X11Y15/INT_R.LOGIC_OUTS1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[22] - 
wires: CLBLL_L_X12Y14/CLBLL_SE2A2 CLBLL_L_X12Y14/CLBLL_WL1END1 CLBLL_L_X12Y15/CLBLL_EL1BEG1 CLBLL_L_X12Y15/CLBLL_IMUX19 CLBLL_L_X12Y15/CLBLL_L_B2 CLBLM_R_X11Y14/CLBLM_BYP4 CLBLM_R_X11Y14/CLBLM_M_BX CLBLM_R_X11Y14/CLBLM_SE2A2 CLBLM_R_X11Y14/CLBLM_WL1END1 CLBLM_R_X11Y15/CLBLM_EL1BEG1 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y15/CLBLM_L_CQ INT_L_X12Y14/SE2END2 INT_L_X12Y14/WL1BEG1 INT_L_X12Y15/EL1END1 INT_L_X12Y15/IMUX_L19 INT_R_X11Y14/BYP4 INT_R_X11Y14/BYP_ALT4 INT_R_X11Y14/SE2A2 INT_R_X11Y14/WL1END1 INT_R_X11Y15/EL1BEG1 INT_R_X11Y15/LOGIC_OUTS2 INT_R_X11Y15/SE2BEG2 VBRK_X34Y15/VBRK_SE2A2 VBRK_X34Y15/VBRK_WL1END1 VBRK_X34Y16/VBRK_EL1BEG1 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX19->CLBLL_L_B2 CLBLM_R_X11Y14/CLBLM_R.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X12Y14/INT_L.SE2END2->>WL1BEG1 INT_L_X12Y15/INT_L.EL1END1->>IMUX_L19 INT_R_X11Y14/INT_R.BYP_ALT4->>BYP4 INT_R_X11Y14/INT_R.WL1END1->>BYP_ALT4 INT_R_X11Y15/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X11Y15/INT_R.LOGIC_OUTS2->>SE2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[23] - 
wires: CLBLL_L_X12Y14/CLBLL_BYP4 CLBLL_L_X12Y14/CLBLL_LL_BX CLBLL_L_X12Y14/CLBLL_SE2A3 CLBLL_L_X12Y15/CLBLL_IMUX16 CLBLL_L_X12Y15/CLBLL_L_B3 CLBLL_L_X12Y16/CLBLL_ER1BEG0 CLBLM_R_X11Y14/CLBLM_SE2A3 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS3 CLBLM_R_X11Y15/CLBLM_L_DQ CLBLM_R_X11Y16/CLBLM_ER1BEG0 INT_L_X12Y14/BYP_ALT4 INT_L_X12Y14/BYP_L4 INT_L_X12Y14/FAN_ALT1 INT_L_X12Y14/FAN_BOUNCE1 INT_L_X12Y14/SE2END3 INT_L_X12Y15/IMUX_L16 INT_L_X12Y15/SL1END0 INT_L_X12Y16/ER1END0 INT_L_X12Y16/SL1BEG0 INT_R_X11Y14/SE2A3 INT_R_X11Y15/ER1BEG_S0 INT_R_X11Y15/LOGIC_OUTS3 INT_R_X11Y15/SE2BEG3 INT_R_X11Y16/ER1BEG0 VBRK_X34Y15/VBRK_SE2A3 VBRK_X34Y17/VBRK_ER1BEG0 
pips: CLBLL_L_X12Y14/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLL_L_X12Y15/CLBLL_L.CLBLL_IMUX16->CLBLL_L_B3 CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X12Y14/INT_L.BYP_ALT4->>BYP_L4 INT_L_X12Y14/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y14/INT_L.FAN_BOUNCE1->>BYP_ALT4 INT_L_X12Y14/INT_L.SE2END3->>FAN_ALT1 INT_L_X12Y15/INT_L.SL1END0->>IMUX_L16 INT_L_X12Y16/INT_L.ER1END0->>SL1BEG0 INT_R_X11Y15/INT_R.LOGIC_OUTS3->>ER1BEG_S0 INT_R_X11Y15/INT_R.LOGIC_OUTS3->>SE2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[24] - 
wires: CLBLM_L_X8Y15/CLBLM_IMUX1 CLBLM_L_X8Y15/CLBLM_M_A3 CLBLM_L_X8Y15/CLBLM_NE2A0 CLBLM_L_X8Y17/CLBLM_IMUX2 CLBLM_L_X8Y17/CLBLM_M_A2 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y14/CLBLM_M_AQ CLBLM_R_X7Y15/CLBLM_NE2A0 INT_L_X8Y14/NE2END_S3_0 INT_L_X8Y15/IMUX_L1 INT_L_X8Y15/NE2BEG0 INT_L_X8Y15/NE2END0 INT_L_X8Y16/NE2A0 INT_L_X8Y17/IMUX_L2 INT_L_X8Y17/WR1END1 INT_R_X7Y14/LOGIC_OUTS4 INT_R_X7Y14/NE2BEG0 INT_R_X7Y15/NE2A0 INT_R_X9Y15/NE2END_S3_0 INT_R_X9Y16/NE2END0 INT_R_X9Y16/NR1BEG0 INT_R_X9Y17/NR1END0 INT_R_X9Y17/WR1BEG1 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_R_X7Y14/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y15/INT_L.NE2END0->>IMUX_L1 INT_L_X8Y15/INT_L.NE2END0->>NE2BEG0 INT_L_X8Y17/INT_L.WR1END1->>IMUX_L2 INT_R_X7Y14/INT_R.LOGIC_OUTS4->>NE2BEG0 INT_R_X9Y16/INT_R.NE2END0->>NR1BEG0 INT_R_X9Y17/INT_R.NR1END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[25] - 
wires: CLBLM_L_X8Y13/CLBLM_SE2A1 CLBLM_L_X8Y15/CLBLM_IMUX17 CLBLM_L_X8Y15/CLBLM_M_B3 CLBLM_L_X8Y17/CLBLM_IMUX1 CLBLM_L_X8Y17/CLBLM_M_A3 CLBLM_R_X7Y13/CLBLM_SE2A1 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS5 CLBLM_R_X7Y14/CLBLM_M_BQ INT_L_X8Y13/NE2BEG1 INT_L_X8Y13/SE2END1 INT_L_X8Y14/NE2A1 INT_L_X8Y15/IMUX_L17 INT_L_X8Y15/NE2BEG1 INT_L_X8Y15/NW2END1 INT_L_X8Y16/NE2A1 INT_L_X8Y17/IMUX_L1 INT_L_X8Y17/NW2END1 INT_R_X7Y13/SE2A1 INT_R_X7Y14/LOGIC_OUTS5 INT_R_X7Y14/SE2BEG1 INT_R_X9Y14/NE2END1 INT_R_X9Y14/NW2BEG1 INT_R_X9Y15/NW2A1 INT_R_X9Y16/NE2END1 INT_R_X9Y16/NW2BEG1 INT_R_X9Y17/NW2A1 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y14/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y13/INT_L.SE2END1->>NE2BEG1 INT_L_X8Y15/INT_L.NW2END1->>IMUX_L17 INT_L_X8Y15/INT_L.NW2END1->>NE2BEG1 INT_L_X8Y17/INT_L.NW2END1->>IMUX_L1 INT_R_X7Y14/INT_R.LOGIC_OUTS5->>SE2BEG1 INT_R_X9Y14/INT_R.NE2END1->>NW2BEG1 INT_R_X9Y16/INT_R.NE2END1->>NW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[26] - 
wires: CLBLM_L_X10Y14/CLBLM_EL1BEG1 CLBLM_L_X10Y14/CLBLM_IMUX11 CLBLM_L_X10Y14/CLBLM_M_A4 CLBLM_L_X8Y14/CLBLM_EE2BEG2 CLBLM_L_X8Y14/CLBLM_ER1BEG3 CLBLM_L_X8Y15/CLBLM_IMUX22 CLBLM_L_X8Y15/CLBLM_M_C3 CLBLM_R_X7Y14/CLBLM_EE2BEG2 CLBLM_R_X7Y14/CLBLM_ER1BEG3 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS6 CLBLM_R_X7Y14/CLBLM_M_CQ DSP_R_X9Y10/DSP_EL1BEG1_4 INT_INTERFACE_R_X9Y14/INT_INTERFACE_EL1BEG1 INT_L_X10Y14/EL1END1 INT_L_X10Y14/IMUX_L11 INT_L_X8Y14/EE2A2 INT_L_X8Y14/ER1END3 INT_L_X8Y14/NR1BEG3 INT_L_X8Y15/ER1END_N3_3 INT_L_X8Y15/IMUX_L22 INT_L_X8Y15/NR1END3 INT_R_X7Y14/EE2BEG2 INT_R_X7Y14/ER1BEG3 INT_R_X7Y14/LOGIC_OUTS6 INT_R_X9Y14/EE2END2 INT_R_X9Y14/EL1BEG1 VBRK_X29Y15/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y14/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_R_X7Y14/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X10Y14/INT_L.EL1END1->>IMUX_L11 INT_L_X8Y14/INT_L.ER1END3->>NR1BEG3 INT_L_X8Y15/INT_L.NR1END3->>IMUX_L22 INT_R_X7Y14/INT_R.LOGIC_OUTS6->>EE2BEG2 INT_R_X7Y14/INT_R.LOGIC_OUTS6->>ER1BEG3 INT_R_X9Y14/INT_R.EE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[27] - 
wires: CLBLM_L_X10Y14/CLBLM_IMUX2 CLBLM_L_X10Y14/CLBLM_M_A2 CLBLM_L_X10Y14/CLBLM_SE2A1 CLBLM_L_X8Y15/CLBLM_ER1BEG0 CLBLM_L_X8Y15/CLBLM_IMUX40 CLBLM_L_X8Y15/CLBLM_M_D1 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS7 CLBLM_R_X7Y14/CLBLM_M_DQ CLBLM_R_X7Y15/CLBLM_ER1BEG0 DSP_R_X9Y10/DSP_SE2A1_4 INT_INTERFACE_R_X9Y14/INT_INTERFACE_SE2A1 INT_L_X10Y14/IMUX_L2 INT_L_X10Y14/SE2END1 INT_L_X8Y15/ER1BEG1 INT_L_X8Y15/ER1END0 INT_L_X8Y15/IMUX_L40 INT_R_X7Y14/ER1BEG_S0 INT_R_X7Y14/LOGIC_OUTS7 INT_R_X7Y15/ER1BEG0 INT_R_X9Y14/SE2A1 INT_R_X9Y15/ER1END1 INT_R_X9Y15/SE2BEG1 VBRK_X29Y15/VBRK_SE2A1 
pips: CLBLM_L_X10Y14/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y15/CLBLM_L.CLBLM_IMUX40->CLBLM_M_D1 CLBLM_R_X7Y14/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_L_X10Y14/INT_L.SE2END1->>IMUX_L2 INT_L_X8Y15/INT_L.ER1END0->>ER1BEG1 INT_L_X8Y15/INT_L.ER1END0->>IMUX_L40 INT_R_X7Y14/INT_R.LOGIC_OUTS7->>ER1BEG_S0 INT_R_X9Y15/INT_R.ER1END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[28] - 
wires: CLBLM_L_X10Y14/CLBLM_ER1BEG0 CLBLM_L_X10Y14/CLBLM_IMUX17 CLBLM_L_X10Y14/CLBLM_M_B3 CLBLM_L_X8Y13/CLBLM_SE2A0 CLBLM_L_X8Y15/CLBLM_BYP1 CLBLM_L_X8Y15/CLBLM_M_AX CLBLM_R_X7Y13/CLBLM_SE2A0 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y14/CLBLM_L_AQ DSP_R_X9Y10/DSP_ER1BEG0_4 INT_INTERFACE_R_X9Y14/INT_INTERFACE_ER1BEG0 INT_L_X10Y14/ER1END0 INT_L_X10Y14/IMUX_L17 INT_L_X8Y13/EL1BEG3 INT_L_X8Y13/NR1BEG0 INT_L_X8Y13/SE2END0 INT_L_X8Y14/EL1BEG_N3 INT_L_X8Y14/NE2BEG0 INT_L_X8Y14/NR1END0 INT_L_X8Y15/BYP_ALT1 INT_L_X8Y15/BYP_L1 INT_L_X8Y15/NE2A0 INT_L_X8Y15/WR1END1 INT_R_X7Y13/SE2A0 INT_R_X7Y14/LOGIC_OUTS0 INT_R_X7Y14/SE2BEG0 INT_R_X9Y13/EL1END3 INT_R_X9Y13/ER1BEG_S0 INT_R_X9Y14/ER1BEG0 INT_R_X9Y14/NE2END_S3_0 INT_R_X9Y15/NE2END0 INT_R_X9Y15/WR1BEG1 VBRK_X29Y15/VBRK_ER1BEG0 
pips: CLBLM_L_X10Y14/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y15/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y14/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X10Y14/INT_L.ER1END0->>IMUX_L17 INT_L_X8Y13/INT_L.SE2END0->>NR1BEG0 INT_L_X8Y14/INT_L.NR1END0->>EL1BEG_N3 INT_L_X8Y14/INT_L.NR1END0->>NE2BEG0 INT_L_X8Y15/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y15/INT_L.WR1END1->>BYP_ALT1 INT_R_X7Y14/INT_R.LOGIC_OUTS0->>SE2BEG0 INT_R_X9Y13/INT_R.EL1END3->>ER1BEG_S0 INT_R_X9Y15/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[29] - 
wires: CLBLM_L_X8Y15/CLBLM_BYP4 CLBLM_L_X8Y15/CLBLM_M_BX CLBLM_L_X8Y15/CLBLM_NE2A1 CLBLM_R_X7Y13/CLBLM_IMUX3 CLBLM_R_X7Y13/CLBLM_L_A2 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y14/CLBLM_L_BQ CLBLM_R_X7Y15/CLBLM_NE2A1 INT_L_X8Y15/BYP_ALT4 INT_L_X8Y15/BYP_L4 INT_L_X8Y15/NE2END1 INT_R_X7Y13/IMUX3 INT_R_X7Y13/SL1END1 INT_R_X7Y14/LOGIC_OUTS1 INT_R_X7Y14/NE2BEG1 INT_R_X7Y14/SL1BEG1 INT_R_X7Y15/NE2A1 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_BYP4->CLBLM_M_BX CLBLM_R_X7Y13/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y14/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y15/INT_L.BYP_ALT4->>BYP_L4 INT_L_X8Y15/INT_L.NE2END1->>BYP_ALT4 INT_R_X7Y13/INT_R.SL1END1->>IMUX3 INT_R_X7Y14/INT_R.LOGIC_OUTS1->>NE2BEG1 INT_R_X7Y14/INT_R.LOGIC_OUTS1->>SL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[2] - 
wires: CLBLL_L_X12Y16/CLBLL_NE2A2 CLBLL_L_X12Y19/CLBLL_BYP4 CLBLL_L_X12Y19/CLBLL_LL_BX CLBLM_R_X11Y14/CLBLM_IMUX3 CLBLM_R_X11Y14/CLBLM_L_A2 CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y15/CLBLM_L_AMUX CLBLM_R_X11Y16/CLBLM_NE2A2 INT_L_X12Y16/NE2END2 INT_L_X12Y16/NL1BEG1 INT_L_X12Y17/NL1END1 INT_L_X12Y17/NN2BEG1 INT_L_X12Y18/NN2A1 INT_L_X12Y19/BYP_ALT4 INT_L_X12Y19/BYP_L4 INT_L_X12Y19/NN2END1 INT_R_X11Y14/FAN_ALT5 INT_R_X11Y14/FAN_BOUNCE5 INT_R_X11Y14/IMUX3 INT_R_X11Y14/SL1END2 INT_R_X11Y15/LOGIC_OUTS16 INT_R_X11Y15/NE2BEG2 INT_R_X11Y15/SL1BEG2 INT_R_X11Y16/NE2A2 VBRK_X34Y17/VBRK_NE2A2 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_BYP4->CLBLL_LL_BX CLBLM_R_X11Y14/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X12Y16/INT_L.NE2END2->>NL1BEG1 INT_L_X12Y17/INT_L.NL1END1->>NN2BEG1 INT_L_X12Y19/INT_L.BYP_ALT4->>BYP_L4 INT_L_X12Y19/INT_L.NN2END1->>BYP_ALT4 INT_R_X11Y14/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y14/INT_R.FAN_BOUNCE5->>IMUX3 INT_R_X11Y14/INT_R.SL1END2->>FAN_ALT5 INT_R_X11Y15/INT_R.LOGIC_OUTS16->>NE2BEG2 INT_R_X11Y15/INT_R.LOGIC_OUTS16->>SL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[30] - 
wires: CLBLM_L_X8Y14/CLBLM_EL1BEG1 CLBLM_L_X8Y15/CLBLM_BYP3 CLBLM_L_X8Y15/CLBLM_M_CX CLBLM_R_X7Y13/CLBLM_IMUX10 CLBLM_R_X7Y13/CLBLM_L_A4 CLBLM_R_X7Y14/CLBLM_EL1BEG1 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y14/CLBLM_L_CQ INT_L_X8Y14/EL1END1 INT_L_X8Y14/NR1BEG1 INT_L_X8Y15/BYP_ALT3 INT_L_X8Y15/BYP_L3 INT_L_X8Y15/GFAN1 INT_L_X8Y15/NR1END1 INT_R_X7Y13/IMUX10 INT_R_X7Y13/SR1BEG_S0 INT_R_X7Y13/SR1END3 INT_R_X7Y14/EL1BEG1 INT_R_X7Y14/LOGIC_OUTS2 INT_R_X7Y14/SR1BEG3 INT_R_X7Y14/SR1END_N3_3 
pips: CLBLM_L_X8Y15/CLBLM_L.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X7Y13/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X7Y14/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y14/INT_L.EL1END1->>NR1BEG1 INT_L_X8Y15/INT_L.BYP_ALT3->>BYP_L3 INT_L_X8Y15/INT_L.GFAN1->>BYP_ALT3 INT_L_X8Y15/INT_L.NR1END1->>GFAN1 INT_R_X7Y13/INT_R.SR1BEG_S0->>IMUX10 INT_R_X7Y13/INT_R.SR1END3->>SR1BEG_S0 INT_R_X7Y14/INT_R.LOGIC_OUTS2->>EL1BEG1 INT_R_X7Y14/INT_R.LOGIC_OUTS2->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[31] - 
wires: CLBLM_L_X10Y14/CLBLM_EL1BEG0 CLBLM_L_X10Y14/CLBLM_IMUX24 CLBLM_L_X10Y14/CLBLM_M_B5 CLBLM_L_X8Y14/CLBLM_EL1BEG2 CLBLM_L_X8Y15/CLBLM_BYP6 CLBLM_L_X8Y15/CLBLM_M_DX CLBLM_L_X8Y15/CLBLM_NE2A3 CLBLM_R_X7Y14/CLBLM_EL1BEG2 CLBLM_R_X7Y14/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y14/CLBLM_L_DQ CLBLM_R_X7Y15/CLBLM_NE2A3 DSP_R_X9Y10/DSP_EL1BEG0_4 INT_INTERFACE_R_X9Y14/INT_INTERFACE_EL1BEG0 INT_L_X10Y13/EL1END_S3_0 INT_L_X10Y14/EL1END0 INT_L_X10Y14/IMUX_L24 INT_L_X8Y14/EL1BEG1 INT_L_X8Y14/EL1END2 INT_L_X8Y15/BYP_ALT6 INT_L_X8Y15/BYP_L6 INT_L_X8Y15/NE2END3 INT_R_X7Y14/EL1BEG2 INT_R_X7Y14/LOGIC_OUTS3 INT_R_X7Y14/NE2BEG3 INT_R_X7Y15/NE2A3 INT_R_X9Y14/EL1BEG0 INT_R_X9Y14/EL1END1 VBRK_X29Y15/VBRK_EL1BEG0 
pips: CLBLM_L_X10Y14/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y15/CLBLM_L.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X7Y14/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X10Y14/INT_L.EL1END0->>IMUX_L24 INT_L_X8Y14/INT_L.EL1END2->>EL1BEG1 INT_L_X8Y15/INT_L.BYP_ALT6->>BYP_L6 INT_L_X8Y15/INT_L.NE2END3->>BYP_ALT6 INT_R_X7Y14/INT_R.LOGIC_OUTS3->>EL1BEG2 INT_R_X7Y14/INT_R.LOGIC_OUTS3->>NE2BEG3 INT_R_X9Y14/INT_R.EL1END1->>EL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[3] - 
wires: CLBLM_R_X11Y14/CLBLM_BYP3 CLBLM_R_X11Y14/CLBLM_IMUX6 CLBLM_R_X11Y14/CLBLM_L_A1 CLBLM_R_X11Y14/CLBLM_M_CX CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS17 CLBLM_R_X11Y15/CLBLM_L_BMUX INT_R_X11Y14/BYP3 INT_R_X11Y14/BYP_ALT3 INT_R_X11Y14/FAN_ALT3 INT_R_X11Y14/FAN_BOUNCE3 INT_R_X11Y14/IMUX6 INT_R_X11Y14/SL1END3 INT_R_X11Y15/LOGIC_OUTS17 INT_R_X11Y15/SL1BEG3 
pips: CLBLM_R_X11Y14/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX CLBLM_R_X11Y14/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_R_X11Y14/INT_R.BYP_ALT3->>BYP3 INT_R_X11Y14/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X11Y14/INT_R.FAN_BOUNCE3->>BYP_ALT3 INT_R_X11Y14/INT_R.SL1END3->>FAN_ALT3 INT_R_X11Y14/INT_R.SL1END3->>IMUX6 INT_R_X11Y15/INT_R.LOGIC_OUTS17->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[4] - 
wires: CLBLM_R_X11Y14/CLBLM_BYP6 CLBLM_R_X11Y14/CLBLM_IMUX19 CLBLM_R_X11Y14/CLBLM_L_B2 CLBLM_R_X11Y14/CLBLM_M_DX CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y15/CLBLM_L_CMUX INT_R_X11Y14/BYP6 INT_R_X11Y14/BYP_ALT5 INT_R_X11Y14/BYP_ALT6 INT_R_X11Y14/BYP_BOUNCE5 INT_R_X11Y14/IMUX19 INT_R_X11Y14/SR1END1 INT_R_X11Y15/LOGIC_OUTS18 INT_R_X11Y15/SR1BEG1 
pips: CLBLM_R_X11Y14/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX CLBLM_R_X11Y14/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_R_X11Y14/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y14/INT_R.BYP_ALT6->>BYP6 INT_R_X11Y14/INT_R.BYP_BOUNCE5->>BYP_ALT6 INT_R_X11Y14/INT_R.SR1END1->>BYP_ALT5 INT_R_X11Y14/INT_R.SR1END1->>IMUX19 INT_R_X11Y15/INT_R.LOGIC_OUTS18->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[5] - 
wires: CLBLM_R_X11Y14/CLBLM_BYP1 CLBLM_R_X11Y14/CLBLM_IMUX14 CLBLM_R_X11Y14/CLBLM_L_B1 CLBLM_R_X11Y14/CLBLM_M_AX CLBLM_R_X11Y15/CLBLM_LOGIC_OUTS19 CLBLM_R_X11Y15/CLBLM_L_DMUX INT_L_X10Y13/NL1BEG2 INT_L_X10Y13/SW2END2 INT_L_X10Y14/EL1BEG1 INT_L_X10Y14/NL1END2 INT_R_X11Y13/SW2A2 INT_R_X11Y14/BYP1 INT_R_X11Y14/BYP_ALT1 INT_R_X11Y14/EL1END1 INT_R_X11Y14/IMUX14 INT_R_X11Y14/SR1END2 INT_R_X11Y14/SW2BEG2 INT_R_X11Y15/LOGIC_OUTS19 INT_R_X11Y15/SR1BEG2 
pips: CLBLM_R_X11Y14/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X11Y14/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y15/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y13/INT_L.SW2END2->>NL1BEG2 INT_L_X10Y14/INT_L.NL1END2->>EL1BEG1 INT_R_X11Y14/INT_R.BYP_ALT1->>BYP1 INT_R_X11Y14/INT_R.EL1END1->>BYP_ALT1 INT_R_X11Y14/INT_R.SR1END2->>IMUX14 INT_R_X11Y14/INT_R.SR1END2->>SW2BEG2 INT_R_X11Y15/INT_R.LOGIC_OUTS19->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[6] - 
wires: CLBLL_L_X12Y21/CLBLL_ER1BEG3 CLBLL_L_X12Y22/CLBLL_BYP0 CLBLL_L_X12Y22/CLBLL_IMUX8 CLBLL_L_X12Y22/CLBLL_LL_A5 CLBLL_L_X12Y22/CLBLL_L_AX CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y22/CLBLM_L_AMUX CLBLM_R_X11Y21/CLBLM_ER1BEG3 INT_L_X10Y21/SE2A2 INT_L_X10Y22/LOGIC_OUTS_L16 INT_L_X10Y22/SE2BEG2 INT_L_X12Y21/BYP_ALT7 INT_L_X12Y21/BYP_BOUNCE7 INT_L_X12Y21/ER1END3 INT_L_X12Y22/BYP_ALT0 INT_L_X12Y22/BYP_BOUNCE_N3_7 INT_L_X12Y22/BYP_L0 INT_L_X12Y22/ER1END_N3_3 INT_L_X12Y22/IMUX_L8 INT_R_X11Y21/ER1BEG3 INT_R_X11Y21/SE2END2 VBRK_X34Y22/VBRK_ER1BEG3 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_BYP0->CLBLL_L_AX CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX8->CLBLL_LL_A5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y22/INT_L.LOGIC_OUTS_L16->>SE2BEG2 INT_L_X12Y21/INT_L.BYP_ALT7->>BYP_BOUNCE7 INT_L_X12Y21/INT_L.ER1END3->>BYP_ALT7 INT_L_X12Y22/INT_L.BYP_ALT0->>BYP_L0 INT_L_X12Y22/INT_L.BYP_BOUNCE_N3_7->>BYP_ALT0 INT_L_X12Y22/INT_L.ER1END_N3_3->>IMUX_L8 INT_R_X11Y21/INT_R.SE2END2->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[7] - 
wires: CLBLL_L_X12Y19/CLBLL_BYP3 CLBLL_L_X12Y19/CLBLL_LL_CX CLBLL_L_X12Y22/CLBLL_EE2A3 CLBLL_L_X12Y22/CLBLL_IMUX7 CLBLL_L_X12Y22/CLBLL_LL_A1 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS17 CLBLM_L_X10Y22/CLBLM_L_BMUX CLBLM_R_X11Y22/CLBLM_EE2A3 INT_L_X10Y22/EE2BEG3 INT_L_X10Y22/LOGIC_OUTS_L17 INT_L_X12Y19/BYP_ALT3 INT_L_X12Y19/BYP_L3 INT_L_X12Y19/FAN_ALT3 INT_L_X12Y19/FAN_BOUNCE3 INT_L_X12Y19/SS2END3 INT_L_X12Y20/SS2A3 INT_L_X12Y20/SS2END_N0_3 INT_L_X12Y21/SL1END3 INT_L_X12Y21/SS2BEG3 INT_L_X12Y22/EE2END3 INT_L_X12Y22/IMUX_L7 INT_L_X12Y22/SL1BEG3 INT_R_X11Y22/EE2A3 VBRK_X34Y23/VBRK_EE2A3 
pips: CLBLL_L_X12Y19/CLBLL_L.CLBLL_BYP3->CLBLL_LL_CX CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX7->CLBLL_LL_A1 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X10Y22/INT_L.LOGIC_OUTS_L17->>EE2BEG3 INT_L_X12Y19/INT_L.BYP_ALT3->>BYP_L3 INT_L_X12Y19/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X12Y19/INT_L.FAN_BOUNCE3->>BYP_ALT3 INT_L_X12Y19/INT_L.SS2END3->>FAN_ALT3 INT_L_X12Y21/INT_L.SL1END3->>SS2BEG3 INT_L_X12Y22/INT_L.EE2END3->>IMUX_L7 INT_L_X12Y22/INT_L.EE2END3->>SL1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[8] - 
wires: CLBLL_L_X12Y22/CLBLL_IMUX24 CLBLL_L_X12Y22/CLBLL_LL_B5 CLBLL_L_X12Y23/CLBLL_ER1BEG0 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS18 CLBLM_L_X10Y22/CLBLM_L_CMUX CLBLM_R_X11Y22/CLBLM_BYP3 CLBLM_R_X11Y22/CLBLM_M_CX CLBLM_R_X11Y23/CLBLM_ER1BEG0 INT_L_X10Y22/EL1BEG3 INT_L_X10Y22/LOGIC_OUTS_L18 INT_L_X10Y22/NR1BEG0 INT_L_X10Y23/EL1BEG_N3 INT_L_X10Y23/NR1END0 INT_L_X12Y22/IMUX_L24 INT_L_X12Y22/SL1END0 INT_L_X12Y23/ER1END0 INT_L_X12Y23/SL1BEG0 INT_R_X11Y22/BYP3 INT_R_X11Y22/BYP_ALT3 INT_R_X11Y22/EL1END3 INT_R_X11Y22/ER1BEG_S0 INT_R_X11Y23/ER1BEG0 VBRK_X34Y24/VBRK_ER1BEG0 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX24->CLBLL_LL_B5 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y22/CLBLM_R.CLBLM_BYP3->CLBLM_M_CX INT_L_X10Y22/INT_L.LOGIC_OUTS_L18->>NR1BEG0 INT_L_X10Y23/INT_L.NR1END0->>EL1BEG_N3 INT_L_X12Y22/INT_L.SL1END0->>IMUX_L24 INT_L_X12Y23/INT_L.ER1END0->>SL1BEG0 INT_R_X11Y22/INT_R.BYP_ALT3->>BYP3 INT_R_X11Y22/INT_R.EL1END3->>BYP_ALT3 INT_R_X11Y22/INT_R.EL1END3->>ER1BEG_S0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_start_wb_addr_rd[9] - 
wires: CLBLL_L_X12Y22/CLBLL_ER1BEG1 CLBLL_L_X12Y22/CLBLL_IMUX27 CLBLL_L_X12Y22/CLBLL_LL_B4 CLBLM_L_X10Y22/CLBLM_LOGIC_OUTS19 CLBLM_L_X10Y22/CLBLM_L_DMUX CLBLM_R_X11Y22/CLBLM_BYP6 CLBLM_R_X11Y22/CLBLM_ER1BEG1 CLBLM_R_X11Y22/CLBLM_M_DX INT_L_X10Y22/EL1BEG0 INT_L_X10Y22/LOGIC_OUTS_L19 INT_L_X12Y22/ER1END1 INT_L_X12Y22/IMUX_L27 INT_R_X11Y21/EL1END_S3_0 INT_R_X11Y22/BYP6 INT_R_X11Y22/BYP_ALT6 INT_R_X11Y22/EL1END0 INT_R_X11Y22/ER1BEG1 INT_R_X11Y22/FAN_BOUNCE_S3_0 INT_R_X11Y22/NR1BEG0 INT_R_X11Y23/FAN_ALT0 INT_R_X11Y23/FAN_BOUNCE0 INT_R_X11Y23/NR1END0 VBRK_X34Y23/VBRK_ER1BEG1 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX27->CLBLL_LL_B4 CLBLM_L_X10Y22/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_R_X11Y22/CLBLM_R.CLBLM_BYP6->CLBLM_M_DX INT_L_X10Y22/INT_L.LOGIC_OUTS_L19->>EL1BEG0 INT_L_X12Y22/INT_L.ER1END1->>IMUX_L27 INT_R_X11Y22/INT_R.BYP_ALT6->>BYP6 INT_R_X11Y22/INT_R.EL1END0->>ER1BEG1 INT_R_X11Y22/INT_R.EL1END0->>NR1BEG0 INT_R_X11Y22/INT_R.FAN_BOUNCE_S3_0->>BYP_ALT6 INT_R_X11Y23/INT_R.FAN_ALT0->>FAN_BOUNCE0 INT_R_X11Y23/INT_R.NR1END0->>FAN_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

fifo_fill_start_rd_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_fill_start_rd_i_2_n_0 - 
wires: CLBLM_R_X7Y18/CLBLM_IMUX9 CLBLM_R_X7Y18/CLBLM_L_A5 CLBLM_R_X7Y19/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y19/CLBLM_M_C CLBLM_R_X7Y19/CLBLM_M_CMUX INT_R_X7Y18/IMUX9 INT_R_X7Y18/SL1END0 INT_R_X7Y19/LOGIC_OUTS22 INT_R_X7Y19/SL1BEG0 
pips: CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X7Y19/CLBLM_R.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_R_X7Y19/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X7Y18/INT_R.SL1END0->>IMUX9 INT_R_X7Y19/INT_R.LOGIC_OUTS22->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_fill_start_rd - 
wires: BRAM_INT_INTERFACE_L_X6Y21/INT_INTERFACE_EL1BEG3 BRAM_INT_INTERFACE_L_X6Y22/INT_INTERFACE_NW4END0 BRAM_L_X6Y20/BRAM_EL1BEG3_1 BRAM_L_X6Y20/BRAM_NW4END0_2 CLBLM_R_X5Y21/CLBLM_EL1BEG3 CLBLM_R_X5Y22/CLBLM_NW4END0 CLBLM_R_X7Y18/CLBLM_IMUX0 CLBLM_R_X7Y18/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y18/CLBLM_L_A3 CLBLM_R_X7Y18/CLBLM_L_AQ CLBLM_R_X7Y22/CLBLM_IMUX30 CLBLM_R_X7Y22/CLBLM_L_C5 INT_L_X6Y18/NW6A0 INT_L_X6Y19/NW6B0 INT_L_X6Y20/NW6C0 INT_L_X6Y21/EL1END3 INT_L_X6Y21/NE2BEG3 INT_L_X6Y21/NW6D0 INT_L_X6Y22/NE2A3 INT_L_X6Y22/NW6E0 INT_R_X5Y21/EL1BEG3 INT_R_X5Y21/NW6END_S0_0 INT_R_X5Y22/EL1BEG_N3 INT_R_X5Y22/NW6END0 INT_R_X7Y18/IMUX0 INT_R_X7Y18/LOGIC_OUTS0 INT_R_X7Y18/NW6BEG0 INT_R_X7Y22/IMUX30 INT_R_X7Y22/NE2END3 VBRK_X18Y22/VBRK_EL1BEG3 VBRK_X18Y23/VBRK_NW4END0 
pips: CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_R_X7Y18/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X6Y21/INT_L.EL1END3->>NE2BEG3 INT_R_X5Y22/INT_R.NW6END0->>EL1BEG_N3 INT_R_X7Y18/INT_R.LOGIC_OUTS0->>IMUX0 INT_R_X7Y18/INT_R.LOGIC_OUTS0->>NW6BEG0 INT_R_X7Y22/INT_R.NE2END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

fifo_flush_start_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

fifo_flush_start - 
wires: CLBLM_R_X7Y22/CLBLM_IMUX19 CLBLM_R_X7Y22/CLBLM_IMUX21 CLBLM_R_X7Y22/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y22/CLBLM_L_B2 CLBLM_R_X7Y22/CLBLM_L_BQ CLBLM_R_X7Y22/CLBLM_L_C4 INT_R_X7Y22/BYP_ALT5 INT_R_X7Y22/BYP_BOUNCE5 INT_R_X7Y22/IMUX19 INT_R_X7Y22/IMUX21 INT_R_X7Y22/LOGIC_OUTS1 
pips: CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y22/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_R_X7Y22/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X7Y22/INT_R.BYP_BOUNCE5->>IMUX21 INT_R_X7Y22/INT_R.LOGIC_OUTS1->>BYP_ALT5 INT_R_X7Y22/INT_R.LOGIC_OUTS1->>IMUX19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

fifo_start_wb_addr - 
wires: CLBLL_L_X12Y15/CLBLL_SW2A1 CLBLL_L_X12Y18/CLBLL_FAN6 CLBLL_L_X12Y18/CLBLL_L_CE CLBLL_L_X12Y20/CLBLL_FAN6 CLBLL_L_X12Y20/CLBLL_L_CE CLBLL_L_X12Y20/CLBLL_SE2A1 CLBLM_L_X10Y22/CLBLM_EL1BEG1 CLBLM_L_X10Y22/CLBLM_FAN6 CLBLM_L_X10Y22/CLBLM_L_CE CLBLM_L_X8Y22/CLBLM_NE2A3 CLBLM_R_X11Y15/CLBLM_FAN6 CLBLM_R_X11Y15/CLBLM_L_CE CLBLM_R_X11Y15/CLBLM_SW2A1 CLBLM_R_X11Y20/CLBLM_SE2A1 CLBLM_R_X7Y14/CLBLM_FAN6 CLBLM_R_X7Y14/CLBLM_FAN7 CLBLM_R_X7Y14/CLBLM_L_CE CLBLM_R_X7Y14/CLBLM_M_CE CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y21/CLBLM_L_D CLBLM_R_X7Y22/CLBLM_NE2A3 DSP_R_X9Y20/DSP_EL1BEG1_2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_EL1BEG1 INT_L_X10Y21/SE2A1 INT_L_X10Y22/EL1END1 INT_L_X10Y22/FAN_ALT6 INT_L_X10Y22/FAN_L6 INT_L_X10Y22/SE2BEG1 INT_L_X12Y15/SW2A1 INT_L_X12Y16/SS2END1 INT_L_X12Y16/SW2BEG1 INT_L_X12Y17/SS2A1 INT_L_X12Y18/FAN_ALT6 INT_L_X12Y18/FAN_L6 INT_L_X12Y18/SS2BEG1 INT_L_X12Y18/SS2END1 INT_L_X12Y19/SS2A1 INT_L_X12Y20/FAN_ALT6 INT_L_X12Y20/FAN_L6 INT_L_X12Y20/SE2END1 INT_L_X12Y20/SS2BEG1 INT_L_X8Y22/EL1BEG2 INT_L_X8Y22/NE2END3 INT_R_X11Y15/FAN6 INT_R_X11Y15/FAN_ALT6 INT_R_X11Y15/SW2END1 INT_R_X11Y20/SE2A1 INT_R_X11Y21/SE2BEG1 INT_R_X11Y21/SE2END1 INT_R_X7Y14/FAN6 INT_R_X7Y14/FAN7 INT_R_X7Y14/FAN_ALT3 INT_R_X7Y14/FAN_ALT6 INT_R_X7Y14/FAN_ALT7 INT_R_X7Y14/FAN_BOUNCE3 INT_R_X7Y14/FAN_BOUNCE7 INT_R_X7Y14/SL1END3 INT_R_X7Y15/SL1BEG3 INT_R_X7Y15/SS6END3 INT_R_X7Y16/SS6E3 INT_R_X7Y16/SS6END_N0_3 INT_R_X7Y17/SS6D3 INT_R_X7Y18/SS6C3 INT_R_X7Y19/SS6B3 INT_R_X7Y20/SS6A3 INT_R_X7Y21/LOGIC_OUTS11 INT_R_X7Y21/NE2BEG3 INT_R_X7Y21/SS6BEG3 INT_R_X7Y22/NE2A3 INT_R_X9Y22/EL1BEG1 INT_R_X9Y22/EL1END2 VBRK_X29Y23/VBRK_EL1BEG1 VBRK_X34Y16/VBRK_SW2A1 VBRK_X34Y21/VBRK_SE2A1 
pips: CLBLL_L_X12Y18/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y20/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X10Y22/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y15/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y14/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y14/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y22/INT_L.EL1END1->>FAN_ALT6 INT_L_X10Y22/INT_L.EL1END1->>SE2BEG1 INT_L_X10Y22/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y16/INT_L.SS2END1->>SW2BEG1 INT_L_X12Y18/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y18/INT_L.SS2END1->>FAN_ALT6 INT_L_X12Y18/INT_L.SS2END1->>SS2BEG1 INT_L_X12Y20/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y20/INT_L.SE2END1->>FAN_ALT6 INT_L_X12Y20/INT_L.SE2END1->>SS2BEG1 INT_L_X8Y22/INT_L.NE2END3->>EL1BEG2 INT_R_X11Y15/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y15/INT_R.SW2END1->>FAN_ALT6 INT_R_X11Y21/INT_R.SE2END1->>SE2BEG1 INT_R_X7Y14/INT_R.FAN_ALT3->>FAN_BOUNCE3 INT_R_X7Y14/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y14/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y14/INT_R.FAN_ALT7->>FAN_BOUNCE7 INT_R_X7Y14/INT_R.FAN_BOUNCE3->>FAN_ALT7 INT_R_X7Y14/INT_R.FAN_BOUNCE7->>FAN_ALT6 INT_R_X7Y14/INT_R.SL1END3->>FAN_ALT3 INT_R_X7Y15/INT_R.SS6END3->>SL1BEG3 INT_R_X7Y21/INT_R.LOGIC_OUTS11->>NE2BEG3 INT_R_X7Y21/INT_R.LOGIC_OUTS11->>SS6BEG3 INT_R_X9Y22/INT_R.EL1END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

int_dis_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

int_dis - 
wires: CLBLM_L_X10Y19/CLBLM_EL1BEG2 CLBLM_L_X10Y19/CLBLM_IMUX27 CLBLM_L_X10Y19/CLBLM_IMUX4 CLBLM_L_X10Y19/CLBLM_M_A6 CLBLM_L_X10Y19/CLBLM_M_B4 CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y19/CLBLM_L_AMUX DSP_R_X9Y15/DSP_EL1BEG2_4 INT_INTERFACE_R_X9Y19/INT_INTERFACE_EL1BEG2 INT_L_X10Y19/EL1END2 INT_L_X10Y19/IMUX_L27 INT_L_X10Y19/IMUX_L4 INT_L_X8Y19/ER1BEG3 INT_L_X8Y19/LOGIC_OUTS_L16 INT_R_X9Y19/EL1BEG2 INT_R_X9Y19/ER1END3 INT_R_X9Y20/ER1END_N3_3 VBRK_X29Y20/VBRK_EL1BEG2 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X10Y19/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X10Y19/INT_L.EL1END2->>IMUX_L27 INT_L_X10Y19/INT_L.EL1END2->>IMUX_L4 INT_L_X8Y19/INT_L.LOGIC_OUTS_L16->>ER1BEG3 INT_R_X9Y19/INT_R.ER1END3->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

int_line[7]_i_1_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_EL1BEG1 CLBLM_L_X10Y16/CLBLM_FAN6 CLBLM_L_X10Y16/CLBLM_L_CE CLBLM_L_X8Y18/CLBLM_FAN7 CLBLM_L_X8Y18/CLBLM_M_CE CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y19/CLBLM_L_B DSP_R_X9Y15/DSP_EL1BEG1_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_EL1BEG1 INT_L_X10Y16/EL1END1 INT_L_X10Y16/FAN_ALT6 INT_L_X10Y16/FAN_L6 INT_L_X8Y16/SE2A2 INT_L_X8Y17/SE2BEG2 INT_L_X8Y17/SL1END2 INT_L_X8Y18/FAN_ALT5 INT_L_X8Y18/FAN_ALT7 INT_L_X8Y18/FAN_BOUNCE5 INT_L_X8Y18/FAN_L7 INT_L_X8Y18/SL1BEG2 INT_L_X8Y18/SR1END2 INT_L_X8Y19/LOGIC_OUTS_L9 INT_L_X8Y19/SR1BEG2 INT_R_X9Y16/EL1BEG1 INT_R_X9Y16/SE2END2 VBRK_X29Y17/VBRK_EL1BEG1 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y18/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y16/INT_L.EL1END1->>FAN_ALT6 INT_L_X10Y16/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y17/INT_L.SL1END2->>SE2BEG2 INT_L_X8Y18/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y18/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y18/INT_L.FAN_BOUNCE5->>FAN_ALT7 INT_L_X8Y18/INT_L.SR1END2->>FAN_ALT5 INT_L_X8Y18/INT_L.SR1END2->>SL1BEG2 INT_L_X8Y19/INT_L.LOGIC_OUTS_L9->>SR1BEG2 INT_R_X9Y16/INT_R.SE2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 9, 

int_line[7]_i_2_n_0 - 
wires: CLBLM_L_X8Y19/CLBLM_IMUX25 CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y19/CLBLM_L_A CLBLM_L_X8Y19/CLBLM_L_B5 INT_L_X8Y19/IMUX_L25 INT_L_X8Y19/LOGIC_OUTS_L8 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX25->CLBLM_L_B5 CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_L_X8Y19/INT_L.LOGIC_OUTS_L8->>IMUX_L25 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

led[0] - 
wires: BRAM_INT_INTERFACE_L_X6Y19/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y15/BRAM_EE2BEG0_4 CLBLM_R_X5Y19/CLBLM_EE2BEG0 CLBLM_R_X5Y19/CLBLM_LOGIC_OUTS0 CLBLM_R_X5Y19/CLBLM_L_AQ CLBLM_R_X7Y19/CLBLM_IMUX33 CLBLM_R_X7Y19/CLBLM_IMUX40 CLBLM_R_X7Y19/CLBLM_L_C1 CLBLM_R_X7Y19/CLBLM_M_D1 INT_L_X6Y19/EE2A0 INT_R_X5Y19/EE2BEG0 INT_R_X5Y19/LOGIC_OUTS0 INT_R_X7Y19/EE2END0 INT_R_X7Y19/IMUX33 INT_R_X7Y19/IMUX40 VBRK_X18Y20/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y19/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX33->CLBLM_L_C1 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX40->CLBLM_M_D1 INT_R_X5Y19/INT_R.LOGIC_OUTS0->>EE2BEG0 INT_R_X7Y19/INT_R.EE2END0->>IMUX33 INT_R_X7Y19/INT_R.EE2END0->>IMUX40 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

led[1] - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS0 CLBLM_L_X10Y19/CLBLM_L_AQ CLBLM_L_X10Y20/CLBLM_NW2A0 CLBLM_L_X8Y21/CLBLM_IMUX0 CLBLM_L_X8Y21/CLBLM_IMUX20 CLBLM_L_X8Y21/CLBLM_L_A3 CLBLM_L_X8Y21/CLBLM_L_C2 DSP_R_X9Y20/DSP_NW2A0_0 INT_INTERFACE_R_X9Y20/INT_INTERFACE_NW2A0 INT_L_X10Y19/LOGIC_OUTS_L0 INT_L_X10Y19/NW2BEG0 INT_L_X10Y20/NW2A0 INT_L_X8Y20/NW2END_S0_0 INT_L_X8Y21/BYP_ALT0 INT_L_X8Y21/BYP_BOUNCE0 INT_L_X8Y21/IMUX_L0 INT_L_X8Y21/IMUX_L20 INT_L_X8Y21/NW2END0 INT_R_X9Y19/NW2END_S0_0 INT_R_X9Y20/NW2BEG0 INT_R_X9Y20/NW2END0 INT_R_X9Y21/NW2A0 VBRK_X29Y21/VBRK_NW2A0 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX0->CLBLM_L_A3 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX20->CLBLM_L_C2 INT_L_X10Y19/INT_L.LOGIC_OUTS_L0->>NW2BEG0 INT_L_X8Y21/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y21/INT_L.BYP_BOUNCE0->>IMUX_L20 INT_L_X8Y21/INT_L.NW2END0->>BYP_ALT0 INT_L_X8Y21/INT_L.NW2END0->>IMUX_L0 INT_R_X9Y20/INT_R.NW2END0->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

led[2] - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS1 CLBLM_L_X10Y19/CLBLM_L_BQ CLBLM_L_X10Y19/CLBLM_WW2A1 CLBLM_L_X8Y19/CLBLM_IMUX36 CLBLM_L_X8Y19/CLBLM_L_D2 CLBLM_L_X8Y19/CLBLM_WL1END0 CLBLM_R_X7Y19/CLBLM_IMUX41 CLBLM_R_X7Y19/CLBLM_L_D1 CLBLM_R_X7Y19/CLBLM_WL1END0 DSP_R_X9Y15/DSP_WW2A1_4 INT_INTERFACE_R_X9Y19/INT_INTERFACE_WW2A1 INT_L_X10Y19/LOGIC_OUTS_L1 INT_L_X10Y19/WW2BEG1 INT_L_X8Y19/IMUX_L36 INT_L_X8Y19/WL1BEG0 INT_L_X8Y19/WW2END1 INT_R_X7Y19/IMUX41 INT_R_X7Y19/WL1END0 INT_R_X9Y19/WW2A1 VBRK_X29Y20/VBRK_WW2A1 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX36->CLBLM_L_D2 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX41->CLBLM_L_D1 INT_L_X10Y19/INT_L.LOGIC_OUTS_L1->>WW2BEG1 INT_L_X8Y19/INT_L.WW2END1->>IMUX_L36 INT_L_X8Y19/INT_L.WW2END1->>WL1BEG0 INT_R_X7Y19/INT_R.WL1END0->>IMUX41 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

led[3] - 
wires: CLBLM_L_X8Y22/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y22/CLBLM_M_AQ CLBLM_L_X8Y23/CLBLM_IMUX27 CLBLM_L_X8Y23/CLBLM_M_B4 CLBLM_L_X8Y25/CLBLM_IMUX4 CLBLM_L_X8Y25/CLBLM_M_A6 HCLK_L_X25Y26/HCLK_NN2A2 INT_L_X8Y22/LOGIC_OUTS_L4 INT_L_X8Y22/NL1BEG2 INT_L_X8Y22/NL1BEG_N3 INT_L_X8Y23/IMUX_L27 INT_L_X8Y23/NL1END2 INT_L_X8Y23/NN2BEG2 INT_L_X8Y24/NN2A2 INT_L_X8Y25/IMUX_L4 INT_L_X8Y25/NN2END2 
pips: CLBLM_L_X8Y22/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y25/CLBLM_L.CLBLM_IMUX4->CLBLM_M_A6 INT_L_X8Y22/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y22/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y23/INT_L.NL1END2->>IMUX_L27 INT_L_X8Y23/INT_L.NL1END2->>NN2BEG2 INT_L_X8Y25/INT_L.NN2END2->>IMUX_L4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pci_write_sel_reg - 
wires: BRAM_INT_INTERFACE_L_X6Y19/INT_INTERFACE_SW2A1 BRAM_L_X6Y15/BRAM_SW2A1_4 CLBLM_L_X10Y18/CLBLM_EE2BEG2 CLBLM_L_X10Y19/CLBLM_FAN6 CLBLM_L_X10Y19/CLBLM_L_CE CLBLM_L_X10Y20/CLBLM_EL1BEG1 CLBLM_L_X10Y22/CLBLM_EE2A2 CLBLM_L_X8Y17/CLBLM_FAN6 CLBLM_L_X8Y17/CLBLM_L_CE CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y20/CLBLM_L_B CLBLM_L_X8Y20/CLBLM_WW2A1 CLBLM_L_X8Y22/CLBLM_FAN7 CLBLM_L_X8Y22/CLBLM_M_CE CLBLM_R_X11Y18/CLBLM_FAN7 CLBLM_R_X11Y18/CLBLM_M_CE CLBLM_R_X11Y22/CLBLM_FAN6 CLBLM_R_X11Y22/CLBLM_L_CE CLBLM_R_X5Y19/CLBLM_FAN6 CLBLM_R_X5Y19/CLBLM_L_CE CLBLM_R_X5Y19/CLBLM_SW2A1 CLBLM_R_X7Y20/CLBLM_WW2A1 DSP_R_X9Y15/DSP_EE2BEG2_3 DSP_R_X9Y20/DSP_EE2A2_2 DSP_R_X9Y20/DSP_EL1BEG1_0 INT_INTERFACE_R_X9Y18/INT_INTERFACE_EE2BEG2 INT_INTERFACE_R_X9Y20/INT_INTERFACE_EL1BEG1 INT_INTERFACE_R_X9Y22/INT_INTERFACE_EE2A2 INT_L_X10Y18/EE2A2 INT_L_X10Y19/FAN_ALT6 INT_L_X10Y19/FAN_L6 INT_L_X10Y19/SL1END1 INT_L_X10Y20/EL1END1 INT_L_X10Y20/SL1BEG1 INT_L_X10Y22/EE2END2 INT_L_X10Y22/EL1BEG1 INT_L_X6Y19/SW2A1 INT_L_X6Y20/SW2BEG1 INT_L_X6Y20/WW2END1 INT_L_X8Y17/FAN_ALT6 INT_L_X8Y17/FAN_L6 INT_L_X8Y17/WL1END1 INT_L_X8Y20/ER1BEG2 INT_L_X8Y20/LOGIC_OUTS_L9 INT_L_X8Y20/NL1BEG0 INT_L_X8Y20/NL1END_S3_0 INT_L_X8Y20/WW2BEG1 INT_L_X8Y21/NL1BEG2 INT_L_X8Y21/NL1BEG_N3 INT_L_X8Y21/NL1END0 INT_L_X8Y22/EE2BEG2 INT_L_X8Y22/FAN_ALT7 INT_L_X8Y22/FAN_L7 INT_L_X8Y22/NL1END2 INT_R_X11Y18/EE2END2 INT_R_X11Y18/FAN7 INT_R_X11Y18/FAN_ALT7 INT_R_X11Y22/EL1END1 INT_R_X11Y22/FAN6 INT_R_X11Y22/FAN_ALT6 INT_R_X5Y19/FAN6 INT_R_X5Y19/FAN_ALT6 INT_R_X5Y19/SW2END1 INT_R_X7Y20/WW2A1 INT_R_X9Y17/SL1END2 INT_R_X9Y17/WL1BEG1 INT_R_X9Y18/EE2BEG2 INT_R_X9Y18/SL1BEG2 INT_R_X9Y18/SS2END2 INT_R_X9Y19/SS2A2 INT_R_X9Y20/EL1BEG1 INT_R_X9Y20/ER1END2 INT_R_X9Y20/SS2BEG2 INT_R_X9Y22/EE2A2 VBRK_X18Y20/VBRK_SW2A1 VBRK_X29Y19/VBRK_EE2BEG2 VBRK_X29Y21/VBRK_EL1BEG1 VBRK_X29Y23/VBRK_EE2A2 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y17/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y20/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y22/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y18/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y22/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X5Y19/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y19/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y19/INT_L.SL1END1->>FAN_ALT6 INT_L_X10Y20/INT_L.EL1END1->>SL1BEG1 INT_L_X10Y22/INT_L.EE2END2->>EL1BEG1 INT_L_X6Y20/INT_L.WW2END1->>SW2BEG1 INT_L_X8Y17/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y17/INT_L.WL1END1->>FAN_ALT6 INT_L_X8Y20/INT_L.LOGIC_OUTS_L9->>ER1BEG2 INT_L_X8Y20/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X8Y20/INT_L.LOGIC_OUTS_L9->>WW2BEG1 INT_L_X8Y21/INT_L.NL1BEG_N3->>NL1BEG2 INT_L_X8Y21/INT_L.NL1END0->>NL1BEG_N3 INT_L_X8Y22/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y22/INT_L.NL1END2->>EE2BEG2 INT_L_X8Y22/INT_L.NL1END2->>FAN_ALT7 INT_R_X11Y18/INT_R.EE2END2->>FAN_ALT7 INT_R_X11Y18/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y22/INT_R.EL1END1->>FAN_ALT6 INT_R_X11Y22/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y19/INT_R.FAN_ALT6->>FAN6 INT_R_X5Y19/INT_R.SW2END1->>FAN_ALT6 INT_R_X9Y17/INT_R.SL1END2->>WL1BEG1 INT_R_X9Y18/INT_R.SS2END2->>EE2BEG2 INT_R_X9Y18/INT_R.SS2END2->>SL1BEG2 INT_R_X9Y20/INT_R.ER1END2->>EL1BEG1 INT_R_X9Y20/INT_R.ER1END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

memen_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

memen_i_3_n_0 - 
wires: CLBLM_L_X8Y19/CLBLM_IMUX3 CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y19/CLBLM_L_A2 CLBLM_L_X8Y19/CLBLM_L_C INT_L_X8Y19/FAN_ALT5 INT_L_X8Y19/FAN_BOUNCE5 INT_L_X8Y19/IMUX_L3 INT_L_X8Y19/LOGIC_OUTS_L10 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X8Y19/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y19/INT_L.FAN_BOUNCE5->>IMUX_L3 INT_L_X8Y19/INT_L.LOGIC_OUTS_L10->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched - 
wires: CLBLM_L_X8Y20/CLBLM_IMUX46 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y20/CLBLM_L_AQ CLBLM_L_X8Y20/CLBLM_L_D5 INT_L_X8Y20/IMUX_L46 INT_L_X8Y20/LOGIC_OUTS_L0 INT_L_X8Y20/NL1BEG_N3 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_L_X8Y20/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y20/INT_L.LOGIC_OUTS_L0->>NL1BEG_N3 INT_L_X8Y20/INT_L.NL1BEG_N3->>IMUX_L46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_2_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y16/CLBLM_M_C CLBLM_L_X10Y22/CLBLM_WW2A1 CLBLM_L_X8Y20/CLBLM_IMUX10 CLBLM_L_X8Y20/CLBLM_L_A4 CLBLM_L_X8Y20/CLBLM_SE2A1 CLBLM_L_X8Y21/CLBLM_SW2A1 CLBLM_R_X7Y20/CLBLM_SE2A1 CLBLM_R_X7Y21/CLBLM_SW2A1 DSP_R_X9Y20/DSP_WW2A1_2 INT_INTERFACE_R_X9Y22/INT_INTERFACE_WW2A1 INT_L_X10Y16/LOGIC_OUTS_L14 INT_L_X10Y16/NN6BEG2 INT_L_X10Y17/NN6A2 INT_L_X10Y18/NN6B2 INT_L_X10Y19/NN6C2 INT_L_X10Y20/NN6D2 INT_L_X10Y21/NN6E2 INT_L_X10Y22/NN6END2 INT_L_X10Y22/WW2BEG1 INT_L_X8Y20/IMUX_L10 INT_L_X8Y20/SE2END1 INT_L_X8Y21/SW2A1 INT_L_X8Y22/SW2BEG1 INT_L_X8Y22/WW2END1 INT_R_X7Y20/SE2A1 INT_R_X7Y21/SE2BEG1 INT_R_X7Y21/SW2END1 INT_R_X9Y22/WW2A1 VBRK_X29Y23/VBRK_WW2A1 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX10->CLBLM_L_A4 INT_L_X10Y16/INT_L.LOGIC_OUTS_L14->>NN6BEG2 INT_L_X10Y22/INT_L.NN6END2->>WW2BEG1 INT_L_X8Y20/INT_L.SE2END1->>IMUX_L10 INT_L_X8Y22/INT_L.WW2END1->>SW2BEG1 INT_R_X7Y21/INT_R.SW2END1->>SE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_3_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y18/CLBLM_L_A CLBLM_L_X8Y20/CLBLM_IMUX9 CLBLM_L_X8Y20/CLBLM_L_A5 INT_L_X8Y18/LOGIC_OUTS_L8 INT_L_X8Y18/NN2BEG0 INT_L_X8Y19/NN2A0 INT_L_X8Y19/NN2END_S2_0 INT_L_X8Y20/IMUX_L9 INT_L_X8Y20/NN2END0 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y18/INT_L.LOGIC_OUTS_L8->>NN2BEG0 INT_L_X8Y20/INT_L.NN2END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_4_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS10 CLBLM_L_X10Y18/CLBLM_L_C CLBLM_L_X10Y20/CLBLM_WW2A1 CLBLM_L_X8Y20/CLBLM_IMUX3 CLBLM_L_X8Y20/CLBLM_L_A2 DSP_R_X9Y20/DSP_WW2A1_0 INT_INTERFACE_R_X9Y20/INT_INTERFACE_WW2A1 INT_L_X10Y18/LOGIC_OUTS_L10 INT_L_X10Y18/NN2BEG2 INT_L_X10Y19/NN2A2 INT_L_X10Y20/NN2END2 INT_L_X10Y20/WW2BEG1 INT_L_X8Y20/IMUX_L3 INT_L_X8Y20/WW2END1 INT_R_X9Y20/WW2A1 VBRK_X29Y21/VBRK_WW2A1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 INT_L_X10Y18/INT_L.LOGIC_OUTS_L10->>NN2BEG2 INT_L_X10Y20/INT_L.NN2END2->>WW2BEG1 INT_L_X8Y20/INT_L.WW2END1->>IMUX_L3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_10_n_0 - 
wires: CLBLL_L_X12Y21/CLBLL_LL_B CLBLL_L_X12Y21/CLBLL_LOGIC_OUTS13 CLBLL_L_X12Y21/CLBLL_SW4A1 CLBLM_L_X10Y18/CLBLM_IMUX34 CLBLM_L_X10Y18/CLBLM_L_C6 CLBLM_R_X11Y21/CLBLM_SW4A1 INT_L_X10Y17/NL1BEG1 INT_L_X10Y17/SW6END1 INT_L_X10Y18/IMUX_L34 INT_L_X10Y18/NL1END1 INT_L_X12Y21/LOGIC_OUTS_L13 INT_L_X12Y21/SW6BEG1 INT_R_X11Y17/SW6E1 INT_R_X11Y18/SW6D1 INT_R_X11Y19/SW6C1 INT_R_X11Y20/SW6B1 INT_R_X11Y21/SW6A1 VBRK_X34Y22/VBRK_SW4A1 
pips: CLBLL_L_X12Y21/CLBLL_L.CLBLL_LL_B->CLBLL_LOGIC_OUTS13 CLBLM_L_X10Y18/CLBLM_L.CLBLM_IMUX34->CLBLM_L_C6 INT_L_X10Y17/INT_L.SW6END1->>NL1BEG1 INT_L_X10Y18/INT_L.NL1END1->>IMUX_L34 INT_L_X12Y21/INT_L.LOGIC_OUTS_L13->>SW6BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_5_n_0 - 
wires: CLBLM_L_X10Y14/CLBLM_SE4C2 CLBLM_L_X10Y16/CLBLM_IMUX28 CLBLM_L_X10Y16/CLBLM_M_C4 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y18/CLBLM_M_AMUX DSP_R_X9Y10/DSP_SE4C2_4 INT_INTERFACE_R_X9Y14/INT_INTERFACE_SE4C2 INT_L_X10Y14/NE2BEG2 INT_L_X10Y14/SE6END2 INT_L_X10Y15/NE2A2 INT_L_X10Y16/IMUX_L28 INT_L_X10Y16/NW2END2 INT_L_X8Y18/LOGIC_OUTS_L20 INT_L_X8Y18/SE6BEG2 INT_R_X11Y15/NE2END2 INT_R_X11Y15/NW2BEG2 INT_R_X11Y16/NW2A2 INT_R_X9Y14/SE6E2 INT_R_X9Y15/SE6D2 INT_R_X9Y16/SE6C2 INT_R_X9Y17/SE6B2 INT_R_X9Y18/SE6A2 VBRK_X29Y15/VBRK_SE4C2 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X10Y14/INT_L.SE6END2->>NE2BEG2 INT_L_X10Y16/INT_L.NW2END2->>IMUX_L28 INT_L_X8Y18/INT_L.LOGIC_OUTS_L20->>SE6BEG2 INT_R_X11Y15/INT_R.NE2END2->>NW2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_6_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX22 CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS11 CLBLM_L_X10Y16/CLBLM_L_D CLBLM_L_X10Y16/CLBLM_M_C3 INT_L_X10Y16/IMUX_L22 INT_L_X10Y16/LOGIC_OUTS_L11 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X10Y16/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X10Y16/INT_L.LOGIC_OUTS_L11->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_7_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_EE4B2 CLBLM_L_X10Y16/CLBLM_IMUX29 CLBLM_L_X10Y16/CLBLM_M_C2 CLBLM_L_X8Y16/CLBLM_EE4BEG2 CLBLM_R_X7Y16/CLBLM_EE4BEG2 CLBLM_R_X7Y16/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y16/CLBLM_M_C DSP_R_X9Y15/DSP_EE4B2_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_EE4B2 INT_L_X10Y16/EE4C2 INT_L_X10Y16/IMUX_L29 INT_L_X10Y16/WR1END3 INT_L_X8Y16/EE4A2 INT_R_X11Y16/EE4END2 INT_R_X11Y16/WR1BEG3 INT_R_X7Y16/EE4BEG2 INT_R_X7Y16/LOGIC_OUTS14 INT_R_X9Y16/EE4B2 VBRK_X29Y17/VBRK_EE4B2 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_R_X7Y16/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_L_X10Y16/INT_L.WR1END3->>IMUX_L29 INT_R_X11Y16/INT_R.EE4END2->>WR1BEG3 INT_R_X7Y16/INT_R.LOGIC_OUTS14->>EE4BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_8_n_0 - 
wires: CLBLM_L_X10Y16/CLBLM_IMUX35 CLBLM_L_X10Y16/CLBLM_LOGIC_OUTS23 CLBLM_L_X10Y16/CLBLM_M_C6 CLBLM_L_X10Y16/CLBLM_M_D CLBLM_L_X10Y16/CLBLM_M_DMUX INT_L_X10Y16/IMUX_L35 INT_L_X10Y16/LOGIC_OUTS_L23 
pips: CLBLM_L_X10Y16/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X10Y16/CLBLM_L.CLBLM_M_D->>CLBLM_M_DMUX CLBLM_L_X10Y16/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X10Y16/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

par_latched_i_9_n_0 - 
wires: CLBLM_L_X10Y18/CLBLM_LOGIC_OUTS14 CLBLM_L_X10Y18/CLBLM_M_C CLBLM_L_X10Y18/CLBLM_WL1END1 CLBLM_L_X8Y18/CLBLM_IMUX6 CLBLM_L_X8Y18/CLBLM_L_A1 DSP_R_X9Y15/DSP_WL1END1_3 INT_INTERFACE_R_X9Y18/INT_INTERFACE_WL1END1 INT_L_X10Y18/LOGIC_OUTS_L14 INT_L_X10Y18/WL1BEG1 INT_L_X8Y18/IMUX_L6 INT_L_X8Y18/WR1END3 INT_R_X9Y18/WL1END1 INT_R_X9Y18/WR1BEG3 VBRK_X29Y19/VBRK_WL1END1 
pips: CLBLM_L_X10Y18/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X10Y18/INT_L.LOGIC_OUTS_L14->>WL1BEG1 INT_L_X8Y18/INT_L.WR1END3->>IMUX_L6 INT_R_X9Y18/INT_R.WL1END1->>WR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_reg[31]_i_1_n_0 - 
wires: CLBLL_L_X12Y16/CLBLL_FAN7 CLBLL_L_X12Y16/CLBLL_LL_CE CLBLL_L_X12Y16/CLBLL_SE2A2 CLBLM_L_X10Y16/CLBLM_SW2A1 CLBLM_L_X10Y17/CLBLM_FAN7 CLBLM_L_X10Y17/CLBLM_M_CE CLBLM_L_X10Y18/CLBLM_WR1END2 CLBLM_L_X10Y20/CLBLM_FAN6 CLBLM_L_X10Y20/CLBLM_FAN7 CLBLM_L_X10Y20/CLBLM_L_CE CLBLM_L_X10Y20/CLBLM_M_CE CLBLM_L_X10Y20/CLBLM_SE2A2 CLBLM_L_X10Y23/CLBLM_EE2BEG2 CLBLM_L_X8Y14/CLBLM_FAN7 CLBLM_L_X8Y14/CLBLM_M_CE CLBLM_L_X8Y18/CLBLM_WW2END1 CLBLM_L_X8Y23/CLBLM_EE2BEG2 CLBLM_R_X11Y16/CLBLM_SE2A2 CLBLM_R_X11Y20/CLBLM_FAN6 CLBLM_R_X11Y20/CLBLM_L_CE CLBLM_R_X11Y23/CLBLM_FAN7 CLBLM_R_X11Y23/CLBLM_M_CE CLBLM_R_X7Y18/CLBLM_FAN7 CLBLM_R_X7Y18/CLBLM_M_CE CLBLM_R_X7Y18/CLBLM_WW2END1 CLBLM_R_X7Y23/CLBLM_EE2BEG2 CLBLM_R_X7Y23/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y23/CLBLM_L_C DSP_R_X9Y15/DSP_SW2A1_1 DSP_R_X9Y15/DSP_WR1END2_3 DSP_R_X9Y20/DSP_EE2BEG2_3 DSP_R_X9Y20/DSP_SE2A2_0 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SW2A1 INT_INTERFACE_R_X9Y18/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X9Y20/INT_INTERFACE_SE2A2 INT_INTERFACE_R_X9Y23/INT_INTERFACE_EE2BEG2 INT_L_X10Y16/SW2A1 INT_L_X10Y17/ER1BEG2 INT_L_X10Y17/FAN_ALT7 INT_L_X10Y17/FAN_L7 INT_L_X10Y17/SR1END1 INT_L_X10Y17/SW2BEG1 INT_L_X10Y18/SR1BEG1 INT_L_X10Y18/WL1END0 INT_L_X10Y18/WR1BEG2 INT_L_X10Y20/EL1BEG1 INT_L_X10Y20/FAN_ALT6 INT_L_X10Y20/FAN_ALT7 INT_L_X10Y20/FAN_BOUNCE7 INT_L_X10Y20/FAN_L6 INT_L_X10Y20/FAN_L7 INT_L_X10Y20/SE2END2 INT_L_X10Y23/EE2A2 INT_L_X12Y16/FAN_ALT7 INT_L_X12Y16/FAN_L7 INT_L_X12Y16/SE2END2 INT_L_X8Y14/FAN_ALT7 INT_L_X8Y14/FAN_L7 INT_L_X8Y14/SW2END1 INT_L_X8Y18/WW2A1 INT_L_X8Y23/EE2A2 INT_R_X11Y16/SE2A2 INT_R_X11Y17/ER1END2 INT_R_X11Y17/SE2BEG2 INT_R_X11Y18/SS2END1 INT_R_X11Y18/WL1BEG0 INT_R_X11Y19/SS2A1 INT_R_X11Y20/EL1END1 INT_R_X11Y20/FAN6 INT_R_X11Y20/FAN_ALT6 INT_R_X11Y20/SS2BEG1 INT_R_X11Y23/EE2END2 INT_R_X11Y23/FAN7 INT_R_X11Y23/FAN_ALT7 INT_R_X7Y18/FAN7 INT_R_X7Y18/FAN_ALT7 INT_R_X7Y18/WW2END1 INT_R_X7Y23/EE2BEG2 INT_R_X7Y23/LOGIC_OUTS10 INT_R_X9Y14/SW2A1 INT_R_X9Y15/SL1END1 INT_R_X9Y15/SW2BEG1 INT_R_X9Y16/SL1BEG1 INT_R_X9Y16/SW2END1 INT_R_X9Y18/WR1END2 INT_R_X9Y18/WW2BEG1 INT_R_X9Y20/SE2A2 INT_R_X9Y21/SE2BEG2 INT_R_X9Y21/SS2END2 INT_R_X9Y22/SS2A2 INT_R_X9Y23/EE2BEG2 INT_R_X9Y23/EE2END2 INT_R_X9Y23/SS2BEG2 VBRK_X29Y17/VBRK_SW2A1 VBRK_X29Y19/VBRK_WR1END2 VBRK_X29Y21/VBRK_SE2A2 VBRK_X29Y24/VBRK_EE2BEG2 VBRK_X34Y17/VBRK_SE2A2 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y17/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y20/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X10Y20/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y14/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y20/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y23/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y18/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X7Y23/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y17/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y17/INT_L.SR1END1->>ER1BEG2 INT_L_X10Y17/INT_L.SR1END1->>FAN_ALT7 INT_L_X10Y17/INT_L.SR1END1->>SW2BEG1 INT_L_X10Y18/INT_L.WL1END0->>SR1BEG1 INT_L_X10Y18/INT_L.WL1END0->>WR1BEG2 INT_L_X10Y20/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y20/INT_L.FAN_ALT7->>FAN_BOUNCE7 INT_L_X10Y20/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y20/INT_L.FAN_BOUNCE7->>FAN_ALT6 INT_L_X10Y20/INT_L.SE2END2->>EL1BEG1 INT_L_X10Y20/INT_L.SE2END2->>FAN_ALT7 INT_L_X12Y16/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y16/INT_L.SE2END2->>FAN_ALT7 INT_L_X8Y14/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y14/INT_L.SW2END1->>FAN_ALT7 INT_R_X11Y17/INT_R.ER1END2->>SE2BEG2 INT_R_X11Y18/INT_R.SS2END1->>WL1BEG0 INT_R_X11Y20/INT_R.EL1END1->>FAN_ALT6 INT_R_X11Y20/INT_R.EL1END1->>SS2BEG1 INT_R_X11Y20/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y23/INT_R.EE2END2->>FAN_ALT7 INT_R_X11Y23/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y18/INT_R.FAN_ALT7->>FAN7 INT_R_X7Y18/INT_R.WW2END1->>FAN_ALT7 INT_R_X7Y23/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X9Y15/INT_R.SL1END1->>SW2BEG1 INT_R_X9Y16/INT_R.SW2END1->>SL1BEG1 INT_R_X9Y18/INT_R.WR1END2->>WW2BEG1 INT_R_X9Y21/INT_R.SS2END2->>SE2BEG2 INT_R_X9Y23/INT_R.EE2END2->>EE2BEG2 INT_R_X9Y23/INT_R.EE2END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

pci_read_sel_reg[0]_i_1_n_0 - 
wires: CLBLM_L_X8Y20/CLBLM_BYP1 CLBLM_L_X8Y20/CLBLM_M_AX CLBLM_L_X8Y20/CLBLM_NE2A0 CLBLM_R_X7Y19/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y19/CLBLM_L_A CLBLM_R_X7Y20/CLBLM_NE2A0 CLBLM_R_X7Y21/CLBLM_BYP0 CLBLM_R_X7Y21/CLBLM_L_AX INT_L_X8Y19/NE2END_S3_0 INT_L_X8Y20/BYP_ALT0 INT_L_X8Y20/BYP_ALT1 INT_L_X8Y20/BYP_BOUNCE0 INT_L_X8Y20/BYP_L1 INT_L_X8Y20/NE2END0 INT_R_X7Y19/LOGIC_OUTS8 INT_R_X7Y19/NE2BEG0 INT_R_X7Y19/NN2BEG0 INT_R_X7Y20/NE2A0 INT_R_X7Y20/NN2A0 INT_R_X7Y20/NN2END_S2_0 INT_R_X7Y21/BYP0 INT_R_X7Y21/BYP_ALT0 INT_R_X7Y21/NN2END0 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y19/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y21/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX INT_L_X8Y20/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y20/INT_L.BYP_ALT1->>BYP_L1 INT_L_X8Y20/INT_L.BYP_BOUNCE0->>BYP_ALT1 INT_L_X8Y20/INT_L.NE2END0->>BYP_ALT0 INT_R_X7Y19/INT_R.LOGIC_OUTS8->>NE2BEG0 INT_R_X7Y19/INT_R.LOGIC_OUTS8->>NN2BEG0 INT_R_X7Y21/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y21/INT_R.NN2END0->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pci_read_sel_reg[1]_i_1_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y18/CLBLM_L_D CLBLM_L_X8Y18/CLBLM_L_DMUX CLBLM_L_X8Y19/CLBLM_BYP0 CLBLM_L_X8Y19/CLBLM_L_AX CLBLM_L_X8Y21/CLBLM_NW2A3 CLBLM_R_X7Y21/CLBLM_BYP5 CLBLM_R_X7Y21/CLBLM_L_BX CLBLM_R_X7Y21/CLBLM_NW2A3 INT_L_X8Y18/LOGIC_OUTS_L11 INT_L_X8Y18/LOGIC_OUTS_L19 INT_L_X8Y18/NL1BEG0 INT_L_X8Y18/NL1END_S3_0 INT_L_X8Y18/NN2BEG3 INT_L_X8Y19/BYP_ALT0 INT_L_X8Y19/BYP_L0 INT_L_X8Y19/NL1END0 INT_L_X8Y19/NN2A3 INT_L_X8Y20/NN2END3 INT_L_X8Y20/NW2BEG3 INT_L_X8Y21/NW2A3 INT_R_X7Y21/BYP5 INT_R_X7Y21/BYP_ALT5 INT_R_X7Y21/FAN_ALT5 INT_R_X7Y21/FAN_BOUNCE5 INT_R_X7Y21/NW2END3 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 CLBLM_L_X8Y19/CLBLM_L.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y21/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX INT_L_X8Y18/INT_L.LOGIC_OUTS_L11->>NN2BEG3 INT_L_X8Y18/INT_L.LOGIC_OUTS_L19->>NL1BEG0 INT_L_X8Y19/INT_L.BYP_ALT0->>BYP_L0 INT_L_X8Y19/INT_L.NL1END0->>BYP_ALT0 INT_L_X8Y20/INT_L.NN2END3->>NW2BEG3 INT_R_X7Y21/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y21/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y21/INT_R.FAN_BOUNCE5->>BYP_ALT5 INT_R_X7Y21/INT_R.NW2END3->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pci_read_sel_reg[2]_i_1_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y18/CLBLM_L_CMUX CLBLM_L_X8Y19/CLBLM_BYP5 CLBLM_L_X8Y19/CLBLM_L_BX CLBLM_L_X8Y19/CLBLM_WR1END2 CLBLM_R_X7Y19/CLBLM_WR1END2 CLBLM_R_X7Y21/CLBLM_BYP2 CLBLM_R_X7Y21/CLBLM_L_CX INT_L_X8Y18/LOGIC_OUTS_L18 INT_L_X8Y18/NE2BEG0 INT_L_X8Y19/BYP_ALT4 INT_L_X8Y19/BYP_ALT5 INT_L_X8Y19/BYP_BOUNCE4 INT_L_X8Y19/BYP_L5 INT_L_X8Y19/NE2A0 INT_L_X8Y19/WR1BEG2 INT_L_X8Y19/WR1END1 INT_R_X7Y19/NN2BEG2 INT_R_X7Y19/WR1END2 INT_R_X7Y20/NN2A2 INT_R_X7Y21/BYP2 INT_R_X7Y21/BYP_ALT2 INT_R_X7Y21/NN2END2 INT_R_X9Y18/NE2END_S3_0 INT_R_X9Y19/NE2END0 INT_R_X9Y19/WR1BEG1 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y19/CLBLM_L.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y21/CLBLM_R.CLBLM_BYP2->CLBLM_L_CX INT_L_X8Y18/INT_L.LOGIC_OUTS_L18->>NE2BEG0 INT_L_X8Y19/INT_L.BYP_ALT4->>BYP_BOUNCE4 INT_L_X8Y19/INT_L.BYP_ALT5->>BYP_L5 INT_L_X8Y19/INT_L.BYP_BOUNCE4->>BYP_ALT5 INT_L_X8Y19/INT_L.WR1END1->>BYP_ALT4 INT_L_X8Y19/INT_L.WR1END1->>WR1BEG2 INT_R_X7Y19/INT_R.WR1END2->>NN2BEG2 INT_R_X7Y21/INT_R.BYP_ALT2->>BYP2 INT_R_X7Y21/INT_R.NN2END2->>BYP_ALT2 INT_R_X9Y19/INT_R.NE2END0->>WR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pci_read_sel_reg - 
wires: CLBLM_R_X7Y21/CLBLM_FAN6 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y21/CLBLM_L_A CLBLM_R_X7Y21/CLBLM_L_CE INT_R_X7Y21/BYP_ALT1 INT_R_X7Y21/BYP_BOUNCE1 INT_R_X7Y21/FAN6 INT_R_X7Y21/FAN_ALT6 INT_R_X7Y21/LOGIC_OUTS8 
pips: CLBLM_R_X7Y21/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 INT_R_X7Y21/INT_R.BYP_ALT1->>BYP_BOUNCE1 INT_R_X7Y21/INT_R.BYP_BOUNCE1->>FAN_ALT6 INT_R_X7Y21/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y21/INT_R.LOGIC_OUTS8->>BYP_ALT1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pci_read_sel_reg[3]_i_2_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y18/CLBLM_M_A CLBLM_L_X8Y19/CLBLM_BYP2 CLBLM_L_X8Y19/CLBLM_L_CX CLBLM_L_X8Y20/CLBLM_NW2A0 CLBLM_R_X7Y20/CLBLM_NW2A0 CLBLM_R_X7Y21/CLBLM_BYP7 CLBLM_R_X7Y21/CLBLM_L_DX INT_L_X8Y18/LOGIC_OUTS_L12 INT_L_X8Y18/NR1BEG0 INT_L_X8Y19/BYP_ALT1 INT_L_X8Y19/BYP_ALT2 INT_L_X8Y19/BYP_BOUNCE1 INT_L_X8Y19/BYP_L2 INT_L_X8Y19/NR1END0 INT_L_X8Y19/NW2BEG0 INT_L_X8Y20/NW2A0 INT_R_X7Y19/NW2END_S0_0 INT_R_X7Y20/NN2BEG0 INT_R_X7Y20/NW2END0 INT_R_X7Y21/BYP7 INT_R_X7Y21/BYP_ALT7 INT_R_X7Y21/NN2A0 INT_R_X7Y21/NN2END_S2_0 INT_R_X7Y22/NN2END0 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_L_X8Y19/CLBLM_L.CLBLM_BYP2->CLBLM_L_CX CLBLM_R_X7Y21/CLBLM_R.CLBLM_BYP7->CLBLM_L_DX INT_L_X8Y18/INT_L.LOGIC_OUTS_L12->>NR1BEG0 INT_L_X8Y19/INT_L.BYP_ALT1->>BYP_BOUNCE1 INT_L_X8Y19/INT_L.BYP_ALT2->>BYP_L2 INT_L_X8Y19/INT_L.BYP_BOUNCE1->>BYP_ALT2 INT_L_X8Y19/INT_L.NR1END0->>BYP_ALT1 INT_L_X8Y19/INT_L.NR1END0->>NW2BEG0 INT_R_X7Y20/INT_R.NW2END0->>NN2BEG0 INT_R_X7Y21/INT_R.BYP_ALT7->>BYP7 INT_R_X7Y21/INT_R.NN2END_S2_0->>BYP_ALT7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

pci_read_sel_reg_reg_n_0_[0] - 
wires: CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y21/CLBLM_L_AQ CLBLM_R_X7Y23/CLBLM_IMUX0 CLBLM_R_X7Y23/CLBLM_L_A3 INT_R_X7Y21/LOGIC_OUTS0 INT_R_X7Y21/NN2BEG0 INT_R_X7Y22/NN2A0 INT_R_X7Y22/NN2END_S2_0 INT_R_X7Y23/IMUX0 INT_R_X7Y23/NN2END0 
pips: CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX0->CLBLM_L_A3 INT_R_X7Y21/INT_R.LOGIC_OUTS0->>NN2BEG0 INT_R_X7Y23/INT_R.NN2END0->>IMUX0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_sel_reg_reg_n_0_[1] - 
wires: CLBLM_R_X7Y19/CLBLM_IMUX23 CLBLM_R_X7Y19/CLBLM_L_C3 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS1 CLBLM_R_X7Y21/CLBLM_L_BQ INT_L_X6Y19/ER1BEG3 INT_L_X6Y19/SR1END2 INT_L_X6Y20/SR1BEG2 INT_L_X6Y20/SW2END1 INT_R_X7Y19/ER1END3 INT_R_X7Y19/IMUX23 INT_R_X7Y20/ER1END_N3_3 INT_R_X7Y20/SW2A1 INT_R_X7Y21/LOGIC_OUTS1 INT_R_X7Y21/SW2BEG1 
pips: CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X6Y19/INT_L.SR1END2->>ER1BEG3 INT_L_X6Y20/INT_L.SW2END1->>SR1BEG2 INT_R_X7Y19/INT_R.ER1END3->>IMUX23 INT_R_X7Y21/INT_R.LOGIC_OUTS1->>SW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_sel_reg_reg_n_0_[2] - 
wires: CLBLM_L_X8Y21/CLBLM_EL1BEG1 CLBLM_L_X8Y21/CLBLM_IMUX3 CLBLM_L_X8Y21/CLBLM_L_A2 CLBLM_R_X7Y21/CLBLM_EL1BEG1 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y21/CLBLM_L_CQ INT_L_X8Y21/EL1END1 INT_L_X8Y21/IMUX_L3 INT_R_X7Y21/EL1BEG1 INT_R_X7Y21/LOGIC_OUTS2 
pips: CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y21/INT_L.EL1END1->>IMUX_L3 INT_R_X7Y21/INT_R.LOGIC_OUTS2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_read_sel_reg_reg_n_0_[3] - 
wires: CLBLM_R_X7Y19/CLBLM_IMUX39 CLBLM_R_X7Y19/CLBLM_L_D3 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS3 CLBLM_R_X7Y21/CLBLM_L_DQ INT_R_X7Y19/IMUX39 INT_R_X7Y19/SS2END3 INT_R_X7Y20/SS2A3 INT_R_X7Y20/SS2END_N0_3 INT_R_X7Y21/LOGIC_OUTS3 INT_R_X7Y21/SS2BEG3 
pips: CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX39->CLBLM_L_D3 CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_R_X7Y19/INT_R.SS2END3->>IMUX39 INT_R_X7Y21/INT_R.LOGIC_OUTS3->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[10] - 
wires: CLBLM_L_X8Y22/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y22/CLBLM_M_BQ CLBLM_L_X8Y23/CLBLM_IMUX8 CLBLM_L_X8Y23/CLBLM_M_A5 INT_L_X8Y22/LOGIC_OUTS_L5 INT_L_X8Y22/NL1BEG0 INT_L_X8Y22/NL1END_S3_0 INT_L_X8Y23/IMUX_L8 INT_L_X8Y23/NL1END0 
pips: CLBLM_L_X8Y22/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX8->CLBLM_M_A5 INT_L_X8Y22/INT_L.LOGIC_OUTS_L5->>NL1BEG0 INT_L_X8Y23/INT_L.NL1END0->>IMUX_L8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[11] - 
wires: CLBLM_L_X8Y22/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y22/CLBLM_M_CQ CLBLM_L_X8Y23/CLBLM_IMUX2 CLBLM_L_X8Y23/CLBLM_M_A2 INT_L_X8Y22/LOGIC_OUTS_L6 INT_L_X8Y22/NL1BEG1 INT_L_X8Y23/IMUX_L2 INT_L_X8Y23/NL1END1 
pips: CLBLM_L_X8Y22/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 INT_L_X8Y22/INT_L.LOGIC_OUTS_L6->>NL1BEG1 INT_L_X8Y23/INT_L.NL1END1->>IMUX_L2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[12] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX1 CLBLL_L_X12Y23/CLBLL_LL_A3 CLBLL_L_X12Y23/CLBLL_NE2A0 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS0 CLBLM_R_X11Y22/CLBLM_L_AQ CLBLM_R_X11Y23/CLBLM_NE2A0 INT_L_X12Y22/NE2END_S3_0 INT_L_X12Y23/IMUX_L1 INT_L_X12Y23/NE2END0 INT_R_X11Y22/LOGIC_OUTS0 INT_R_X11Y22/NE2BEG0 INT_R_X11Y23/NE2A0 VBRK_X34Y24/VBRK_NE2A0 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX1->CLBLL_LL_A3 CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X12Y23/INT_L.NE2END0->>IMUX_L1 INT_R_X11Y22/INT_R.LOGIC_OUTS0->>NE2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[13] - 
wires: CLBLL_L_X12Y23/CLBLL_IMUX2 CLBLL_L_X12Y23/CLBLL_LL_A2 CLBLL_L_X12Y23/CLBLL_NE2A1 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS1 CLBLM_R_X11Y22/CLBLM_L_BQ CLBLM_R_X11Y23/CLBLM_NE2A1 INT_L_X12Y23/IMUX_L2 INT_L_X12Y23/NE2END1 INT_R_X11Y22/LOGIC_OUTS1 INT_R_X11Y22/NE2BEG1 INT_R_X11Y23/NE2A1 VBRK_X34Y24/VBRK_NE2A1 
pips: CLBLL_L_X12Y23/CLBLL_L.CLBLL_IMUX2->CLBLL_LL_A2 CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X12Y23/INT_L.NE2END1->>IMUX_L2 INT_R_X11Y22/INT_R.LOGIC_OUTS1->>NE2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[14] - 
wires: CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y22/CLBLM_L_CQ CLBLM_R_X11Y23/CLBLM_IMUX9 CLBLM_R_X11Y23/CLBLM_L_A5 INT_R_X11Y22/LOGIC_OUTS2 INT_R_X11Y22/NL1BEG1 INT_R_X11Y23/IMUX9 INT_R_X11Y23/NL1END1 
pips: CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 INT_R_X11Y22/INT_R.LOGIC_OUTS2->>NL1BEG1 INT_R_X11Y23/INT_R.NL1END1->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[15] - 
wires: CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS3 CLBLM_R_X11Y22/CLBLM_L_DQ CLBLM_R_X11Y23/CLBLM_IMUX3 CLBLM_R_X11Y23/CLBLM_L_A2 INT_R_X11Y22/LOGIC_OUTS3 INT_R_X11Y22/NL1BEG2 INT_R_X11Y23/IMUX3 INT_R_X11Y23/NL1END2 
pips: CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_R_X11Y23/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 INT_R_X11Y22/INT_R.LOGIC_OUTS3->>NL1BEG2 INT_R_X11Y23/INT_R.NL1END2->>IMUX3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[16] - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y19/CLBLM_L_CQ CLBLM_L_X10Y22/CLBLM_IMUX22 CLBLM_L_X10Y22/CLBLM_M_C3 HCLK_L_X31Y26/HCLK_NN6E2 HCLK_L_X31Y26/HCLK_SR1END2 INT_L_X10Y19/LOGIC_OUTS_L2 INT_L_X10Y19/NN6BEG2 INT_L_X10Y20/NN6A2 INT_L_X10Y21/NN6B2 INT_L_X10Y22/IMUX_L22 INT_L_X10Y22/NN6C2 INT_L_X10Y22/SS2END2 INT_L_X10Y23/NN6D2 INT_L_X10Y23/SS2A2 INT_L_X10Y24/NN6E2 INT_L_X10Y24/SR1END2 INT_L_X10Y24/SS2BEG2 INT_L_X10Y25/NN6END2 INT_L_X10Y25/SR1BEG2 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 INT_L_X10Y19/INT_L.LOGIC_OUTS_L2->>NN6BEG2 INT_L_X10Y22/INT_L.SS2END2->>IMUX_L22 INT_L_X10Y24/INT_L.SR1END2->>SS2BEG2 INT_L_X10Y25/INT_L.NN6END2->>SR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[17] - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS3 CLBLM_L_X10Y19/CLBLM_L_DQ CLBLM_L_X10Y22/CLBLM_IMUX28 CLBLM_L_X10Y22/CLBLM_M_C4 INT_L_X10Y19/LOGIC_OUTS_L3 INT_L_X10Y19/NL1BEG2 INT_L_X10Y20/NL1END2 INT_L_X10Y20/NN2BEG2 INT_L_X10Y21/NN2A2 INT_L_X10Y22/IMUX_L28 INT_L_X10Y22/NN2END2 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 INT_L_X10Y19/INT_L.LOGIC_OUTS_L3->>NL1BEG2 INT_L_X10Y20/INT_L.NL1END2->>NN2BEG2 INT_L_X10Y22/INT_L.NN2END2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[18] - 
wires: CLBLL_L_X12Y22/CLBLL_ER1BEG3 CLBLL_L_X12Y22/CLBLL_IMUX31 CLBLL_L_X12Y22/CLBLL_LL_C5 CLBLM_R_X11Y22/CLBLM_ER1BEG3 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS16 CLBLM_R_X11Y22/CLBLM_L_AMUX INT_L_X12Y22/ER1END3 INT_L_X12Y22/IMUX_L31 INT_L_X12Y23/ER1END_N3_3 INT_R_X11Y22/ER1BEG3 INT_R_X11Y22/LOGIC_OUTS16 VBRK_X34Y23/VBRK_ER1BEG3 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX31->CLBLL_LL_C5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X12Y22/INT_L.ER1END3->>IMUX_L31 INT_R_X11Y22/INT_R.LOGIC_OUTS16->>ER1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[19] - 
wires: CLBLL_L_X12Y22/CLBLL_EL1BEG2 CLBLL_L_X12Y22/CLBLL_IMUX28 CLBLL_L_X12Y22/CLBLL_LL_C4 CLBLM_R_X11Y22/CLBLM_EL1BEG2 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS17 CLBLM_R_X11Y22/CLBLM_L_BMUX INT_L_X12Y22/EL1END2 INT_L_X12Y22/IMUX_L28 INT_R_X11Y22/EL1BEG2 INT_R_X11Y22/LOGIC_OUTS17 VBRK_X34Y23/VBRK_EL1BEG2 
pips: CLBLL_L_X12Y22/CLBLL_L.CLBLL_IMUX28->CLBLL_LL_C4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X12Y22/INT_L.EL1END2->>IMUX_L28 INT_R_X11Y22/INT_R.LOGIC_OUTS17->>EL1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[20] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX9 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS4 CLBLM_R_X11Y18/CLBLM_L_A5 CLBLM_R_X11Y18/CLBLM_M_AQ INT_R_X11Y18/IMUX9 INT_R_X11Y18/LOGIC_OUTS4 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX9->CLBLM_L_A5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_R_X11Y18/INT_R.LOGIC_OUTS4->>IMUX9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[21] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX10 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS5 CLBLM_R_X11Y18/CLBLM_L_A4 CLBLM_R_X11Y18/CLBLM_M_BQ INT_R_X11Y18/IMUX10 INT_R_X11Y18/LOGIC_OUTS5 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX10->CLBLM_L_A4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_R_X11Y18/INT_R.LOGIC_OUTS5->>IMUX10 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[22] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX19 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS6 CLBLM_R_X11Y18/CLBLM_L_B2 CLBLM_R_X11Y18/CLBLM_M_CQ INT_R_X11Y18/FAN_ALT5 INT_R_X11Y18/FAN_BOUNCE5 INT_R_X11Y18/IMUX19 INT_R_X11Y18/LOGIC_OUTS6 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX19->CLBLM_L_B2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_R_X11Y18/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X11Y18/INT_R.FAN_BOUNCE5->>IMUX19 INT_R_X11Y18/INT_R.LOGIC_OUTS6->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[23] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX14 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS7 CLBLM_R_X11Y18/CLBLM_L_B1 CLBLM_R_X11Y18/CLBLM_M_DQ INT_R_X11Y18/IMUX14 INT_R_X11Y18/LOGIC_OUTS7 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX14->CLBLM_L_B1 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_DQ->CLBLM_LOGIC_OUTS7 INT_R_X11Y18/INT_R.LOGIC_OUTS7->>IMUX14 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[24] - 
wires: CLBLM_L_X8Y17/CLBLM_IMUX24 CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y17/CLBLM_L_AQ CLBLM_L_X8Y17/CLBLM_M_B5 INT_L_X8Y17/IMUX_L24 INT_L_X8Y17/LOGIC_OUTS_L0 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 INT_L_X8Y17/INT_L.LOGIC_OUTS_L0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[25] - 
wires: CLBLM_L_X8Y17/CLBLM_IMUX27 CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y17/CLBLM_L_BQ CLBLM_L_X8Y17/CLBLM_M_B4 INT_L_X8Y17/IMUX_L27 INT_L_X8Y17/LOGIC_OUTS_L1 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 INT_L_X8Y17/INT_L.LOGIC_OUTS_L1->>IMUX_L27 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[26] - 
wires: CLBLM_L_X8Y17/CLBLM_IMUX28 CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y17/CLBLM_L_CQ CLBLM_L_X8Y17/CLBLM_M_C4 INT_L_X8Y17/IMUX_L28 INT_L_X8Y17/LOGIC_OUTS_L2 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 INT_L_X8Y17/INT_L.LOGIC_OUTS_L2->>IMUX_L28 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[27] - 
wires: CLBLM_L_X8Y17/CLBLM_IMUX31 CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS3 CLBLM_L_X8Y17/CLBLM_L_DQ CLBLM_L_X8Y17/CLBLM_M_C5 INT_L_X8Y17/IMUX_L31 INT_L_X8Y17/LOGIC_OUTS_L3 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_DQ->CLBLM_LOGIC_OUTS3 INT_L_X8Y17/INT_L.LOGIC_OUTS_L3->>IMUX_L31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[28] - 
wires: CLBLM_L_X8Y17/CLBLM_IMUX45 CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y17/CLBLM_L_AMUX CLBLM_L_X8Y17/CLBLM_M_D2 INT_L_X8Y17/IMUX_L45 INT_L_X8Y17/LOGIC_OUTS_L16 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y17/INT_L.LOGIC_OUTS_L16->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[29] - 
wires: CLBLM_L_X8Y17/CLBLM_IMUX38 CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS17 CLBLM_L_X8Y17/CLBLM_L_BMUX CLBLM_L_X8Y17/CLBLM_M_D3 INT_L_X8Y17/IMUX_L38 INT_L_X8Y17/LOGIC_OUTS_L17 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_BMUX->CLBLM_LOGIC_OUTS17 INT_L_X8Y17/INT_L.LOGIC_OUTS_L17->>IMUX_L38 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[30] - 
wires: CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y17/CLBLM_L_CMUX CLBLM_L_X8Y21/CLBLM_IMUX16 CLBLM_L_X8Y21/CLBLM_L_B3 INT_L_X8Y17/LOGIC_OUTS_L18 INT_L_X8Y17/NN6BEG0 INT_L_X8Y18/NN6A0 INT_L_X8Y19/NN6B0 INT_L_X8Y20/NN6C0 INT_L_X8Y21/IMUX_L16 INT_L_X8Y21/NN6D0 INT_L_X8Y21/SL1END0 INT_L_X8Y22/NN6E0 INT_L_X8Y22/NN6END_S1_0 INT_L_X8Y22/SL1BEG0 INT_L_X8Y22/SR1BEG_S0 INT_L_X8Y23/NN6END0 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX16->CLBLM_L_B3 INT_L_X8Y17/INT_L.LOGIC_OUTS_L18->>NN6BEG0 INT_L_X8Y21/INT_L.SL1END0->>IMUX_L16 INT_L_X8Y22/INT_L.NN6END_S1_0->>SR1BEG_S0 INT_L_X8Y22/INT_L.SR1BEG_S0->>SL1BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[31] - 
wires: CLBLM_L_X10Y19/CLBLM_LOGIC_OUTS16 CLBLM_L_X10Y19/CLBLM_L_AMUX CLBLM_L_X10Y21/CLBLM_WW2A1 CLBLM_L_X8Y21/CLBLM_IMUX19 CLBLM_L_X8Y21/CLBLM_L_B2 DSP_R_X9Y20/DSP_WW2A1_1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_WW2A1 INT_L_X10Y19/LOGIC_OUTS_L16 INT_L_X10Y19/NN2BEG2 INT_L_X10Y20/NN2A2 INT_L_X10Y21/NN2END2 INT_L_X10Y21/WW2BEG1 INT_L_X8Y21/IMUX_L19 INT_L_X8Y21/WW2END1 INT_R_X9Y21/WW2A1 VBRK_X29Y22/VBRK_WW2A1 
pips: CLBLM_L_X10Y19/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX19->CLBLM_L_B2 INT_L_X10Y19/INT_L.LOGIC_OUTS_L16->>NN2BEG2 INT_L_X10Y21/INT_L.NN2END2->>WW2BEG1 INT_L_X8Y21/INT_L.WW2END1->>IMUX_L19 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[4] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX20 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS20 CLBLM_R_X11Y18/CLBLM_L_C2 CLBLM_R_X11Y18/CLBLM_M_AMUX INT_R_X11Y18/IMUX20 INT_R_X11Y18/LOGIC_OUTS20 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX20->CLBLM_L_C2 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_R_X11Y18/INT_R.LOGIC_OUTS20->>IMUX20 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[5] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX23 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS21 CLBLM_R_X11Y18/CLBLM_L_C3 CLBLM_R_X11Y18/CLBLM_M_BMUX INT_R_X11Y18/IMUX23 INT_R_X11Y18/LOGIC_OUTS21 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_BMUX->CLBLM_LOGIC_OUTS21 INT_R_X11Y18/INT_R.LOGIC_OUTS21->>IMUX23 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[6] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX46 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS22 CLBLM_R_X11Y18/CLBLM_L_D5 CLBLM_R_X11Y18/CLBLM_M_CMUX INT_R_X11Y18/IMUX46 INT_R_X11Y18/LOGIC_OUTS22 INT_R_X11Y18/NL1BEG_N3 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX46->CLBLM_L_D5 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_R_X11Y18/INT_R.LOGIC_OUTS22->>NL1BEG_N3 INT_R_X11Y18/INT_R.NL1BEG_N3->>IMUX46 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[7] - 
wires: CLBLM_R_X11Y18/CLBLM_IMUX37 CLBLM_R_X11Y18/CLBLM_LOGIC_OUTS23 CLBLM_R_X11Y18/CLBLM_L_D4 CLBLM_R_X11Y18/CLBLM_M_DMUX INT_R_X11Y18/BYP_ALT5 INT_R_X11Y18/BYP_BOUNCE5 INT_R_X11Y18/IMUX37 INT_R_X11Y18/LOGIC_OUTS23 
pips: CLBLM_R_X11Y18/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 CLBLM_R_X11Y18/CLBLM_R.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_R_X11Y18/INT_R.BYP_ALT5->>BYP_BOUNCE5 INT_R_X11Y18/INT_R.BYP_BOUNCE5->>IMUX37 INT_R_X11Y18/INT_R.LOGIC_OUTS23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[8] - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX47 CLBLM_L_X10Y22/CLBLM_M_D5 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS18 CLBLM_R_X11Y22/CLBLM_L_CMUX INT_L_X10Y22/IMUX_L47 INT_L_X10Y22/NW2END_S0_0 INT_L_X10Y23/NW2END0 INT_R_X11Y22/LOGIC_OUTS18 INT_R_X11Y22/NW2BEG0 INT_R_X11Y23/NW2A0 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X10Y22/INT_L.NW2END_S0_0->>IMUX_L47 INT_R_X11Y22/INT_R.LOGIC_OUTS18->>NW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_reg[9] - 
wires: CLBLM_L_X10Y22/CLBLM_IMUX44 CLBLM_L_X10Y22/CLBLM_M_D4 CLBLM_R_X11Y22/CLBLM_LOGIC_OUTS19 CLBLM_R_X11Y22/CLBLM_L_DMUX INT_L_X10Y22/IMUX_L44 INT_L_X10Y22/WR1END2 INT_R_X11Y22/LOGIC_OUTS19 INT_R_X11Y22/WR1BEG2 
pips: CLBLM_L_X10Y22/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_R_X11Y22/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_L_X10Y22/INT_L.WR1END2->>IMUX_L44 INT_R_X11Y22/INT_R.LOGIC_OUTS19->>WR1BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_sel_reg[3]_i_1_n_0 - 
wires: CLBLM_L_X8Y19/CLBLM_FAN6 CLBLM_L_X8Y19/CLBLM_L_CE CLBLM_L_X8Y20/CLBLM_FAN7 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS22 CLBLM_L_X8Y20/CLBLM_M_C CLBLM_L_X8Y20/CLBLM_M_CE CLBLM_L_X8Y20/CLBLM_M_CMUX INT_L_X8Y19/FAN_ALT6 INT_L_X8Y19/FAN_L6 INT_L_X8Y19/SR1END1 INT_L_X8Y20/FAN_ALT7 INT_L_X8Y20/FAN_L7 INT_L_X8Y20/LOGIC_OUTS_L14 INT_L_X8Y20/LOGIC_OUTS_L22 INT_L_X8Y20/SR1BEG1 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y20/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_C->>CLBLM_M_CMUX CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X8Y19/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y19/INT_L.SR1END1->>FAN_ALT6 INT_L_X8Y20/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y20/INT_L.LOGIC_OUTS_L14->>FAN_ALT7 INT_L_X8Y20/INT_L.LOGIC_OUTS_L22->>SR1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

pci_write_sel_reg_reg_n_0_[0] - 
wires: CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y20/CLBLM_M_AQ CLBLM_L_X8Y20/CLBLM_NW4A0 CLBLM_R_X7Y20/CLBLM_NW4A0 CLBLM_R_X7Y23/CLBLM_IMUX6 CLBLM_R_X7Y23/CLBLM_L_A1 INT_L_X6Y23/EL1BEG3 INT_L_X6Y23/NW6END_S0_0 INT_L_X6Y24/EL1BEG_N3 INT_L_X6Y24/NW6END0 INT_L_X8Y20/LOGIC_OUTS_L4 INT_L_X8Y20/NW6BEG0 INT_R_X7Y20/NW6A0 INT_R_X7Y21/NW6B0 INT_R_X7Y22/NW6C0 INT_R_X7Y23/EL1END3 INT_R_X7Y23/IMUX6 INT_R_X7Y23/NW6D0 INT_R_X7Y24/NW6E0 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX6->CLBLM_L_A1 INT_L_X6Y24/INT_L.NW6END0->>EL1BEG_N3 INT_L_X8Y20/INT_L.LOGIC_OUTS_L4->>NW6BEG0 INT_R_X7Y23/INT_R.EL1END3->>IMUX6 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_sel_reg_reg_n_0_[1] - 
wires: CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS0 CLBLM_L_X8Y19/CLBLM_L_AQ CLBLM_L_X8Y19/CLBLM_WR1END1 CLBLM_R_X7Y19/CLBLM_IMUX30 CLBLM_R_X7Y19/CLBLM_L_C5 CLBLM_R_X7Y19/CLBLM_WR1END1 INT_L_X8Y19/LOGIC_OUTS_L0 INT_L_X8Y19/WR1BEG1 INT_R_X7Y19/BYP_ALT4 INT_R_X7Y19/BYP_BOUNCE4 INT_R_X7Y19/IMUX30 INT_R_X7Y19/WR1END1 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_AQ->CLBLM_LOGIC_OUTS0 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X8Y19/INT_L.LOGIC_OUTS_L0->>WR1BEG1 INT_R_X7Y19/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y19/INT_R.BYP_BOUNCE4->>IMUX30 INT_R_X7Y19/INT_R.WR1END1->>BYP_ALT4 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_sel_reg_reg_n_0_[2] - 
wires: CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y19/CLBLM_L_BQ CLBLM_L_X8Y21/CLBLM_IMUX9 CLBLM_L_X8Y21/CLBLM_L_A5 INT_L_X8Y19/LOGIC_OUTS_L1 INT_L_X8Y19/NL1BEG0 INT_L_X8Y19/NL1END_S3_0 INT_L_X8Y20/NL1END0 INT_L_X8Y20/NR1BEG0 INT_L_X8Y21/IMUX_L9 INT_L_X8Y21/NR1END0 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_BQ->CLBLM_LOGIC_OUTS1 CLBLM_L_X8Y21/CLBLM_L.CLBLM_IMUX9->CLBLM_L_A5 INT_L_X8Y19/INT_L.LOGIC_OUTS_L1->>NL1BEG0 INT_L_X8Y20/INT_L.NL1END0->>NR1BEG0 INT_L_X8Y21/INT_L.NR1END0->>IMUX_L9 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

pci_write_sel_reg_reg_n_0_[3] - 
wires: CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS2 CLBLM_L_X8Y19/CLBLM_L_CQ CLBLM_L_X8Y19/CLBLM_WR1END3 CLBLM_R_X7Y19/CLBLM_IMUX37 CLBLM_R_X7Y19/CLBLM_L_D4 CLBLM_R_X7Y19/CLBLM_WR1END3 INT_L_X8Y19/LOGIC_OUTS_L2 INT_L_X8Y19/WR1BEG3 INT_R_X7Y19/IMUX37 INT_R_X7Y19/WR1END3 
pips: CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_CQ->CLBLM_LOGIC_OUTS2 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX37->CLBLM_L_D4 INT_L_X8Y19/INT_L.LOGIC_OUTS_L2->>WR1BEG3 INT_R_X7Y19/INT_R.WR1END3->>IMUX37 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[0]_i_1_n_0 - 
wires: CLBLM_R_X7Y19/CLBLM_BYP1 CLBLM_R_X7Y19/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y19/CLBLM_L_AMUX CLBLM_R_X7Y19/CLBLM_M_AX INT_R_X7Y19/BYP1 INT_R_X7Y19/BYP_ALT1 INT_R_X7Y19/FAN_ALT5 INT_R_X7Y19/FAN_BOUNCE5 INT_R_X7Y19/LOGIC_OUTS16 
pips: CLBLM_R_X7Y19/CLBLM_R.CLBLM_BYP1->CLBLM_M_AX CLBLM_R_X7Y19/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y19/INT_R.BYP_ALT1->>BYP1 INT_R_X7Y19/INT_R.FAN_ALT5->>FAN_BOUNCE5 INT_R_X7Y19/INT_R.FAN_BOUNCE5->>BYP_ALT1 INT_R_X7Y19/INT_R.LOGIC_OUTS16->>FAN_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state - 
wires: CLBLM_R_X7Y19/CLBLM_IMUX11 CLBLM_R_X7Y19/CLBLM_IMUX3 CLBLM_R_X7Y19/CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y19/CLBLM_L_A2 CLBLM_R_X7Y19/CLBLM_M_A4 CLBLM_R_X7Y19/CLBLM_M_B CLBLM_R_X7Y20/CLBLM_IMUX30 CLBLM_R_X7Y20/CLBLM_L_C5 INT_R_X7Y19/IMUX11 INT_R_X7Y19/IMUX3 INT_R_X7Y19/LOGIC_OUTS13 INT_R_X7Y19/NR1BEG1 INT_R_X7Y20/GFAN1 INT_R_X7Y20/IMUX30 INT_R_X7Y20/NR1END1 
pips: CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX3->CLBLM_L_A2 CLBLM_R_X7Y19/CLBLM_R.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_R_X7Y20/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_R_X7Y19/INT_R.LOGIC_OUTS13->>IMUX11 INT_R_X7Y19/INT_R.LOGIC_OUTS13->>IMUX3 INT_R_X7Y19/INT_R.LOGIC_OUTS13->>NR1BEG1 INT_R_X7Y20/INT_R.GFAN1->>IMUX30 INT_R_X7Y20/INT_R.NR1END1->>GFAN1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y17/CLBLM_M_A CLBLM_R_X7Y19/CLBLM_IMUX8 CLBLM_R_X7Y19/CLBLM_M_A5 INT_R_X7Y17/LOGIC_OUTS12 INT_R_X7Y17/NN2BEG0 INT_R_X7Y18/NN2A0 INT_R_X7Y18/NN2END_S2_0 INT_R_X7Y19/IMUX8 INT_R_X7Y19/NN2END0 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_A->CLBLM_LOGIC_OUTS12 CLBLM_R_X7Y19/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 INT_R_X7Y17/INT_R.LOGIC_OUTS12->>NN2BEG0 INT_R_X7Y19/INT_R.NN2END0->>IMUX8 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[1]_i_3_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_IMUX31 CLBLM_R_X7Y17/CLBLM_IMUX7 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y17/CLBLM_M_A1 CLBLM_R_X7Y17/CLBLM_M_C5 CLBLM_R_X7Y17/CLBLM_M_D INT_R_X7Y17/IMUX31 INT_R_X7Y17/IMUX7 INT_R_X7Y17/LOGIC_OUTS15 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX7->CLBLM_M_A1 CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y17/INT_R.LOGIC_OUTS15->>IMUX31 INT_R_X7Y17/INT_R.LOGIC_OUTS15->>IMUX7 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[1]_i_4_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_IMUX28 CLBLM_R_X7Y17/CLBLM_IMUX8 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS22 CLBLM_R_X7Y17/CLBLM_M_A5 CLBLM_R_X7Y17/CLBLM_M_C4 CLBLM_R_X7Y17/CLBLM_M_CMUX INT_L_X6Y16/WL1END3 INT_L_X6Y17/EL1BEG2 INT_L_X6Y17/NL1BEG_N3 INT_L_X6Y17/WL1END_N1_3 INT_R_X7Y16/WL1BEG3 INT_R_X7Y17/EL1END2 INT_R_X7Y17/IMUX28 INT_R_X7Y17/IMUX8 INT_R_X7Y17/LOGIC_OUTS22 INT_R_X7Y17/WL1BEG_N3 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX8->CLBLM_M_A5 CLBLM_R_X7Y17/CLBLM_R.CLBLM_M_CMUX->CLBLM_LOGIC_OUTS22 INT_L_X6Y17/INT_L.NL1BEG_N3->>EL1BEG2 INT_L_X6Y17/INT_L.WL1END_N1_3->>NL1BEG_N3 INT_R_X7Y17/INT_R.EL1END2->>IMUX28 INT_R_X7Y17/INT_R.LOGIC_OUTS22->>IMUX8 INT_R_X7Y17/INT_R.LOGIC_OUTS22->>WL1BEG_N3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[1]_i_5_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y17/INT_INTERFACE_EE2BEG0 BRAM_L_X6Y15/BRAM_EE2BEG0_2 CLBLM_R_X5Y17/CLBLM_EE2BEG0 CLBLM_R_X5Y17/CLBLM_LOGIC_OUTS8 CLBLM_R_X5Y17/CLBLM_L_A CLBLM_R_X7Y17/CLBLM_IMUX1 CLBLM_R_X7Y17/CLBLM_IMUX32 CLBLM_R_X7Y17/CLBLM_M_A3 CLBLM_R_X7Y17/CLBLM_M_C1 INT_L_X6Y17/EE2A0 INT_R_X5Y17/EE2BEG0 INT_R_X5Y17/LOGIC_OUTS8 INT_R_X7Y17/EE2END0 INT_R_X7Y17/IMUX1 INT_R_X7Y17/IMUX32 VBRK_X18Y18/VBRK_EE2BEG0 
pips: CLBLM_R_X5Y17/CLBLM_R.CLBLM_L_A->CLBLM_LOGIC_OUTS8 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX1->CLBLM_M_A3 CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX32->CLBLM_M_C1 INT_R_X5Y17/INT_R.LOGIC_OUTS8->>EE2BEG0 INT_R_X7Y17/INT_R.EE2END0->>IMUX1 INT_R_X7Y17/INT_R.EE2END0->>IMUX32 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

state[2]_i_1_n_0 - 
wires: BRAM_INT_INTERFACE_L_X6Y20/INT_INTERFACE_ER1BEG1 BRAM_INT_INTERFACE_L_X6Y20/INT_INTERFACE_WW2END0 BRAM_L_X6Y20/BRAM_ER1BEG1_0 BRAM_L_X6Y20/BRAM_WW2END0_0 CLBLM_R_X5Y20/CLBLM_ER1BEG1 CLBLM_R_X5Y20/CLBLM_WW2END0 CLBLM_R_X7Y20/CLBLM_BYP0 CLBLM_R_X7Y20/CLBLM_LOGIC_OUTS18 CLBLM_R_X7Y20/CLBLM_L_AX CLBLM_R_X7Y20/CLBLM_L_CMUX INT_L_X6Y20/EL1BEG0 INT_L_X6Y20/ER1END1 INT_L_X6Y20/WW2A0 INT_R_X5Y20/ER1BEG1 INT_R_X5Y20/WW2END0 INT_R_X7Y19/EL1END_S3_0 INT_R_X7Y20/BYP0 INT_R_X7Y20/BYP_ALT0 INT_R_X7Y20/EL1END0 INT_R_X7Y20/LOGIC_OUTS18 INT_R_X7Y20/WW2BEG0 VBRK_X18Y21/VBRK_ER1BEG1 VBRK_X18Y21/VBRK_WW2END0 
pips: CLBLM_R_X7Y20/CLBLM_R.CLBLM_BYP0->CLBLM_L_AX CLBLM_R_X7Y20/CLBLM_R.CLBLM_L_CMUX->CLBLM_LOGIC_OUTS18 INT_L_X6Y20/INT_L.ER1END1->>EL1BEG0 INT_R_X5Y20/INT_R.WW2END0->>ER1BEG1 INT_R_X7Y20/INT_R.BYP_ALT0->>BYP0 INT_R_X7Y20/INT_R.EL1END0->>BYP_ALT0 INT_R_X7Y20/INT_R.LOGIC_OUTS18->>WW2BEG0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_10_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_IMUX27 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y18/CLBLM_M_B4 CLBLM_L_X8Y18/CLBLM_M_D INT_L_X8Y18/FAN_ALT3 INT_L_X8Y18/FAN_BOUNCE3 INT_L_X8Y18/IMUX_L27 INT_L_X8Y18/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX27->CLBLM_M_B4 CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y18/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y18/INT_L.FAN_BOUNCE3->>IMUX_L27 INT_L_X8Y18/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_11_n_0 - 
wires: CLBLM_L_X8Y17/CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y17/CLBLM_L_B CLBLM_L_X8Y18/CLBLM_IMUX24 CLBLM_L_X8Y18/CLBLM_M_B5 INT_L_X8Y17/LOGIC_OUTS_L9 INT_L_X8Y17/NL1BEG0 INT_L_X8Y17/NL1END_S3_0 INT_L_X8Y18/IMUX_L24 INT_L_X8Y18/NL1END0 
pips: CLBLM_L_X8Y17/CLBLM_L.CLBLM_L_B->CLBLM_LOGIC_OUTS9 CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX24->CLBLM_M_B5 INT_L_X8Y17/INT_L.LOGIC_OUTS_L9->>NL1BEG0 INT_L_X8Y18/INT_L.NL1END0->>IMUX_L24 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_12_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_IMUX17 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS11 CLBLM_R_X7Y17/CLBLM_L_D CLBLM_R_X7Y17/CLBLM_M_B3 INT_L_X6Y16/ER1BEG_S0 INT_L_X6Y16/SW2END3 INT_L_X6Y17/ER1BEG0 INT_L_X6Y17/SW2END_N0_3 INT_R_X7Y16/SW2A3 INT_R_X7Y17/ER1END0 INT_R_X7Y17/IMUX17 INT_R_X7Y17/LOGIC_OUTS11 INT_R_X7Y17/SW2BEG3 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X6Y16/INT_L.SW2END3->>ER1BEG_S0 INT_R_X7Y17/INT_R.ER1END0->>IMUX17 INT_R_X7Y17/INT_R.LOGIC_OUTS11->>SW2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_13_n_0 - 
wires: CLBLM_R_X7Y17/CLBLM_IMUX24 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y17/CLBLM_L_DMUX CLBLM_R_X7Y17/CLBLM_M_B5 INT_R_X7Y16/FAN_BOUNCE_S3_2 INT_R_X7Y17/FAN_ALT2 INT_R_X7Y17/FAN_BOUNCE2 INT_R_X7Y17/IMUX24 INT_R_X7Y17/LOGIC_OUTS19 
pips: CLBLM_R_X7Y17/CLBLM_R.CLBLM_IMUX24->CLBLM_M_B5 CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y17/INT_R.FAN_ALT2->>FAN_BOUNCE2 INT_R_X7Y17/INT_R.FAN_BOUNCE2->>IMUX24 INT_R_X7Y17/INT_R.LOGIC_OUTS19->>FAN_ALT2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_14_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_IMUX31 CLBLM_L_X8Y18/CLBLM_M_C5 CLBLM_L_X8Y19/CLBLM_LOGIC_OUTS11 CLBLM_L_X8Y19/CLBLM_L_D INT_L_X8Y17/NR1BEG3 INT_L_X8Y17/SS2END3 INT_L_X8Y18/IMUX_L31 INT_L_X8Y18/NR1END3 INT_L_X8Y18/SS2A3 INT_L_X8Y18/SS2END_N0_3 INT_L_X8Y19/LOGIC_OUTS_L11 INT_L_X8Y19/SS2BEG3 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_L_X8Y19/CLBLM_L.CLBLM_L_D->CLBLM_LOGIC_OUTS11 INT_L_X8Y17/INT_L.SS2END3->>NR1BEG3 INT_L_X8Y18/INT_L.NR1END3->>IMUX_L31 INT_L_X8Y19/INT_L.LOGIC_OUTS_L11->>SS2BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_15_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_IMUX35 CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y18/CLBLM_M_C6 CLBLM_L_X8Y18/CLBLM_M_DMUX INT_L_X8Y18/IMUX_L35 INT_L_X8Y18/LOGIC_OUTS_L23 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y18/INT_L.LOGIC_OUTS_L23->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_8_n_0 - 
wires: CLBLM_R_X7Y18/CLBLM_IMUX21 CLBLM_R_X7Y18/CLBLM_LOGIC_OUTS16 CLBLM_R_X7Y18/CLBLM_L_AMUX CLBLM_R_X7Y18/CLBLM_L_C4 INT_R_X7Y18/IMUX21 INT_R_X7Y18/LOGIC_OUTS16 
pips: CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX21->CLBLM_L_C4 CLBLM_R_X7Y18/CLBLM_R.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_R_X7Y18/INT_R.LOGIC_OUTS16->>IMUX21 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

state[2]_i_9_n_0 - 
wires: CLBLM_L_X8Y18/CLBLM_LOGIC_OUTS14 CLBLM_L_X8Y18/CLBLM_M_C CLBLM_L_X8Y18/CLBLM_WR1END3 CLBLM_R_X7Y18/CLBLM_IMUX30 CLBLM_R_X7Y18/CLBLM_L_C5 CLBLM_R_X7Y18/CLBLM_WR1END3 INT_L_X8Y18/LOGIC_OUTS_L14 INT_L_X8Y18/WR1BEG3 INT_R_X7Y18/IMUX30 INT_R_X7Y18/WR1END3 
pips: CLBLM_L_X8Y18/CLBLM_L.CLBLM_M_C->CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y18/CLBLM_R.CLBLM_IMUX30->CLBLM_L_C5 INT_L_X8Y18/INT_L.LOGIC_OUTS_L14->>WR1BEG3 INT_R_X7Y18/INT_R.WR1END3->>IMUX30 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trdy_INST_0_i_1_n_0 - 
wires: CLBLM_L_X8Y20/CLBLM_IMUX45 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS16 CLBLM_L_X8Y20/CLBLM_L_AMUX CLBLM_L_X8Y20/CLBLM_M_D2 INT_L_X8Y20/IMUX_L45 INT_L_X8Y20/LOGIC_OUTS_L16 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX45->CLBLM_M_D2 CLBLM_L_X8Y20/CLBLM_L.CLBLM_L_AMUX->CLBLM_LOGIC_OUTS16 INT_L_X8Y20/INT_L.LOGIC_OUTS_L16->>IMUX_L45 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

trdy_INST_0_i_2_n_0 - 
wires: CLBLM_L_X8Y20/CLBLM_IMUX47 CLBLM_L_X8Y20/CLBLM_LOGIC_OUTS23 CLBLM_L_X8Y20/CLBLM_M_D5 CLBLM_L_X8Y20/CLBLM_M_DMUX INT_L_X8Y20/BYP_ALT5 INT_L_X8Y20/BYP_BOUNCE5 INT_L_X8Y20/IMUX_L47 INT_L_X8Y20/LOGIC_OUTS_L23 
pips: CLBLM_L_X8Y20/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y20/CLBLM_L.CLBLM_M_DMUX->CLBLM_LOGIC_OUTS23 INT_L_X8Y20/INT_L.BYP_ALT5->>BYP_BOUNCE5 INT_L_X8Y20/INT_L.BYP_BOUNCE5->>IMUX_L47 INT_L_X8Y20/INT_L.LOGIC_OUTS_L23->>BYP_ALT5 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

user_command_reg[31]_i_1_n_0 - 
wires: CLBLL_L_X12Y15/CLBLL_EE4C1 CLBLL_L_X12Y15/CLBLL_WR1END2 CLBLL_L_X12Y17/CLBLL_FAN7 CLBLL_L_X12Y17/CLBLL_LL_CE CLBLL_L_X12Y18/CLBLL_NE2A2 CLBLL_L_X12Y19/CLBLL_EL1BEG1 CLBLL_L_X12Y19/CLBLL_FAN6 CLBLL_L_X12Y19/CLBLL_L_CE CLBLL_L_X12Y19/CLBLL_NW2A2 CLBLM_L_X10Y15/CLBLM_EE4A1 CLBLM_L_X10Y21/CLBLM_EE2BEG1 CLBLM_L_X10Y21/CLBLM_FAN6 CLBLM_L_X10Y21/CLBLM_L_CE CLBLM_L_X10Y22/CLBLM_NE2A1 CLBLM_L_X8Y15/CLBLM_FAN6 CLBLM_L_X8Y15/CLBLM_L_CE CLBLM_L_X8Y18/CLBLM_FAN6 CLBLM_L_X8Y18/CLBLM_L_CE CLBLM_L_X8Y21/CLBLM_EE2BEG1 CLBLM_R_X11Y15/CLBLM_EE4C1 CLBLM_R_X11Y15/CLBLM_FAN7 CLBLM_R_X11Y15/CLBLM_M_CE CLBLM_R_X11Y15/CLBLM_WR1END2 CLBLM_R_X11Y18/CLBLM_NE2A2 CLBLM_R_X11Y19/CLBLM_EL1BEG1 CLBLM_R_X11Y19/CLBLM_NW2A2 CLBLM_R_X11Y21/CLBLM_FAN6 CLBLM_R_X11Y21/CLBLM_L_CE CLBLM_R_X7Y21/CLBLM_EE2BEG1 CLBLM_R_X7Y21/CLBLM_LOGIC_OUTS9 CLBLM_R_X7Y21/CLBLM_L_B DSP_R_X9Y15/DSP_EE4A1_0 DSP_R_X9Y20/DSP_EE2BEG1_1 DSP_R_X9Y20/DSP_NE2A1_2 INT_INTERFACE_R_X9Y15/INT_INTERFACE_EE4A1 INT_INTERFACE_R_X9Y21/INT_INTERFACE_EE2BEG1 INT_INTERFACE_R_X9Y22/INT_INTERFACE_NE2A1 INT_L_X10Y15/EE4B1 INT_L_X10Y21/EE2A1 INT_L_X10Y21/FAN_ALT6 INT_L_X10Y21/FAN_L6 INT_L_X10Y21/SL1END1 INT_L_X10Y22/NE2END1 INT_L_X10Y22/SL1BEG1 INT_L_X12Y15/EE4END1 INT_L_X12Y15/WR1BEG2 INT_L_X12Y17/FAN_ALT7 INT_L_X12Y17/FAN_L7 INT_L_X12Y17/SL1END2 INT_L_X12Y18/NE2END2 INT_L_X12Y18/NW2BEG2 INT_L_X12Y18/SL1BEG2 INT_L_X12Y19/EL1END1 INT_L_X12Y19/FAN_ALT6 INT_L_X12Y19/FAN_L6 INT_L_X12Y19/NW2A2 INT_L_X8Y12/NR1BEG1 INT_L_X8Y12/SS6END1 INT_L_X8Y13/NN2BEG1 INT_L_X8Y13/NR1END1 INT_L_X8Y13/SS6E1 INT_L_X8Y14/NN2A1 INT_L_X8Y14/SS6D1 INT_L_X8Y15/EE4BEG1 INT_L_X8Y15/FAN_ALT6 INT_L_X8Y15/FAN_L6 INT_L_X8Y15/NN2END1 INT_L_X8Y15/SS6C1 INT_L_X8Y16/SS6B1 INT_L_X8Y17/SS6A1 INT_L_X8Y18/FAN_ALT6 INT_L_X8Y18/FAN_L6 INT_L_X8Y18/SS6BEG1 INT_L_X8Y18/SW2END1 INT_L_X8Y21/EE2A1 INT_R_X11Y15/EE4C1 INT_R_X11Y15/FAN7 INT_R_X11Y15/FAN_ALT7 INT_R_X11Y15/NN2BEG2 INT_R_X11Y15/WR1END2 INT_R_X11Y16/NN2A2 INT_R_X11Y17/NE2BEG2 INT_R_X11Y17/NN2END2 INT_R_X11Y18/NE2A2 INT_R_X11Y19/EL1BEG1 INT_R_X11Y19/NW2END2 INT_R_X11Y21/EE2END1 INT_R_X11Y21/FAN6 INT_R_X11Y21/FAN_ALT6 INT_R_X7Y21/EE2BEG1 INT_R_X7Y21/LOGIC_OUTS9 INT_R_X9Y15/EE4A1 INT_R_X9Y18/SW2A1 INT_R_X9Y19/SS2END1 INT_R_X9Y19/SW2BEG1 INT_R_X9Y20/SS2A1 INT_R_X9Y21/EE2BEG1 INT_R_X9Y21/EE2END1 INT_R_X9Y21/NE2BEG1 INT_R_X9Y21/SS2BEG1 INT_R_X9Y22/NE2A1 VBRK_X29Y16/VBRK_EE4A1 VBRK_X29Y22/VBRK_EE2BEG1 VBRK_X29Y23/VBRK_NE2A1 VBRK_X34Y16/VBRK_EE4C1 VBRK_X34Y16/VBRK_WR1END2 VBRK_X34Y19/VBRK_NE2A2 VBRK_X34Y20/VBRK_EL1BEG1 VBRK_X34Y20/VBRK_NW2A2 
pips: CLBLL_L_X12Y17/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y19/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X10Y21/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y15/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y18/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y15/CLBLM_R.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y21/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y21/CLBLM_R.CLBLM_L_B->CLBLM_LOGIC_OUTS9 INT_L_X10Y21/INT_L.FAN_ALT6->>FAN_L6 INT_L_X10Y21/INT_L.SL1END1->>FAN_ALT6 INT_L_X10Y22/INT_L.NE2END1->>SL1BEG1 INT_L_X12Y15/INT_L.EE4END1->>WR1BEG2 INT_L_X12Y17/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y17/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y18/INT_L.NE2END2->>NW2BEG2 INT_L_X12Y18/INT_L.NE2END2->>SL1BEG2 INT_L_X12Y19/INT_L.EL1END1->>FAN_ALT6 INT_L_X12Y19/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y12/INT_L.SS6END1->>NR1BEG1 INT_L_X8Y13/INT_L.NR1END1->>NN2BEG1 INT_L_X8Y15/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y15/INT_L.NN2END1->>EE4BEG1 INT_L_X8Y15/INT_L.NN2END1->>FAN_ALT6 INT_L_X8Y18/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y18/INT_L.SW2END1->>FAN_ALT6 INT_L_X8Y18/INT_L.SW2END1->>SS6BEG1 INT_R_X11Y15/INT_R.FAN_ALT7->>FAN7 INT_R_X11Y15/INT_R.WR1END2->>FAN_ALT7 INT_R_X11Y15/INT_R.WR1END2->>NN2BEG2 INT_R_X11Y17/INT_R.NN2END2->>NE2BEG2 INT_R_X11Y19/INT_R.NW2END2->>EL1BEG1 INT_R_X11Y21/INT_R.EE2END1->>FAN_ALT6 INT_R_X11Y21/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y21/INT_R.LOGIC_OUTS9->>EE2BEG1 INT_R_X9Y19/INT_R.SS2END1->>SW2BEG1 INT_R_X9Y21/INT_R.EE2END1->>EE2BEG1 INT_R_X9Y21/INT_R.EE2END1->>NE2BEG1 INT_R_X9Y21/INT_R.EE2END1->>SS2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 33, 

wb_address[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[31]_i_1_n_0 - 
wires: CLBLL_L_X12Y14/CLBLL_SW2A1 CLBLL_L_X12Y14/CLBLL_WW2A1 CLBLL_L_X12Y15/CLBLL_FAN6 CLBLL_L_X12Y15/CLBLL_L_CE CLBLL_L_X12Y17/CLBLL_FAN6 CLBLL_L_X12Y17/CLBLL_L_CE CLBLL_L_X12Y17/CLBLL_SE2A1 CLBLL_L_X12Y18/CLBLL_SW2A1 CLBLL_L_X12Y21/CLBLL_FAN6 CLBLL_L_X12Y21/CLBLL_L_CE CLBLL_L_X12Y22/CLBLL_FAN7 CLBLL_L_X12Y22/CLBLL_LL_CE CLBLL_L_X12Y23/CLBLL_ER1BEG1 CLBLL_L_X12Y23/CLBLL_ER1BEG2 CLBLL_L_X12Y23/CLBLL_FAN7 CLBLL_L_X12Y23/CLBLL_LL_CE CLBLM_L_X10Y13/CLBLM_SW2A1 CLBLM_L_X10Y14/CLBLM_FAN7 CLBLM_L_X10Y14/CLBLM_M_CE CLBLM_L_X10Y14/CLBLM_NW4A2 CLBLM_L_X10Y22/CLBLM_FAN7 CLBLM_L_X10Y22/CLBLM_M_CE CLBLM_L_X10Y23/CLBLM_LOGIC_OUTS13 CLBLM_L_X10Y23/CLBLM_M_B CLBLM_L_X10Y23/CLBLM_SW4A1 CLBLM_L_X10Y23/CLBLM_WR1END2 CLBLM_L_X10Y23/CLBLM_WW2A1 CLBLM_L_X8Y13/CLBLM_WW2END1 CLBLM_L_X8Y17/CLBLM_FAN7 CLBLM_L_X8Y17/CLBLM_M_CE CLBLM_L_X8Y19/CLBLM_NW2A2 CLBLM_L_X8Y21/CLBLM_FAN6 CLBLM_L_X8Y21/CLBLM_L_CE CLBLM_L_X8Y23/CLBLM_FAN7 CLBLM_L_X8Y23/CLBLM_M_CE CLBLM_L_X8Y23/CLBLM_WW2END1 CLBLM_R_X11Y14/CLBLM_FAN6 CLBLM_R_X11Y14/CLBLM_L_CE CLBLM_R_X11Y14/CLBLM_SW2A1 CLBLM_R_X11Y14/CLBLM_WW2A1 CLBLM_R_X11Y17/CLBLM_SE2A1 CLBLM_R_X11Y18/CLBLM_FAN6 CLBLM_R_X11Y18/CLBLM_L_CE CLBLM_R_X11Y18/CLBLM_SW2A1 CLBLM_R_X11Y23/CLBLM_ER1BEG1 CLBLM_R_X11Y23/CLBLM_ER1BEG2 CLBLM_R_X11Y23/CLBLM_FAN6 CLBLM_R_X11Y23/CLBLM_L_CE CLBLM_R_X7Y13/CLBLM_FAN6 CLBLM_R_X7Y13/CLBLM_L_CE CLBLM_R_X7Y13/CLBLM_WW2END1 CLBLM_R_X7Y19/CLBLM_FAN6 CLBLM_R_X7Y19/CLBLM_L_CE CLBLM_R_X7Y19/CLBLM_NW2A2 CLBLM_R_X7Y23/CLBLM_FAN6 CLBLM_R_X7Y23/CLBLM_L_CE CLBLM_R_X7Y23/CLBLM_WW2END1 DSP_R_X9Y10/DSP_NW4A2_4 DSP_R_X9Y10/DSP_SW2A1_3 DSP_R_X9Y20/DSP_SW4A1_3 DSP_R_X9Y20/DSP_WR1END2_3 DSP_R_X9Y20/DSP_WW2A1_3 INT_INTERFACE_R_X9Y13/INT_INTERFACE_SW2A1 INT_INTERFACE_R_X9Y14/INT_INTERFACE_NW4A2 INT_INTERFACE_R_X9Y23/INT_INTERFACE_SW4A1 INT_INTERFACE_R_X9Y23/INT_INTERFACE_WR1END2 INT_INTERFACE_R_X9Y23/INT_INTERFACE_WW2A1 INT_L_X10Y13/SW2A1 INT_L_X10Y14/FAN_ALT7 INT_L_X10Y14/FAN_L7 INT_L_X10Y14/NW6BEG2 INT_L_X10Y14/SW2BEG1 INT_L_X10Y14/WW2END1 INT_L_X10Y22/FAN_ALT7 INT_L_X10Y22/FAN_L7 INT_L_X10Y22/SW2END1 INT_L_X10Y23/EL1BEG0 INT_L_X10Y23/LOGIC_OUTS_L13 INT_L_X10Y23/NE2BEG1 INT_L_X10Y23/SW6BEG1 INT_L_X10Y23/WR1BEG2 INT_L_X10Y23/WW2BEG1 INT_L_X10Y24/NE2A1 INT_L_X12Y14/SL1END1 INT_L_X12Y14/SW2A1 INT_L_X12Y14/WW2BEG1 INT_L_X12Y15/FAN_ALT6 INT_L_X12Y15/FAN_L6 INT_L_X12Y15/SL1BEG1 INT_L_X12Y15/SS2END1 INT_L_X12Y15/SW2BEG1 INT_L_X12Y16/SS2A1 INT_L_X12Y17/FAN_ALT6 INT_L_X12Y17/FAN_L6 INT_L_X12Y17/SE2END1 INT_L_X12Y17/SS2BEG1 INT_L_X12Y18/SW2A1 INT_L_X12Y19/SS2END1 INT_L_X12Y19/SW2BEG1 INT_L_X12Y20/SS2A1 INT_L_X12Y21/FAN_ALT6 INT_L_X12Y21/FAN_L6 INT_L_X12Y21/SS2BEG1 INT_L_X12Y21/SS2END1 INT_L_X12Y22/FAN_ALT7 INT_L_X12Y22/FAN_L7 INT_L_X12Y22/SL1END2 INT_L_X12Y22/SS2A1 INT_L_X12Y23/ER1END1 INT_L_X12Y23/ER1END2 INT_L_X12Y23/FAN_ALT7 INT_L_X12Y23/FAN_L7 INT_L_X12Y23/SL1BEG2 INT_L_X12Y23/SS2BEG1 INT_L_X8Y13/WW2A1 INT_L_X8Y17/FAN_ALT7 INT_L_X8Y17/FAN_L7 INT_L_X8Y17/SS2END1 INT_L_X8Y18/NW2BEG2 INT_L_X8Y18/NW6END2 INT_L_X8Y18/SS2A1 INT_L_X8Y19/NW2A2 INT_L_X8Y19/SS2BEG1 INT_L_X8Y19/SW6END1 INT_L_X8Y21/FAN_ALT6 INT_L_X8Y21/FAN_L6 INT_L_X8Y21/SS2END1 INT_L_X8Y22/SS2A1 INT_L_X8Y23/FAN_ALT7 INT_L_X8Y23/FAN_L7 INT_L_X8Y23/SS2BEG1 INT_L_X8Y23/WW2A1 INT_L_X8Y23/WW2END1 INT_R_X11Y14/FAN6 INT_R_X11Y14/FAN_ALT6 INT_R_X11Y14/SW2END1 INT_R_X11Y14/WW2A1 INT_R_X11Y17/SE2A1 INT_R_X11Y18/FAN6 INT_R_X11Y18/FAN_ALT6 INT_R_X11Y18/SE2BEG1 INT_R_X11Y18/SW2END1 INT_R_X11Y22/EL1END_S3_0 INT_R_X11Y22/SW2A1 INT_R_X11Y23/EL1END0 INT_R_X11Y23/ER1BEG1 INT_R_X11Y23/ER1BEG2 INT_R_X11Y23/FAN6 INT_R_X11Y23/FAN_ALT6 INT_R_X11Y23/SL1END1 INT_R_X11Y23/SW2BEG1 INT_R_X11Y24/NE2END1 INT_R_X11Y24/SL1BEG1 INT_R_X7Y13/FAN6 INT_R_X7Y13/FAN_ALT6 INT_R_X7Y13/WW2END1 INT_R_X7Y19/FAN6 INT_R_X7Y19/FAN_ALT6 INT_R_X7Y19/NW2END2 INT_R_X7Y23/FAN6 INT_R_X7Y23/FAN_ALT6 INT_R_X7Y23/WW2END1 INT_R_X9Y13/SW2END1 INT_R_X9Y13/WW2BEG1 INT_R_X9Y14/NW6A2 INT_R_X9Y15/NW6B2 INT_R_X9Y16/NW6C2 INT_R_X9Y17/NW6D2 INT_R_X9Y18/NW6E2 INT_R_X9Y19/SW6E1 INT_R_X9Y20/SW6D1 INT_R_X9Y21/SW6C1 INT_R_X9Y22/SW6B1 INT_R_X9Y23/SW6A1 INT_R_X9Y23/WR1END2 INT_R_X9Y23/WW2A1 INT_R_X9Y23/WW2BEG1 VBRK_X29Y14/VBRK_SW2A1 VBRK_X29Y15/VBRK_NW4A2 VBRK_X29Y24/VBRK_SW4A1 VBRK_X29Y24/VBRK_WR1END2 VBRK_X29Y24/VBRK_WW2A1 VBRK_X34Y15/VBRK_SW2A1 VBRK_X34Y15/VBRK_WW2A1 VBRK_X34Y18/VBRK_SE2A1 VBRK_X34Y19/VBRK_SW2A1 VBRK_X34Y24/VBRK_ER1BEG1 VBRK_X34Y24/VBRK_ER1BEG2 
pips: CLBLL_L_X12Y15/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y17/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y21/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLL_L_X12Y22/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLL_L_X12Y23/CLBLL_L.CLBLL_FAN7->CLBLL_LL_CE CLBLM_L_X10Y14/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y22/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X10Y23/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y17/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y21/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y23/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_R_X11Y14/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y18/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X11Y23/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y13/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y19/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y23/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE INT_L_X10Y14/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y14/INT_L.WW2END1->>FAN_ALT7 INT_L_X10Y14/INT_L.WW2END1->>NW6BEG2 INT_L_X10Y14/INT_L.WW2END1->>SW2BEG1 INT_L_X10Y22/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y22/INT_L.SW2END1->>FAN_ALT7 INT_L_X10Y23/INT_L.LOGIC_OUTS_L13->>EL1BEG0 INT_L_X10Y23/INT_L.LOGIC_OUTS_L13->>NE2BEG1 INT_L_X10Y23/INT_L.LOGIC_OUTS_L13->>SW6BEG1 INT_L_X10Y23/INT_L.LOGIC_OUTS_L13->>WR1BEG2 INT_L_X10Y23/INT_L.LOGIC_OUTS_L13->>WW2BEG1 INT_L_X12Y14/INT_L.SL1END1->>WW2BEG1 INT_L_X12Y15/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y15/INT_L.SS2END1->>FAN_ALT6 INT_L_X12Y15/INT_L.SS2END1->>SL1BEG1 INT_L_X12Y15/INT_L.SS2END1->>SW2BEG1 INT_L_X12Y17/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y17/INT_L.SE2END1->>FAN_ALT6 INT_L_X12Y17/INT_L.SE2END1->>SS2BEG1 INT_L_X12Y19/INT_L.SS2END1->>SW2BEG1 INT_L_X12Y21/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y21/INT_L.SS2END1->>FAN_ALT6 INT_L_X12Y21/INT_L.SS2END1->>SS2BEG1 INT_L_X12Y22/INT_L.FAN_ALT7->>FAN_L7 INT_L_X12Y22/INT_L.SL1END2->>FAN_ALT7 INT_L_X12Y23/INT_L.ER1END1->>FAN_ALT7 INT_L_X12Y23/INT_L.ER1END1->>SS2BEG1 INT_L_X12Y23/INT_L.ER1END2->>SL1BEG2 INT_L_X12Y23/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y17/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y17/INT_L.SS2END1->>FAN_ALT7 INT_L_X8Y18/INT_L.NW6END2->>NW2BEG2 INT_L_X8Y19/INT_L.SW6END1->>SS2BEG1 INT_L_X8Y21/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y21/INT_L.SS2END1->>FAN_ALT6 INT_L_X8Y23/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y23/INT_L.WW2END1->>FAN_ALT7 INT_L_X8Y23/INT_L.WW2END1->>SS2BEG1 INT_R_X11Y14/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y14/INT_R.SW2END1->>FAN_ALT6 INT_R_X11Y18/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y18/INT_R.SW2END1->>FAN_ALT6 INT_R_X11Y18/INT_R.SW2END1->>SE2BEG1 INT_R_X11Y23/INT_R.EL1END0->>ER1BEG1 INT_R_X11Y23/INT_R.FAN_ALT6->>FAN6 INT_R_X11Y23/INT_R.SL1END1->>ER1BEG2 INT_R_X11Y23/INT_R.SL1END1->>FAN_ALT6 INT_R_X11Y23/INT_R.SL1END1->>SW2BEG1 INT_R_X11Y24/INT_R.NE2END1->>SL1BEG1 INT_R_X7Y13/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y13/INT_R.WW2END1->>FAN_ALT6 INT_R_X7Y19/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y19/INT_R.NW2END2->>FAN_ALT6 INT_R_X7Y23/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y23/INT_R.WW2END1->>FAN_ALT6 INT_R_X9Y13/INT_R.SW2END1->>WW2BEG1 INT_R_X9Y23/INT_R.WR1END2->>WW2BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 71, 

wb_address[31]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_address[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_baseaddr_reg[9]_i_1_n_0 - 
wires: CLBLL_L_X12Y16/CLBLL_ER1BEG2 CLBLL_L_X12Y16/CLBLL_FAN6 CLBLL_L_X12Y16/CLBLL_L_CE CLBLM_L_X10Y16/CLBLM_FAN7 CLBLM_L_X10Y16/CLBLM_M_CE CLBLM_L_X10Y16/CLBLM_SE2A2 CLBLM_L_X8Y14/CLBLM_FAN6 CLBLM_L_X8Y14/CLBLM_L_CE CLBLM_L_X8Y14/CLBLM_WW2A2 CLBLM_L_X8Y17/CLBLM_EE2BEG2 CLBLM_R_X11Y16/CLBLM_ER1BEG2 CLBLM_R_X7Y14/CLBLM_WW2A2 CLBLM_R_X7Y15/CLBLM_FAN6 CLBLM_R_X7Y15/CLBLM_L_CE CLBLM_R_X7Y17/CLBLM_EE2BEG2 CLBLM_R_X7Y17/CLBLM_LOGIC_OUTS10 CLBLM_R_X7Y17/CLBLM_L_C DSP_R_X9Y15/DSP_SE2A2_1 INT_INTERFACE_R_X9Y16/INT_INTERFACE_SE2A2 INT_L_X10Y16/EL1BEG1 INT_L_X10Y16/FAN_ALT7 INT_L_X10Y16/FAN_L7 INT_L_X10Y16/SE2END2 INT_L_X12Y16/ER1END2 INT_L_X12Y16/FAN_ALT1 INT_L_X12Y16/FAN_ALT6 INT_L_X12Y16/FAN_BOUNCE1 INT_L_X12Y16/FAN_L6 INT_L_X6Y14/NL1BEG2 INT_L_X6Y14/WW2END2 INT_L_X6Y15/EL1BEG1 INT_L_X6Y15/NL1END2 INT_L_X8Y14/FAN_ALT1 INT_L_X8Y14/FAN_ALT6 INT_L_X8Y14/FAN_BOUNCE1 INT_L_X8Y14/FAN_L6 INT_L_X8Y14/SW2END2 INT_L_X8Y14/WW2BEG2 INT_L_X8Y17/EE2A2 INT_R_X11Y16/EL1END1 INT_R_X11Y16/ER1BEG2 INT_R_X7Y14/WW2A2 INT_R_X7Y15/EL1END1 INT_R_X7Y15/FAN6 INT_R_X7Y15/FAN_ALT6 INT_R_X7Y17/EE2BEG2 INT_R_X7Y17/LOGIC_OUTS10 INT_R_X9Y14/SW2A2 INT_R_X9Y15/SS2END2 INT_R_X9Y15/SW2BEG2 INT_R_X9Y16/SE2A2 INT_R_X9Y16/SS2A2 INT_R_X9Y17/EE2END2 INT_R_X9Y17/SE2BEG2 INT_R_X9Y17/SS2BEG2 VBRK_X29Y17/VBRK_SE2A2 VBRK_X34Y17/VBRK_ER1BEG2 
pips: CLBLL_L_X12Y16/CLBLL_L.CLBLL_FAN6->CLBLL_L_CE CLBLM_L_X10Y16/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y14/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y15/CLBLM_R.CLBLM_FAN6->CLBLM_L_CE CLBLM_R_X7Y17/CLBLM_R.CLBLM_L_C->CLBLM_LOGIC_OUTS10 INT_L_X10Y16/INT_L.FAN_ALT7->>FAN_L7 INT_L_X10Y16/INT_L.SE2END2->>EL1BEG1 INT_L_X10Y16/INT_L.SE2END2->>FAN_ALT7 INT_L_X12Y16/INT_L.ER1END2->>FAN_ALT1 INT_L_X12Y16/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X12Y16/INT_L.FAN_ALT6->>FAN_L6 INT_L_X12Y16/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X6Y14/INT_L.WW2END2->>NL1BEG2 INT_L_X6Y15/INT_L.NL1END2->>EL1BEG1 INT_L_X8Y14/INT_L.FAN_ALT1->>FAN_BOUNCE1 INT_L_X8Y14/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y14/INT_L.FAN_BOUNCE1->>FAN_ALT6 INT_L_X8Y14/INT_L.SW2END2->>FAN_ALT1 INT_L_X8Y14/INT_L.SW2END2->>WW2BEG2 INT_R_X11Y16/INT_R.EL1END1->>ER1BEG2 INT_R_X7Y15/INT_R.EL1END1->>FAN_ALT6 INT_R_X7Y15/INT_R.FAN_ALT6->>FAN6 INT_R_X7Y17/INT_R.LOGIC_OUTS10->>EE2BEG2 INT_R_X9Y15/INT_R.SS2END2->>SW2BEG2 INT_R_X9Y17/INT_R.EE2END2->>SE2BEG2 INT_R_X9Y17/INT_R.EE2END2->>SS2BEG2 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 11, 

wb_cyc_o_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_wr_o_i_1_n_0 - 
wires: CLBLM_R_X7Y23/CLBLM_BYP5 CLBLM_R_X7Y23/CLBLM_IMUX26 CLBLM_R_X7Y23/CLBLM_LOGIC_OUTS19 CLBLM_R_X7Y23/CLBLM_L_B4 CLBLM_R_X7Y23/CLBLM_L_BX CLBLM_R_X7Y23/CLBLM_L_D CLBLM_R_X7Y23/CLBLM_L_DMUX INT_R_X7Y23/BYP5 INT_R_X7Y23/BYP_ALT4 INT_R_X7Y23/BYP_ALT5 INT_R_X7Y23/BYP_BOUNCE4 INT_R_X7Y23/IMUX26 INT_R_X7Y23/LOGIC_OUTS19 
pips: CLBLM_R_X7Y23/CLBLM_R.CLBLM_BYP5->CLBLM_L_BX CLBLM_R_X7Y23/CLBLM_R.CLBLM_IMUX26->CLBLM_L_B4 CLBLM_R_X7Y23/CLBLM_R.CLBLM_L_D->>CLBLM_L_DMUX CLBLM_R_X7Y23/CLBLM_R.CLBLM_L_DMUX->CLBLM_LOGIC_OUTS19 INT_R_X7Y23/INT_R.BYP_ALT4->>BYP_BOUNCE4 INT_R_X7Y23/INT_R.BYP_ALT5->>BYP5 INT_R_X7Y23/INT_R.BYP_BOUNCE4->>BYP_ALT5 INT_R_X7Y23/INT_R.LOGIC_OUTS19->>BYP_ALT4 INT_R_X7Y23/INT_R.LOGIC_OUTS19->>IMUX26 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

wbr_timeout_count_new[2] - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX38 CLBLM_L_X8Y23/CLBLM_M_D3 CLBLM_L_X8Y24/CLBLM_IMUX18 CLBLM_L_X8Y24/CLBLM_IMUX32 CLBLM_L_X8Y24/CLBLM_LOGIC_OUTS5 CLBLM_L_X8Y24/CLBLM_M_B2 CLBLM_L_X8Y24/CLBLM_M_BQ CLBLM_L_X8Y24/CLBLM_M_C1 INT_L_X8Y23/FAN_BOUNCE_S3_2 INT_L_X8Y23/IMUX_L38 INT_L_X8Y24/FAN_ALT2 INT_L_X8Y24/FAN_BOUNCE2 INT_L_X8Y24/IMUX_L18 INT_L_X8Y24/IMUX_L32 INT_L_X8Y24/LOGIC_OUTS_L5 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX38->CLBLM_M_D3 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX18->CLBLM_M_B2 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX32->CLBLM_M_C1 CLBLM_L_X8Y24/CLBLM_L.CLBLM_M_BQ->CLBLM_LOGIC_OUTS5 INT_L_X8Y23/INT_L.FAN_BOUNCE_S3_2->>IMUX_L38 INT_L_X8Y24/INT_L.FAN_ALT2->>FAN_BOUNCE2 INT_L_X8Y24/INT_L.FAN_BOUNCE2->>IMUX_L32 INT_L_X8Y24/INT_L.LOGIC_OUTS_L5->>FAN_ALT2 INT_L_X8Y24/INT_L.LOGIC_OUTS_L5->>IMUX_L18 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 4, 

wbr_timeout_count_new[3] - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX43 CLBLM_L_X8Y23/CLBLM_M_D6 CLBLM_L_X8Y24/CLBLM_IMUX29 CLBLM_L_X8Y24/CLBLM_LOGIC_OUTS6 CLBLM_L_X8Y24/CLBLM_M_C2 CLBLM_L_X8Y24/CLBLM_M_CQ INT_L_X8Y23/IMUX_L43 INT_L_X8Y23/SE2A2 INT_L_X8Y23/WL1END1 INT_L_X8Y24/IMUX_L29 INT_L_X8Y24/LOGIC_OUTS_L6 INT_L_X8Y24/SE2BEG2 INT_R_X9Y23/SE2END2 INT_R_X9Y23/WL1BEG1 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX43->CLBLM_M_D6 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX29->CLBLM_M_C2 CLBLM_L_X8Y24/CLBLM_L.CLBLM_M_CQ->CLBLM_LOGIC_OUTS6 INT_L_X8Y23/INT_L.WL1END1->>IMUX_L43 INT_L_X8Y24/INT_L.LOGIC_OUTS_L6->>IMUX_L29 INT_L_X8Y24/INT_L.LOGIC_OUTS_L6->>SE2BEG2 INT_R_X9Y23/INT_R.SE2END2->>WL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

wbr_timeout_count_new[0] - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX44 CLBLM_L_X8Y23/CLBLM_M_D4 CLBLM_L_X8Y24/CLBLM_IMUX11 CLBLM_L_X8Y24/CLBLM_IMUX17 CLBLM_L_X8Y24/CLBLM_IMUX22 CLBLM_L_X8Y24/CLBLM_LOGIC_OUTS4 CLBLM_L_X8Y24/CLBLM_M_A4 CLBLM_L_X8Y24/CLBLM_M_AQ CLBLM_L_X8Y24/CLBLM_M_B3 CLBLM_L_X8Y24/CLBLM_M_C3 INT_L_X8Y23/IMUX_L44 INT_L_X8Y23/SR1END1 INT_L_X8Y24/FAN_ALT5 INT_L_X8Y24/FAN_BOUNCE5 INT_L_X8Y24/IMUX_L11 INT_L_X8Y24/IMUX_L17 INT_L_X8Y24/IMUX_L22 INT_L_X8Y24/LOGIC_OUTS_L4 INT_L_X8Y24/NL1BEG_N3 INT_L_X8Y24/SR1BEG1 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX44->CLBLM_M_D4 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX11->CLBLM_M_A4 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX17->CLBLM_M_B3 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX22->CLBLM_M_C3 CLBLM_L_X8Y24/CLBLM_L.CLBLM_M_AQ->CLBLM_LOGIC_OUTS4 INT_L_X8Y23/INT_L.SR1END1->>IMUX_L44 INT_L_X8Y24/INT_L.FAN_ALT5->>FAN_BOUNCE5 INT_L_X8Y24/INT_L.FAN_BOUNCE5->>IMUX_L11 INT_L_X8Y24/INT_L.LOGIC_OUTS_L4->>IMUX_L17 INT_L_X8Y24/INT_L.LOGIC_OUTS_L4->>NL1BEG_N3 INT_L_X8Y24/INT_L.LOGIC_OUTS_L4->>SR1BEG1 INT_L_X8Y24/INT_L.NL1BEG_N3->>FAN_ALT5 INT_L_X8Y24/INT_L.NL1BEG_N3->>IMUX_L22 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 6, 

wbr_timeout_count_new[1] - 
wires: CLBLM_L_X8Y23/CLBLM_IMUX47 CLBLM_L_X8Y23/CLBLM_M_D5 CLBLM_L_X8Y24/CLBLM_IMUX12 CLBLM_L_X8Y24/CLBLM_IMUX2 CLBLM_L_X8Y24/CLBLM_IMUX28 CLBLM_L_X8Y24/CLBLM_LOGIC_OUTS20 CLBLM_L_X8Y24/CLBLM_M_A2 CLBLM_L_X8Y24/CLBLM_M_AMUX CLBLM_L_X8Y24/CLBLM_M_B6 CLBLM_L_X8Y24/CLBLM_M_C4 INT_L_X8Y23/IMUX_L47 INT_L_X8Y23/SR1END3 INT_L_X8Y24/BYP_ALT0 INT_L_X8Y24/BYP_BOUNCE0 INT_L_X8Y24/IMUX_L12 INT_L_X8Y24/IMUX_L2 INT_L_X8Y24/IMUX_L28 INT_L_X8Y24/LOGIC_OUTS_L20 INT_L_X8Y24/SR1BEG3 INT_L_X8Y24/SR1END_N3_3 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_IMUX47->CLBLM_M_D5 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX12->CLBLM_M_B6 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX2->CLBLM_M_A2 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX28->CLBLM_M_C4 CLBLM_L_X8Y24/CLBLM_L.CLBLM_M_AMUX->CLBLM_LOGIC_OUTS20 INT_L_X8Y23/INT_L.SR1END3->>IMUX_L47 INT_L_X8Y24/INT_L.BYP_ALT0->>BYP_BOUNCE0 INT_L_X8Y24/INT_L.BYP_BOUNCE0->>IMUX_L2 INT_L_X8Y24/INT_L.LOGIC_OUTS_L20->>IMUX_L12 INT_L_X8Y24/INT_L.LOGIC_OUTS_L20->>IMUX_L28 INT_L_X8Y24/INT_L.LOGIC_OUTS_L20->>SR1BEG3 INT_L_X8Y24/INT_L.SR1END_N3_3->>BYP_ALT0 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

wb_dat_o[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[10]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[11]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[12]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[13]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[14]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[15]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[16]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[17]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[18]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[19]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[20]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[21]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[22]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[23]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[24]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[25]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[26]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[27]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[28]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[29]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[30]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[31]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[4]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[5]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[6]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[7]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[8]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_dat_o[9]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_sel_o[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_sel_o[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_sel_o[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wb_sel_o[3]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_phase[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_phase[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_phase[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y24/CLBLM_IMUX31 CLBLM_R_X7Y24/CLBLM_LOGIC_OUTS15 CLBLM_R_X7Y24/CLBLM_M_C5 CLBLM_R_X7Y24/CLBLM_M_D INT_R_X7Y24/IMUX31 INT_R_X7Y24/LOGIC_OUTS15 
pips: CLBLM_R_X7Y24/CLBLM_R.CLBLM_IMUX31->CLBLM_M_C5 CLBLM_R_X7Y24/CLBLM_R.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_R_X7Y24/INT_R.LOGIC_OUTS15->>IMUX31 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_timeout_count_new[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_timeout_count_new[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_timeout_count_new[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_timeout_count_new[3]_i_1_n_0 - 
wires: CLBLM_L_X8Y24/CLBLM_FAN7 CLBLM_L_X8Y24/CLBLM_LOGIC_OUTS15 CLBLM_L_X8Y24/CLBLM_M_CE CLBLM_L_X8Y24/CLBLM_M_D INT_L_X8Y24/FAN_ALT3 INT_L_X8Y24/FAN_ALT7 INT_L_X8Y24/FAN_BOUNCE3 INT_L_X8Y24/FAN_L7 INT_L_X8Y24/LOGIC_OUTS_L15 
pips: CLBLM_L_X8Y24/CLBLM_L.CLBLM_FAN7->CLBLM_M_CE CLBLM_L_X8Y24/CLBLM_L.CLBLM_M_D->CLBLM_LOGIC_OUTS15 INT_L_X8Y24/INT_L.FAN_ALT3->>FAN_BOUNCE3 INT_L_X8Y24/INT_L.FAN_ALT7->>FAN_L7 INT_L_X8Y24/INT_L.FAN_BOUNCE3->>FAN_ALT7 INT_L_X8Y24/INT_L.LOGIC_OUTS_L15->>FAN_ALT3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

wbr_timeout_count_new[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbr_timeout_count_new[3]_i_3_n_0 - 
wires: CLBLM_L_X8Y23/CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y23/CLBLM_M_B CLBLM_L_X8Y24/CLBLM_IMUX35 CLBLM_L_X8Y24/CLBLM_M_C6 INT_L_X8Y23/LOGIC_OUTS_L13 INT_L_X8Y23/NR1BEG1 INT_L_X8Y24/IMUX_L35 INT_L_X8Y24/NR1END1 
pips: CLBLM_L_X8Y23/CLBLM_L.CLBLM_M_B->CLBLM_LOGIC_OUTS13 CLBLM_L_X8Y24/CLBLM_L.CLBLM_IMUX35->CLBLM_M_C6 INT_L_X8Y23/INT_L.LOGIC_OUTS_L13->>NR1BEG1 INT_L_X8Y24/INT_L.NR1END1->>IMUX_L35 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbw_timeout_count_new[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbw_timeout_count_new[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbw_timeout_count_new[2]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbw_timeout_count_new[3]_i_1_n_0 - 
wires: CLBLM_L_X8Y22/CLBLM_FAN6 CLBLM_L_X8Y22/CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y22/CLBLM_L_C CLBLM_L_X8Y22/CLBLM_L_CE CLBLM_L_X8Y23/CLBLM_EL1BEG1 CLBLM_L_X8Y23/CLBLM_FAN6 CLBLM_L_X8Y23/CLBLM_L_CE CLBLM_L_X8Y23/CLBLM_NW2A2 CLBLM_R_X7Y23/CLBLM_EL1BEG1 CLBLM_R_X7Y23/CLBLM_NW2A2 INT_L_X8Y22/FAN_ALT6 INT_L_X8Y22/FAN_L6 INT_L_X8Y22/LOGIC_OUTS_L10 INT_L_X8Y22/NW2BEG2 INT_L_X8Y22/SL1END1 INT_L_X8Y23/EL1END1 INT_L_X8Y23/FAN_ALT6 INT_L_X8Y23/FAN_L6 INT_L_X8Y23/NW2A2 INT_L_X8Y23/SL1BEG1 INT_R_X7Y23/EL1BEG1 INT_R_X7Y23/NW2END2 
pips: CLBLM_L_X8Y22/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE CLBLM_L_X8Y22/CLBLM_L.CLBLM_L_C->CLBLM_LOGIC_OUTS10 CLBLM_L_X8Y23/CLBLM_L.CLBLM_FAN6->CLBLM_L_CE INT_L_X8Y22/INT_L.FAN_ALT6->>FAN_L6 INT_L_X8Y22/INT_L.LOGIC_OUTS_L10->>NW2BEG2 INT_L_X8Y22/INT_L.SL1END1->>FAN_ALT6 INT_L_X8Y23/INT_L.EL1END1->>FAN_ALT6 INT_L_X8Y23/INT_L.EL1END1->>SL1BEG1 INT_L_X8Y23/INT_L.FAN_ALT6->>FAN_L6 INT_R_X7Y23/INT_R.NW2END2->>EL1BEG1 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 5, 

wbw_timeout_count_new[3]_i_2_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbwf_state[0]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 

wbwf_state[1]_i_2_n_0 - 
wires: CLBLM_R_X7Y22/CLBLM_IMUX23 CLBLM_R_X7Y22/CLBLM_L_C3 CLBLM_R_X7Y23/CLBLM_LOGIC_OUTS14 CLBLM_R_X7Y23/CLBLM_M_C INT_R_X7Y22/IMUX23 INT_R_X7Y22/SR1END3 INT_R_X7Y23/LOGIC_OUTS14 INT_R_X7Y23/SR1BEG3 INT_R_X7Y23/SR1END_N3_3 
pips: CLBLM_R_X7Y22/CLBLM_R.CLBLM_IMUX23->CLBLM_L_C3 CLBLM_R_X7Y23/CLBLM_R.CLBLM_M_C->CLBLM_LOGIC_OUTS14 INT_R_X7Y22/INT_R.SR1END3->>IMUX23 INT_R_X7Y23/INT_R.LOGIC_OUTS14->>SR1BEG3 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 3, 

wbwf_state[1]_i_1_n_0 - 
wires: 
pips: 
CLASS: net, 
DRIVER_COUNT: 1, 
PIN_COUNT: 2, 


####################################################
# Bels
SLICE_X8Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*(~A3)*A4*(~A6)*A2)+((~A5)*A3*A6)+((~A5)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X8Y23/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A5)+(A3*(~A4)*A5)+(A3*(~A4)*(~A5)*A6)+((~A3)*A4*(~A5)*A6) , 
NAME: SLICE_X8Y24/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)) , 
NAME: SLICE_X13Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X16Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3) , 
NAME: SLICE_X16Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1) , 
NAME: SLICE_X12Y21/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6) , 
NAME: SLICE_X16Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3)) , 
NAME: SLICE_X15Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2) , 
NAME: SLICE_X13Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)) , 
NAME: SLICE_X15Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6) , 
NAME: SLICE_X13Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)) , 
NAME: SLICE_X13Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6) , 
NAME: SLICE_X17Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4) , 
NAME: SLICE_X15Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)) , 
NAME: SLICE_X11Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y17/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)) , 
NAME: SLICE_X15Y17/D6LUT, 
TYPE: LUT6, 

SLICE_X14Y17/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6) , 
NAME: SLICE_X14Y17/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y18/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2) , 
NAME: SLICE_X13Y18/D5LUT, 
TYPE: LUT5, 

SLICE_X13Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6) , 
NAME: SLICE_X13Y15/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6) , 
NAME: SLICE_X8Y16/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y16/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2) , 
NAME: SLICE_X8Y16/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3) , 
NAME: SLICE_X8Y15/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4)) , 
NAME: SLICE_X11Y16/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A4)) , 
NAME: SLICE_X9Y16/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y16/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4) , 
NAME: SLICE_X9Y16/D5LUT, 
TYPE: LUT5, 

SLICE_X16Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4) , 
NAME: SLICE_X16Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y16/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A4) , 
NAME: SLICE_X11Y16/D5LUT, 
TYPE: LUT5, 

SLICE_X9Y15/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4) , 
NAME: SLICE_X9Y15/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2)) , 
NAME: SLICE_X11Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4) , 
NAME: SLICE_X10Y19/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2) , 
NAME: SLICE_X13Y15/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y17/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4) , 
NAME: SLICE_X15Y17/D5LUT, 
TYPE: LUT5, 

SLICE_X12Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4) , 
NAME: SLICE_X12Y18/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y17/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3) , 
NAME: SLICE_X13Y17/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6) , 
NAME: SLICE_X15Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1) , 
NAME: SLICE_X12Y21/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A1))+(A5*(~A3))+((~A5)*A3*(~A1)) , 
NAME: SLICE_X14Y19/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*(~A5)*A6)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*A6)+((~A2)*A3*A5)+((~A2)*A3*(~A5)*A6)+((~A2)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X10Y21/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*(~A1)*A6)+(A2*A4*(~A3)*A1)+(A2*A4*(~A3)*(~A1)*A6)+(A2*(~A4)*A1)+(A2*(~A4)*(~A1)*A6)+((~A2)*A4*A3*A1)+((~A2)*A4*A3*(~A1)*A6)+((~A2)*A4*(~A3)*(~A1)*A6)+((~A2)*(~A4)*(~A1)*A6) , 
NAME: SLICE_X14Y17/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A1*A4*(~A5)*A6)+(A2*A3*A1*(~A4)*A5)+(A2*A3*A1*(~A4)*(~A5)*A6)+(A2*A3*(~A1)*A5)+(A2*A3*(~A1)*(~A5)*A6)+(A2*(~A3)*A5)+(A2*(~A3)*(~A5)*A6)+((~A2)*A3*A1*A4*A5)+((~A2)*A3*A1*A4*(~A5)*A6)+((~A2)*A3*A1*(~A4)*(~A5)*A6)+((~A2)*A3*(~A1)*(~A5)*A6)+((~A2)*(~A3)*(~A5)*A6) , 
NAME: SLICE_X14Y19/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+((~A3)*A6) , 
NAME: SLICE_X13Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y17/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1*A3*A5*(~A2))+(A4*A1*A3*(~A5))+(A4*A1*(~A3))+(A4*(~A1))+((~A4)*A1*A3*A5*A2) , 
NAME: SLICE_X13Y17/B5LUT, 
TYPE: LUT5, 

SLICE_X10Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A2)+(A6*A3*(~A2)*(~A4)*(~A1)) , 
NAME: SLICE_X10Y20/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A5)+((~A1)*A6) , 
NAME: SLICE_X14Y17/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A2*A4*(~A3))+(A1*A2*(~A4))+(A1*(~A2)*(~A4))+((~A1)*A2*(~A3))+((~A1)*(~A2)*(~A4)) , 
NAME: SLICE_X10Y20/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y17/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A5*A1*(~A6))+(A2*A3*A4*A5*(~A1))+(A2*A3*A4*(~A5))+(A2*A3*(~A4))+(A2*(~A3))+((~A2)*A3*A4*A5*A1*A6) , 
NAME: SLICE_X14Y17/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A4*A2)+(A3*(~A1)*(~A4)*A6)+(A3*(~A1)*(~A4)*(~A6)*A2)+((~A3)*A5*A1)+((~A3)*A5*(~A1)*A4*A2)+((~A3)*A5*(~A1)*(~A4)*A6)+((~A3)*A5*(~A1)*(~A4)*(~A6)*A2)+((~A3)*(~A5)*(~A1)*A4*A2)+((~A3)*(~A5)*(~A1)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X9Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*(~A1)*(~A5)*(~A6)*(~A2)*(~A3)) , 
NAME: SLICE_X8Y18/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2*A3)) , 
NAME: SLICE_X9Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1))) , 
NAME: SLICE_X8Y20/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A2))+((~A5)*A4*(~A2))+((~A5)*(~A4)*A6*(~A2))+((~A5)*(~A4)*(~A6)*A3*(~A2))+((~A5)*(~A4)*(~A6)*(~A3)*A1*(~A2)) , 
NAME: SLICE_X9Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*(~A3))+((~A4)*A2)+((~A4)*(~A2)*A3) , 
NAME: SLICE_X9Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A4*A6)+(A1*A3*A5*A4*(~A6)*A2)+(A1*A3*A5*(~A4)*A2)+(A1*A3*(~A5))+(A1*(~A3)*A5*A2)+((~A1)*A3*A5*A4*A6)+((~A1)*A3*A5*A4*(~A6)*A2)+((~A1)*A3*A5*(~A4)*A2)+((~A1)*A3*(~A5)*A2)+((~A1)*(~A3)*A5*A2) , 
NAME: SLICE_X8Y23/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1) , 
NAME: SLICE_X8Y23/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)*A2*(~A6)*(~A3)*(~A1)) , 
NAME: SLICE_X9Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*A2*(~A4)*A6) , 
NAME: SLICE_X9Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y17/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y17/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y17/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y17/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y17/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y17/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y17/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y17/DFF, 
TYPE: REG_INIT, 

SLICE_X13Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4*A5*(~A1))+(A2*A6*(~A4))+(A2*(~A6)*A5*(~A1))+((~A2)*A3*A6*A4*A5*(~A1))+((~A2)*A3*A6*(~A4))+((~A2)*A3*(~A6)*A5*(~A1))+((~A2)*(~A3)) , 
NAME: SLICE_X13Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A5*A1*(~A6))+(A3*A2*A5*(~A1))+(A3*A2*(~A5))+((~A3)*A2*A5*A1*(~A6))+((~A3)*A2*A5*(~A1))+((~A3)*A2*(~A5))+((~A3)*(~A2)*A5*A1*(~A6))+((~A3)*(~A2)*(~A5)*A1) , 
NAME: SLICE_X11Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5)*A1)+(A2*(~A5)*(~A1)*(~A3))+((~A2)*A1)+((~A2)*(~A1)*(~A3))) , 
NAME: SLICE_X16Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A5*A3)+(A6*(~A4)*(~A5)*A2)+(A6*(~A4)*(~A5)*(~A2)*A3)+((~A6)*A1)+((~A6)*(~A1)*A4)+((~A6)*(~A1)*(~A4)*A5*A3)+((~A6)*(~A1)*(~A4)*(~A5)*A2)+((~A6)*(~A1)*(~A4)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X16Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)*A1)+(A4*(~A5)*(~A1)*(~A2))+((~A4)*A1)+((~A4)*(~A1)*(~A2)) , 
NAME: SLICE_X16Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A5*A2*A4*(~A3))) , 
NAME: SLICE_X16Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A6*A2*A1*(~A5)*(~A3)) , 
NAME: SLICE_X12Y19/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A1)+(A6*A5*(~A1)*A2)+(A6*(~A5)*A3*A2)+(A6*(~A5)*(~A3)*A4*A1)+(A6*(~A5)*(~A3)*A4*(~A1)*A2)+(A6*(~A5)*(~A3)*(~A4)*A2)+((~A6)*A3*A2)+((~A6)*(~A3)*A4*A1)+((~A6)*(~A3)*A4*(~A1)*A2)+((~A6)*(~A3)*(~A4)*A2) , 
NAME: SLICE_X12Y21/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*(~A1)*A5)+((~A2)*A4*A6*A3*(~A1)*A5)+((~A2)*A4*A6*(~A3)*A1)+((~A2)*A4*A6*(~A3)*(~A1)*A5)+((~A2)*A4*(~A6)*(~A1)*A5)+((~A2)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X12Y20/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A2)+(A1*A3*(~A2)*A6)+(A1*(~A3)*A5*A6)+(A1*(~A3)*(~A5)*A4*A2)+(A1*(~A3)*(~A5)*A4*(~A2)*A6)+(A1*(~A3)*(~A5)*(~A4)*A6)+((~A1)*A5*A6)+((~A1)*(~A5)*A4*A2)+((~A1)*(~A5)*A4*(~A2)*A6)+((~A1)*(~A5)*(~A4)*A6) , 
NAME: SLICE_X16Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*(~A4))+(A5*(~A6)*A3*(~A4))+(A5*(~A6)*(~A3)*A4*A2*(~A1))+(A5*(~A6)*(~A3)*(~A4))+((~A5)*(~A6)*(~A3)*A4*A2*(~A1)) , 
NAME: SLICE_X15Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A2)+(A4*A6*(~A2)*A3)+(A4*(~A6)*A5*A3)+(A4*(~A6)*(~A5)*A1*A2)+(A4*(~A6)*(~A5)*A1*(~A2)*A3)+(A4*(~A6)*(~A5)*(~A1)*A3)+((~A4)*A5*A3)+((~A4)*(~A5)*A1*A2)+((~A4)*(~A5)*A1*(~A2)*A3)+((~A4)*(~A5)*(~A1)*A3) , 
NAME: SLICE_X14Y21/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A6)*A2)+((~A4)*A3*A1*A5*(~A6)*A2)+((~A4)*A3*A1*(~A5)*A6)+((~A4)*A3*A1*(~A5)*(~A6)*A2)+((~A4)*A3*(~A1)*(~A6)*A2)+((~A4)*(~A3)*(~A6)*A2) , 
NAME: SLICE_X13Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A2)*A6*A1)+(A3*(~A4)*A1)+((~A3)*A5)+((~A3)*(~A5)*A4*(~A2)*A6*A1)+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X14Y21/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*A6*A2)+(A5*A1*A4*A6*(~A2)*A3)+(A5*A1*A4*(~A6))+(A5*A1*(~A4)*A6*A2*(~A3))+(A5*A1*(~A4)*A6*(~A2))+(A5*A1*(~A4)*(~A6))+(A5*(~A1)*A4)+(A5*(~A1)*(~A4)*A6)+(A5*(~A1)*(~A4)*(~A6)*A2*A3)+(A5*(~A1)*(~A4)*(~A6)*(~A2))+((~A5)) , 
NAME: SLICE_X14Y21/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A3)+(A1*A2*(~A3)*A4)+(A1*(~A2)*A5*A4)+(A1*(~A2)*(~A5)*A6*A3)+(A1*(~A2)*(~A5)*A6*(~A3)*A4)+(A1*(~A2)*(~A5)*(~A6)*A4)+((~A1)*A5*A4)+((~A1)*(~A5)*A6*A3)+((~A1)*(~A5)*A6*(~A3)*A4)+((~A1)*(~A5)*(~A6)*A4) , 
NAME: SLICE_X16Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A2)*A3)+((~A1)*A6*A4*A5*(~A2)*A3)+((~A1)*A6*A4*(~A5)*A2)+((~A1)*A6*A4*(~A5)*(~A2)*A3)+((~A1)*A6*(~A4)*(~A2)*A3)+((~A1)*(~A6)*(~A2)*A3) , 
NAME: SLICE_X15Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X14Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A1)+(A5*A2*(~A1)*A6)+(A5*(~A2)*A3*A6)+(A5*(~A2)*(~A3)*A4*A1)+(A5*(~A2)*(~A3)*A4*(~A1)*A6)+(A5*(~A2)*(~A3)*(~A4)*A6)+((~A5)*A3*A6)+((~A5)*(~A3)*A4*A1)+((~A5)*(~A3)*A4*(~A1)*A6)+((~A5)*(~A3)*(~A4)*A6) , 
NAME: SLICE_X14Y20/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A6))+(A4*(~A1)*A3*A2*A6*(~A5))+(A4*(~A1)*A3*A2*(~A6))+(A4*(~A1)*A3*(~A2)*(~A6))+(A4*(~A1)*(~A3)*(~A6))+((~A4)*(~A1)*A3*A2*A6*(~A5)) , 
NAME: SLICE_X14Y20/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*(~A5)*A3*A1)+(A6*(~A4)*A1)+((~A6)*A2)+((~A6)*(~A2)*A4*(~A5)*A3*A1)+((~A6)*(~A2)*(~A4)*A1) , 
NAME: SLICE_X14Y20/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A4*A5*A2)+(A6*A1*A4*A5*(~A2)*A3)+(A6*A1*A4*(~A5))+(A6*A1*(~A4)*A5*A2*(~A3))+(A6*A1*(~A4)*A5*(~A2))+(A6*A1*(~A4)*(~A5))+(A6*(~A1)*A4)+(A6*(~A1)*(~A4)*A5)+(A6*(~A1)*(~A4)*(~A5)*A2*A3)+(A6*(~A1)*(~A4)*(~A5)*(~A2))+((~A6)) , 
NAME: SLICE_X14Y19/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*(~A6)*A2*A1)+(A3*(~A4)*A1)+((~A3)*A5)+((~A3)*(~A5)*A4*(~A6)*A2*A1)+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X16Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A1*A6*A3)+(A5*A4*A1*A6*(~A3)*A2)+(A5*A4*A1*(~A6))+(A5*A4*(~A1)*A6*A3*(~A2))+(A5*A4*(~A1)*A6*(~A3))+(A5*A4*(~A1)*(~A6))+(A5*(~A4)*A1)+(A5*(~A4)*(~A1)*A6)+(A5*(~A4)*(~A1)*(~A6)*A3*A2)+(A5*(~A4)*(~A1)*(~A6)*(~A3))+((~A5)) , 
NAME: SLICE_X15Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A3)+(A5*(~A1)*A4*A3)+((~A5)*A6)+((~A5)*(~A6)*A1*A3)+((~A5)*(~A6)*(~A1)*A4*A3) , 
NAME: SLICE_X15Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A4*A6*A5*(~A1)*A3) , 
NAME: SLICE_X15Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A2)+(A3*A1*(~A2)*(~A5))+(A3*(~A1)*(~A5))+((~A3)*A4)+((~A3)*(~A4)*A1*A2)+((~A3)*(~A4)*A1*(~A2)*(~A5))+((~A3)*(~A4)*(~A1)*(~A5)) , 
NAME: SLICE_X16Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X12Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A1*A3*(~A4))+(A2*A6*A1*(~A3))+(A2*A6*(~A1)*(~A4))+(A2*(~A6)*A3*(~A4))+(A2*(~A6)*(~A3))+((~A2)*A6*A1*(~A3)*A4)+((~A2)*(~A6)*(~A3)*A4) , 
NAME: SLICE_X12Y18/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*(~A2))+(A3*A6*(~A4))+(A3*(~A6)*A1*A4*(~A2))+(A3*(~A6)*(~A1)*A4*(~A2))+(A3*(~A6)*(~A1)*(~A4))+((~A3)) , 
NAME: SLICE_X9Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A4*A1)+(A2*A3*A4*(~A1)*A6)+(A2*A3*(~A4)*(~A1)*A6)+(A2*(~A3)*A5*A4*(~A1)*A6)+(A2*(~A3)*A5*(~A4)*A1)+(A2*(~A3)*A5*(~A4)*(~A1)*A6)+(A2*(~A3)*(~A5)*(~A1)*A6)+((~A2)*A3*(~A1)*A6)+((~A2)*(~A3)*A5*A4*(~A1)*A6)+((~A2)*(~A3)*A5*(~A4)*A1)+((~A2)*(~A3)*A5*(~A4)*(~A1)*A6)+((~A2)*(~A3)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X13Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*(~A1)*A4*(~A5)*A2)+(A6*A3*(~A1)*(~A4)*A5*A2)+(A6*(~A3)*A1*A4*A5*(~A2))+(A6*(~A3)*(~A1)*(~A4)*(~A2))+((~A6)*A3*(~A1)*(~A4)*A5*A2)+((~A6)*(~A3)*A1*A4*A5*(~A2))+((~A6)*(~A3)*(~A1)*(~A4)*(~A5)*(~A2)) , 
NAME: SLICE_X13Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*(~A1)*A2*A5)+(A4*(~A6)*A5)+((~A4)*A3)+((~A4)*(~A3)*A6*(~A1)*A2*A5)+((~A4)*(~A3)*(~A6)*A5) , 
NAME: SLICE_X15Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y17/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A6*A3*A4*A1)+(A5*A6*A3*A4*(~A1)*A2)+(A5*A6*A3*(~A4))+(A5*A6*(~A3)*A4*A1*(~A2))+(A5*A6*(~A3)*A4*(~A1))+(A5*A6*(~A3)*(~A4))+(A5*(~A6)*A3)+(A5*(~A6)*(~A3)*A4)+(A5*(~A6)*(~A3)*(~A4)*A1*A2)+(A5*(~A6)*(~A3)*(~A4)*(~A1))+((~A5)) , 
NAME: SLICE_X15Y17/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*(~A4)*A3*A6)+(A5*(~A1)*A6)+((~A5)*A2)+((~A5)*(~A2)*A1*(~A4)*A3*A6)+((~A5)*(~A2)*(~A1)*A6) , 
NAME: SLICE_X14Y16/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*A3*A4*A5)+(A1*A6*A3*A4*(~A5)*A2)+(A1*A6*A3*(~A4))+(A1*A6*(~A3)*A4*A5*(~A2))+(A1*A6*(~A3)*A4*(~A5))+(A1*A6*(~A3)*(~A4))+(A1*(~A6)*A3)+(A1*(~A6)*(~A3)*A4)+(A1*(~A6)*(~A3)*(~A4)*A5*A2)+(A1*(~A6)*(~A3)*(~A4)*(~A5))+((~A1)) , 
NAME: SLICE_X14Y16/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A6)+(A3*A5*(~A6)*A2)+(A3*(~A5)*A4*A2)+(A3*(~A5)*(~A4)*A1*A6)+(A3*(~A5)*(~A4)*A1*(~A6)*A2)+(A3*(~A5)*(~A4)*(~A1)*A2)+((~A3)*A4*A2)+((~A3)*(~A4)*A1*A6)+((~A3)*(~A4)*A1*(~A6)*A2)+((~A3)*(~A4)*(~A1)*A2) , 
NAME: SLICE_X14Y16/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y15/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A1*A5*(~A3)*A4)+((~A2)*A1*(~A5)*(~A3)*(~A4))+((~A2)*(~A1)*A5*A3*A4) , 
NAME: SLICE_X14Y15/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X14Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A3*A5*A1*A2)+(A4*A3*A5*(~A1))+(A4*A3*(~A5))+(A4*(~A3))+((~A4)*A3*A5)+((~A4)*A3*(~A5)*A1)+((~A4)*A3*(~A5)*(~A1)*A2)+((~A4)*(~A3)*A5*A1)+((~A4)*(~A3)*A5*(~A1)*A2)+((~A4)*(~A3)*(~A5))) , 
NAME: SLICE_X14Y15/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A6*(~A2))+(A1*(~A6)*A3*(~A2))+(A1*(~A6)*(~A3)*A5*(~A2))+(A1*(~A6)*(~A3)*(~A5)*A4*(~A2))+(A1*(~A6)*(~A3)*(~A5)*(~A4))+((~A1)*(~A6)*(~A3)*(~A5)*(~A4)*A2) , 
NAME: SLICE_X15Y16/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A1*A3)+(A4*A5*A2*A1*(~A3)*(~A6))+(A4*A5*A2*(~A1))+(A4*A5*(~A2))+(A4*(~A5)*A2)+(A4*(~A5)*(~A2)*A1)+(A4*(~A5)*(~A2)*(~A1)*A3*(~A6))+(A4*(~A5)*(~A2)*(~A1)*(~A3))+((~A4)) , 
NAME: SLICE_X15Y16/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4)+(A5*(~A4)*A1*(~A6))+((~A5)*A3)+((~A5)*(~A3)*A4)+((~A5)*(~A3)*(~A4)*A1*(~A6)) , 
NAME: SLICE_X16Y15/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*(~A6))+(A5*(~A3)*A6)+(A5*(~A3)*(~A6)*(~A1))+((~A5)*A3)+((~A5)*(~A3)*A6)+((~A5)*(~A3)*(~A6)*(~A1)) , 
NAME: SLICE_X16Y15/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*(~A3)*(~A1)*A2*A5*A4)+((~A6)*(~A3)*(~A1)*A2*(~A5)*(~A4))+((~A6)*(~A3)*(~A1)*(~A2)*(~A5)*(~A4)) , 
NAME: SLICE_X16Y15/B6LUT, 
TYPE: LUT6, 

SLICE_X8Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A5*A1*(~A6))+(A4*A3*(~A5))+(A4*(~A3)*A1*(~A6))+((~A4)*A2)+((~A4)*(~A2)*A3*A5*A1*(~A6))+((~A4)*(~A2)*A3*(~A5))+((~A4)*(~A2)*(~A3)*A1*(~A6)) , 
NAME: SLICE_X8Y16/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A3)*A1)+(A5*A2*(~A4)*A3*(~A1))+(A5*A2*(~A4)*(~A3))+(A5*(~A2)*(~A3)*A1)+((~A5)*A4*(~A3)*A1)+((~A5)*(~A4)*A3*(~A1))+((~A5)*(~A4)*(~A3)) , 
NAME: SLICE_X8Y16/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5)*A4)+(A2*(~A5)*(~A4)*(~A1))+((~A2)*A4)+((~A2)*(~A4)*(~A1))) , 
NAME: SLICE_X10Y15/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A5*(~A1))+(A6*A2*(~A3))+(A6*(~A2)*A5*(~A1))+((~A6)*A4)+((~A6)*(~A4)*A2*A3*A5*(~A1))+((~A6)*(~A4)*A2*(~A3))+((~A6)*(~A4)*(~A2)*A5*(~A1)) , 
NAME: SLICE_X8Y15/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*(~A1))+(A4*(~A5)*A1)+(A4*(~A5)*(~A1)*(~A2))+((~A4)*A5)+((~A4)*(~A5)*A1)+((~A4)*(~A5)*(~A1)*(~A2))) , 
NAME: SLICE_X10Y15/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*(~A3)*A6*(~A1)*(~A4)*(~A5))+((~A2)*(~A3)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X9Y15/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2)*A1)+((~A3)*A4*A2*(~A1))+((~A3)*A4*(~A2))+((~A3)*(~A4)*(~A2)*A1)) , 
NAME: SLICE_X9Y15/A6LUT, 
TYPE: LUT6, 

SLICE_X12Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A2*(~A6))+((~A4)*A5*A3)+((~A4)*A5*(~A3)*A2*(~A6))+((~A4)*(~A5)*A1)+((~A4)*(~A5)*(~A1)*A3)+((~A4)*(~A5)*(~A1)*(~A3)*A2*(~A6)) , 
NAME: SLICE_X12Y15/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*A5*A1*A2)+((~A3)*A5*A1*(~A2)*(~A6))+((~A3)*A5*(~A1))+((~A3)*(~A5)*A1*A2)+((~A3)*(~A5)*A1*(~A2)*A6)+((~A3)*(~A5)*A1*(~A2)*(~A6)*A4)+((~A3)*(~A5)*(~A1)*A2*A6)+((~A3)*(~A5)*(~A1)*(~A2)*A6*A4) , 
NAME: SLICE_X12Y15/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)*A2*(~A5)*(~A1)*(~A4))+(A6*(~A3)*(~A2)*A5*A1*A4)+((~A6)*A3*A2*A5*A1)+((~A6)*A3*A2*(~A5))+((~A6)*A3*(~A2))+((~A6)*(~A3)*A2*A1*(~A4))+((~A6)*(~A3)*A2*(~A1))+((~A6)*(~A3)*(~A2)*A5*A1)+((~A6)*(~A3)*(~A2)*A5*(~A1)*A4)+((~A6)*(~A3)*(~A2)*(~A5)*(~A1)*A4) , 
NAME: SLICE_X12Y15/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y15/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1)+(A6*A3*(~A1)*A4*A5*(~A2))+(A6*A3*(~A1)*A4*(~A5))+(A6*A3*(~A1)*(~A4))+(A6*(~A3)*A1*A4)+(A6*(~A3)*A1*(~A4)*A5)+(A6*(~A3)*A1*(~A4)*(~A5)*A2)+(A6*(~A3)*(~A1)*A4*A5*(~A2))+(A6*(~A3)*(~A1)*A4*(~A5))+(A6*(~A3)*(~A1)*(~A4))+((~A6)*A1*A4)+((~A6)*A1*(~A4)*A5)+((~A6)*A1*(~A4)*(~A5)*A2)+((~A6)*(~A1)*A4*A5*(~A2))+((~A6)*(~A1)*A4*(~A5))+((~A6)*(~A1)*(~A4)) , 
NAME: SLICE_X12Y15/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y15/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A4*A1*A2*A6)+((~A5)*A3*A4*(~A1))+((~A5)*A3*(~A4)*A2*A6) , 
NAME: SLICE_X11Y15/D6LUT, 
TYPE: LUT6, 

SLICE_X14Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4)+(A1*A3*(~A4)*A2*(~A5))+(A1*A3*(~A4)*(~A2))+(A1*(~A3)*A2)+(A1*(~A3)*(~A2)*A5)+((~A1)*A3*A4)+((~A1)*A3*(~A4)*A2*(~A5))+((~A1)*A3*(~A4)*(~A2)*A5)+((~A1)*(~A3)*A4*A2)+((~A1)*(~A3)*A4*(~A2)*A5)+((~A1)*(~A3)*(~A4)*A5)) , 
NAME: SLICE_X14Y19/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A6)+(A5*A3*(~A6)*A1*(~A2))+(A5*(~A3)*A1*(~A2))+((~A5)*A4)+((~A5)*(~A4)*A3*A6)+((~A5)*(~A4)*A3*(~A6)*A1*(~A2))+((~A5)*(~A4)*(~A3)*A1*(~A2)) , 
NAME: SLICE_X10Y16/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4)*A5)+(A2*(~A4)*(~A5)*(~A1))+((~A2)*A5)+((~A2)*(~A5)*(~A1))) , 
NAME: SLICE_X11Y15/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5*A1*A3*A2)+(A6*A4*A5*A1*(~A3))+(A6*A4*A5*(~A1)*A2)+(A6*A4*(~A5)*A2)+(A6*(~A4)*A5*A2)+(A6*(~A4)*(~A5)*A1*A2)+(A6*(~A4)*(~A5)*(~A1)*A3)+(A6*(~A4)*(~A5)*(~A1)*(~A3)*A2)+((~A6)*A4*A5*A1*A3*A2)+((~A6)*A4*A5*(~A1)*A2)+((~A6)*A4*(~A5)*A2)+((~A6)*(~A4)*A5*A2)+((~A6)*(~A4)*(~A5)*A1*A2)+((~A6)*(~A4)*(~A5)*(~A1)*(~A3)*A2) , 
NAME: SLICE_X10Y16/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A5*A2*(~A3))+(A6*A1*(~A5))+(A6*(~A1)*A2*(~A3))+((~A6)*A4)+((~A6)*(~A4)*A1*A5*A2*(~A3))+((~A6)*(~A4)*A1*(~A5))+((~A6)*(~A4)*(~A1)*A2*(~A3)) , 
NAME: SLICE_X9Y16/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*(~A2)*A3)+(A1*A4*(~A5)*A2*(~A3))+(A1*A4*(~A5)*(~A2))+(A1*(~A4)*(~A2)*A3)+((~A1)*A5*(~A2)*A3)+((~A1)*(~A5)*A2*(~A3))+((~A1)*(~A5)*(~A2)) , 
NAME: SLICE_X9Y16/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A1)*A2)+(A4*(~A1)*(~A2)*(~A3))+((~A4)*A2)+((~A4)*(~A2)*(~A3))) , 
NAME: SLICE_X11Y15/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A3*A1)+(A5*A3*(~A1)*A4*(~A2))+(A5*(~A3)*A4*(~A2))+((~A5)*A6)+((~A5)*(~A6)*A3*A1)+((~A5)*(~A6)*A3*(~A1)*A4*(~A2))+((~A5)*(~A6)*(~A3)*A4*(~A2)) , 
NAME: SLICE_X10Y16/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A2)*A4)+(A1*(~A2)*(~A4)*(~A5))+((~A1)*A4)+((~A1)*(~A4)*(~A5))) , 
NAME: SLICE_X10Y15/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A5*A6*A3*A2)+(A1*A4*A5*A6*(~A3))+(A1*A4*A5*(~A6)*A2)+(A1*A4*(~A5)*A2)+(A1*(~A4)*A5*A2)+(A1*(~A4)*(~A5)*A6*A2)+(A1*(~A4)*(~A5)*(~A6)*A3)+(A1*(~A4)*(~A5)*(~A6)*(~A3)*A2)+((~A1)*A4*A5*A6*A3*A2)+((~A1)*A4*A5*(~A6)*A2)+((~A1)*A4*(~A5)*A2)+((~A1)*(~A4)*A5*A2)+((~A1)*(~A4)*(~A5)*A6*A2)+((~A1)*(~A4)*(~A5)*(~A6)*(~A3)*A2) , 
NAME: SLICE_X10Y16/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*A2*A4*(~A3))+(A6*A1*(~A2))+(A6*(~A1)*A4*(~A3))+((~A6)*A5*A1*A2*A4*(~A3))+((~A6)*A5*A1*(~A2))+((~A6)*A5*(~A1)*A4*(~A3))+((~A6)*(~A5)) , 
NAME: SLICE_X16Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A6*A4*(~A5))+(A3*A2*(~A6)*A4)+(A3*A2*(~A6)*(~A4)*(~A5))+(A3*(~A2)*A6*(~A5))+(A3*(~A2)*(~A6)*A4)+(A3*(~A2)*(~A6)*(~A4)*(~A5))+((~A3)*A2*A6*A4)+((~A3)*A2*(~A6)*A4)+((~A3)*A2*(~A6)*(~A4)*(~A5))+((~A3)*(~A2)*A4)+((~A3)*(~A2)*(~A4)*(~A5)) , 
NAME: SLICE_X12Y18/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A2)*A4)+(A5*(~A2)*(~A4)*(~A1))+((~A5)*A4)+((~A5)*(~A4)*(~A1))) , 
NAME: SLICE_X16Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A5)+(A6*A4*(~A5)*A3*(~A1))+(A6*(~A4)*A3*(~A1))+((~A6)*A2)+((~A6)*(~A2)*A4*A5)+((~A6)*(~A2)*A4*(~A5)*A3*(~A1))+((~A6)*(~A2)*(~A4)*A3*(~A1)) , 
NAME: SLICE_X11Y16/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A5)*A1)+(A2*(~A5)*(~A1)*(~A4))+((~A2)*A1)+((~A2)*(~A1)*(~A4))) , 
NAME: SLICE_X11Y15/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A2*A3*A4*A1*A5)+(A6*A2*A3*A4*(~A1))+(A6*A2*A3*(~A4)*A5)+(A6*A2*(~A3)*A5)+(A6*(~A2)*A3*A5)+(A6*(~A2)*(~A3)*A4*A5)+(A6*(~A2)*(~A3)*(~A4)*A1)+(A6*(~A2)*(~A3)*(~A4)*(~A1)*A5)+((~A6)*A2*A3*A4*A1*A5)+((~A6)*A2*A3*(~A4)*A5)+((~A6)*A2*(~A3)*A5)+((~A6)*(~A2)*A3*A5)+((~A6)*(~A2)*(~A3)*A4*A5)+((~A6)*(~A2)*(~A3)*(~A4)*(~A1)*A5) , 
NAME: SLICE_X11Y16/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*(~A5)*(~A3)*(~A6)*(~A2)) , 
NAME: SLICE_X11Y16/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A5*A2*A6*A1)+((~A4)*A5*A2*(~A6)) , 
NAME: SLICE_X8Y21/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A2*A6)+(A4*(~A3)*A2*(~A6)*A5*(~A1))+(A4*(~A3)*(~A2)*A5*(~A1))+((~A4)*A2*A6)+((~A4)*A2*(~A6)*A5*(~A1))+((~A4)*(~A2)*A5*(~A1)) , 
NAME: SLICE_X8Y15/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A5)*(~A6)*(~A2)*(~A1))+((~A3)*(~A5)*(~A4)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X9Y16/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A5)+(A4*(~A3)*(~A5)*(~A6)*A2)+((~A4)*A3*(~A5))+((~A4)*(~A3)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X9Y15/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y15/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A3*A4)+(A5*(~A3)*(~A4)*A2)+((~A5)*(~A3)*(~A4)*A2)) , 
NAME: SLICE_X10Y15/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y15/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A2*(~A4))+(A5*A1*(~A2)*(~A3)*(~A4))+(A5*(~A1)*(~A4))+((~A5)*A1*A2*(~A4))+((~A5)*A1*(~A2)*A3*(~A4))+((~A5)*A1*(~A2)*(~A3)*A6*(~A4))+((~A5)*(~A1)*A2*A3*(~A4))+((~A5)*(~A1)*(~A2)*A3*A6*(~A4)) , 
NAME: SLICE_X14Y15/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y17/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*(~A2))+((~A3)*(~A4)*(~A6)*A2) , 
NAME: SLICE_X13Y17/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y19/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3*A2*A4)+(A5*A3*A2*(~A4)*A1)+(A5*A3*(~A2))+(A5*(~A3))+((~A5)*A3*A4*(~A1))+((~A5)*A3*(~A4))+((~A5)*(~A3)*A2*A4)+((~A5)*(~A3)*A2*(~A4)*A1)+((~A5)*(~A3)*(~A2)*A1) , 
NAME: SLICE_X14Y19/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5*A1*(~A4)*(~A2))+(A3*A5*(~A1)*A4*(~A2))+(A3*(~A5)*A1*A4*A2)+((~A3)*(~A5)*A1*A4*A2)+((~A3)*(~A5)*A1*(~A4)*(~A2))+((~A3)*(~A5)*(~A1)*(~A4)*(~A2))) , 
NAME: SLICE_X12Y20/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A5*A3*(~A2))+(A4*A1*(~A5))+(A4*(~A1)*A3*(~A2))+((~A4)*A6)+((~A4)*(~A6)*A1*A5*A3*(~A2))+((~A4)*(~A6)*A1*(~A5))+((~A4)*(~A6)*(~A1)*A3*(~A2)) , 
NAME: SLICE_X10Y19/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A2*A1)+(A3*A2*(~A1)*A5)+(A3*A2*(~A1)*(~A5)*(~A6)*A4)+(A3*(~A2))+((~A3)*A2*A1)+((~A3)*A2*(~A1)*A5)+((~A3)*A2*(~A1)*(~A5)*A4)+((~A3)*(~A2)) , 
NAME: SLICE_X10Y19/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A5)*A6*(~A3))+(A1*A2*(~A5)*(~A6)*A3)+(A1*(~A2)*A5*A6*A3)+((~A1)*A2*(~A5)*(~A6)*(~A3)*A4)+((~A1)*(~A2)*A5*A6*A3)+((~A1)*(~A2)*(~A5)*(~A6)) , 
NAME: SLICE_X10Y19/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A4)*A3)+(A2*(~A4)*(~A3)*(~A1))+((~A2)*A3)+((~A2)*(~A3)*(~A1))) , 
NAME: SLICE_X11Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3)+(A4*(~A3)*A6*(~A2))+((~A4)*A1)+((~A4)*(~A1)*A3)+((~A4)*(~A1)*(~A3)*A6*(~A2)) , 
NAME: SLICE_X13Y15/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*(~A3)*A2)+(A1*(~A3)*(~A2)*(~A4))+((~A1)*A2)+((~A1)*(~A2)*(~A4))) , 
NAME: SLICE_X14Y15/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)*A6*A1*A5*A4*A3)+((~A2)*A6*A1*(~A5))+((~A2)*A6*(~A1)*A5*A4*A3)+((~A2)*A6*(~A1)*(~A5)*A4) , 
NAME: SLICE_X13Y16/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A3*A2*(~A1))+(A6*A4*(~A3))+(A6*(~A4)*A2*(~A1))+((~A6)*A5)+((~A6)*(~A5)*A4*A3*A2*(~A1))+((~A6)*(~A5)*A4*(~A3))+((~A6)*(~A5)*(~A4)*A2*(~A1)) , 
NAME: SLICE_X15Y16/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y15/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*(~A5)*A1)+(A4*(~A5)*(~A1)*(~A2))+((~A4)*A1)+((~A4)*(~A1)*(~A2)) , 
NAME: SLICE_X14Y15/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y16/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*(~A2)*A1*(~A4))+(A3*A5*(~A2)*(~A1)*A4)+(A3*(~A5)*A2*A1*A4)+((~A3)*A5*(~A2)*(~A1)*(~A4)*A6)+((~A3)*(~A5)*A2*A1*A4)+((~A3)*(~A5)*(~A2)*(~A1)) , 
NAME: SLICE_X12Y16/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X15Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4*A3)+(A5*A4*(~A3)*A1)+(A5*A4*(~A3)*(~A1)*(~A2)*A6)+(A5*(~A4))+((~A5)*A4*A3)+((~A5)*A4*(~A3)*A1)+((~A5)*A4*(~A3)*(~A1)*A6)+((~A5)*(~A4)) , 
NAME: SLICE_X15Y16/D6LUT, 
TYPE: LUT6, 

SLICE_X13Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1)+(A3*(~A1)*A6*(~A2))+((~A3)*A4*A1)+((~A3)*A4*(~A1)*A6*(~A2))+((~A3)*(~A4)*A5)+((~A3)*(~A4)*(~A5)*A1)+((~A3)*(~A4)*(~A5)*(~A1)*A6*(~A2)) , 
NAME: SLICE_X13Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*A3*A4)+(A2*A1*(~A3))+(A2*(~A1))+((~A2)*A1)+((~A2)*(~A1)*A3*A4*(~A5))+((~A2)*(~A1)*A3*(~A4))+((~A2)*(~A1)*(~A3)*(~A4)*A5)) , 
NAME: SLICE_X13Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X13Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A3*A5*A1)+(A2*A4*A3*(~A5)*(~A1))+(A2*A4*(~A3)*A5*A1)+(A2*(~A4))+((~A2)*A4*A3*(~A5)*(~A1))+((~A2)*(~A4)) , 
NAME: SLICE_X13Y16/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A3*A1*A2*A4*A6)+((~A5)*A3*A1*(~A2))+((~A5)*A3*(~A1)*A4*A6) , 
NAME: SLICE_X16Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X14Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*A5*A6*(~A2))+(A1*A3*(~A5))+(A1*(~A3)*A6*(~A2))+((~A1)*A4)+((~A1)*(~A4)*A3*A5*A6*(~A2))+((~A1)*(~A4)*A3*(~A5))+((~A1)*(~A4)*(~A3)*A6*(~A2)) , 
NAME: SLICE_X14Y16/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A2*A6*A5*A3)+(A4*A2*A6*A5*(~A3)*A1)+(A4*A2*A6*(~A5))+(A4*A2*(~A6))+(A4*(~A2)*A5*A3)+(A4*(~A2)*A5*(~A3)*A1)+(A4*(~A2)*(~A5))+((~A4)*A2)+((~A4)*(~A2)*A5*A3)+((~A4)*(~A2)*A5*(~A3)*A1)+((~A4)*(~A2)*(~A5)) , 
NAME: SLICE_X13Y16/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y16/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A2)*A1*(~A4))+(A3*A6*(~A2)*(~A1)*A4)+(A3*(~A6)*A2*A1*A4)+((~A3)*A6*(~A2)*(~A1)*(~A4)*A5)+((~A3)*(~A6)*A2*A1*A4)+((~A3)*(~A6)*(~A2)*(~A1)) , 
NAME: SLICE_X12Y16/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X16Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A1)*A4)+(A2*(~A1)*(~A4)*(~A3))+((~A2)*A4)+((~A2)*(~A4)*(~A3))) , 
NAME: SLICE_X16Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X14Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A3)+(A2*A6*(~A3)*A5)+(A2*(~A6)*A1*A5)+(A2*(~A6)*(~A1)*A4*A3)+(A2*(~A6)*(~A1)*A4*(~A3)*A5)+(A2*(~A6)*(~A1)*(~A4)*A5)+((~A2)*A1*A5)+((~A2)*(~A1)*A4*A3)+((~A2)*(~A1)*A4*(~A3)*A5)+((~A2)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X14Y21/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X14Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*(~A4))+(A3*(~A6)*A2*(~A4))+(A3*(~A6)*(~A2)*A4*A1*A5)+(A3*(~A6)*(~A2)*(~A4))+((~A3)*(~A6)*(~A2)*A4*A1*A5) , 
NAME: SLICE_X14Y20/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*(~A4)*(~A1)*(~A2))+(A3*(~A5)*A4*A1*A2) , 
NAME: SLICE_X12Y20/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A1)+(A6*A4*(~A1)*A3)+(A6*(~A4)*A5*A3)+(A6*(~A4)*(~A5)*A2*A1)+(A6*(~A4)*(~A5)*A2*(~A1)*A3)+(A6*(~A4)*(~A5)*(~A2)*A3)+((~A6)*A5*A3)+((~A6)*(~A5)*A2*A1)+((~A6)*(~A5)*A2*(~A1)*A3)+((~A6)*(~A5)*(~A2)*A3) , 
NAME: SLICE_X12Y21/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A6)*A5)+((~A3)*A2*A4*A1*(~A6)*A5)+((~A3)*A2*A4*(~A1)*A6)+((~A3)*A2*A4*(~A1)*(~A6)*A5)+((~A3)*A2*(~A4)*(~A6)*A5)+((~A3)*(~A2)*(~A6)*A5) , 
NAME: SLICE_X12Y20/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X13Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y20/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y20/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y16/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y16/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y16/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y16/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y15/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y15/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y16/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y16/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y21/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y21/CFF, 
TYPE: REG_INIT, 

SLICE_X12Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y20/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A2) , 
NAME: SLICE_X8Y20/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A6)+(A1*A4*(~A6)*A3)+(A1*(~A4)*(~A6)*A3)+((~A1)*A5*A6)+((~A1)*A5*(~A6)*A3)+((~A1)*(~A5)*A4*A6)+((~A1)*(~A5)*A4*(~A6)*A3)+((~A1)*(~A5)*(~A4)*(~A6)*A3) , 
NAME: SLICE_X8Y20/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3)+((~A3)*A1*A4)+((~A3)*(~A1)) , 
NAME: SLICE_X9Y20/A5LUT, 
TYPE: LUT5, 

SLICE_X8Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*A6)+((~A5)*A1*A2*A4*A6)+((~A5)*(~A1)*A3*A2*A6)+((~A5)*(~A1)*(~A3)*A2*A4*A6) , 
NAME: SLICE_X8Y21/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A3*(~A6)*A2)+(A1*(~A3)*A5*A6)+(A1*(~A3)*A5*(~A6)*A2)+(A1*(~A3)*(~A5)*(~A6)*A2)+((~A1)*A4*A3*(~A6)*A2)+((~A1)*A4*(~A3)*A5*A6)+((~A1)*A4*(~A3)*A5*(~A6)*A2)+((~A1)*A4*(~A3)*(~A5)*(~A6)*A2)+((~A1)*(~A4)*A5*A6)+((~A1)*(~A4)*A5*(~A6)*A2)+((~A1)*(~A4)*(~A5)*(~A6)*A2) , 
NAME: SLICE_X8Y20/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*(~A3))) , 
NAME: SLICE_X9Y20/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A4*(~A6)*(~A1))+(A5*A2*(~A4))+(A5*(~A2)*A3*A4*A6*A1)+(A5*(~A2)*A3*A4*(~A6)*(~A1))+(A5*(~A2)*A3*(~A4))+(A5*(~A2)*(~A3)*A4*A6)+(A5*(~A2)*(~A3)*A4*(~A6)*(~A1))+(A5*(~A2)*(~A3)*(~A4))+((~A5)*A4*(~A6)*(~A1))+((~A5)*(~A4)) , 
NAME: SLICE_X8Y20/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1*(~A5))+(A2*(~A1)*A5*A3)+((~A2)*A4*A1)+((~A2)*A4*(~A1)*A5*A3)+((~A2)*(~A4)*A1*(~A5))+((~A2)*(~A4)*(~A1)*A5*A3)) , 
NAME: SLICE_X8Y21/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4)+(A6*(~A4)*A3)+((~A6)*A5*A2*A1*(~A4)*A3)+((~A6)*A5*A2*(~A1)*A4)+((~A6)*A5*A2*(~A1)*(~A4)*A3)+((~A6)*A5*(~A2)*(~A4)*A3)+((~A6)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X9Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4)+((~A4)*A2*(~A3)*A5*(~A1))) , 
NAME: SLICE_X10Y20/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*(~A5)) , 
NAME: SLICE_X8Y21/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X8Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y20/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y20/DFF, 
TYPE: REG_INIT, 

SLICE_X12Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A2)+(A3*(~A5)*A2)+(A3*(~A5)*(~A2)*(~A4)*A6*A1)+((~A3)*A2) , 
NAME: SLICE_X12Y23/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A6*A1*A5*(~A4)*A2) , 
NAME: SLICE_X10Y23/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A3*A5*A4) , 
NAME: SLICE_X11Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5)) , 
NAME: SLICE_X9Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/DFF - 
CLASS: bel, 
NAME: SLICE_X14Y22/DFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X14Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X16Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y19/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y19/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y22/B5FF - 
CLASS: bel, 
NAME: SLICE_X14Y22/B5FF, 
TYPE: FF_INIT, 

SLICE_X16Y19/DFF - 
CLASS: bel, 
NAME: SLICE_X16Y19/DFF, 
TYPE: REG_INIT, 

SLICE_X16Y19/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y19/A5FF, 
TYPE: FF_INIT, 

SLICE_X13Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y15/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y15/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y15/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y15/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y15/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y15/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y15/A5FF - 
CLASS: bel, 
NAME: SLICE_X10Y15/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y15/B5FF - 
CLASS: bel, 
NAME: SLICE_X10Y15/B5FF, 
TYPE: FF_INIT, 

SLICE_X16Y19/B5FF - 
CLASS: bel, 
NAME: SLICE_X16Y19/B5FF, 
TYPE: FF_INIT, 

SLICE_X10Y15/C5FF - 
CLASS: bel, 
NAME: SLICE_X10Y15/C5FF, 
TYPE: FF_INIT, 

SLICE_X10Y15/D5FF - 
CLASS: bel, 
NAME: SLICE_X10Y15/D5FF, 
TYPE: FF_INIT, 

SLICE_X14Y14/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y14/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y14/DFF - 
CLASS: bel, 
NAME: SLICE_X14Y14/DFF, 
TYPE: REG_INIT, 

SLICE_X14Y14/A5FF - 
CLASS: bel, 
NAME: SLICE_X14Y14/A5FF, 
TYPE: FF_INIT, 

SLICE_X17Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y19/C5FF - 
CLASS: bel, 
NAME: SLICE_X16Y19/C5FF, 
TYPE: FF_INIT, 

SLICE_X14Y22/C5FF - 
CLASS: bel, 
NAME: SLICE_X14Y22/C5FF, 
TYPE: FF_INIT, 

SLICE_X14Y22/D5FF - 
CLASS: bel, 
NAME: SLICE_X14Y22/D5FF, 
TYPE: FF_INIT, 

SLICE_X9Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A5*A2*A3)+(A1*A5*(~A2)*A4*A3)+(A1*A5*(~A2)*(~A4))+(A1*(~A5)*A3)+((~A1)*A2*A3)+((~A1)*(~A2)*A4*A3)) , 
NAME: SLICE_X9Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X8Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*(~A5)) , 
NAME: SLICE_X8Y19/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A3*A1*A2)+(A6*A3*(~A1)*A4*A2)+(A6*A3*(~A1)*(~A4)*A5*A2)+(A6*(~A3)*A1*A4*A5*A2)+(A6*(~A3)*A1*A4*(~A5))+(A6*(~A3)*A1*(~A4)*A2)+(A6*(~A3)*(~A1)*A4*A2)+(A6*(~A3)*(~A1)*(~A4)*A5*A2)+((~A6)*A1*A2)+((~A6)*(~A1)*A4*A2)+((~A6)*(~A1)*(~A4)*A5*A2) , 
NAME: SLICE_X9Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4)*A1*(~A2)) , 
NAME: SLICE_X9Y21/D6LUT, 
TYPE: LUT6, 

SLICE_X17Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X13Y22/DFF - 
CLASS: bel, 
NAME: SLICE_X13Y22/DFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/CFF - 
CLASS: bel, 
NAME: SLICE_X17Y20/CFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/DFF - 
CLASS: bel, 
NAME: SLICE_X17Y20/DFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/A5FF - 
CLASS: bel, 
NAME: SLICE_X17Y20/A5FF, 
TYPE: FF_INIT, 

SLICE_X17Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y20/B5FF - 
CLASS: bel, 
NAME: SLICE_X17Y20/B5FF, 
TYPE: FF_INIT, 

SLICE_X15Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y15/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y15/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y15/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y15/CFF, 
TYPE: REG_INIT, 

SLICE_X15Y15/DFF - 
CLASS: bel, 
NAME: SLICE_X15Y15/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y14/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y14/CFF, 
TYPE: REG_INIT, 

SLICE_X8Y14/DFF - 
CLASS: bel, 
NAME: SLICE_X8Y14/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y15/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y15/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y14/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y14/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y14/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y14/DFF, 
TYPE: REG_INIT, 

SLICE_X15Y15/B5FF - 
CLASS: bel, 
NAME: SLICE_X15Y15/B5FF, 
TYPE: FF_INIT, 

SLICE_X15Y15/C5FF - 
CLASS: bel, 
NAME: SLICE_X15Y15/C5FF, 
TYPE: FF_INIT, 

SLICE_X15Y15/D5FF - 
CLASS: bel, 
NAME: SLICE_X15Y15/D5FF, 
TYPE: FF_INIT, 

SLICE_X13Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X13Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X13Y22/B5FF - 
CLASS: bel, 
NAME: SLICE_X13Y22/B5FF, 
TYPE: FF_INIT, 

SLICE_X13Y22/C5FF - 
CLASS: bel, 
NAME: SLICE_X13Y22/C5FF, 
TYPE: FF_INIT, 

SLICE_X13Y22/D5FF - 
CLASS: bel, 
NAME: SLICE_X13Y22/D5FF, 
TYPE: FF_INIT, 

SLICE_X12Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*A3) , 
NAME: SLICE_X12Y19/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*(~A1)*(~A2)*A4*A3*(~A6)) , 
NAME: SLICE_X11Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A3*A4*A5)) , 
NAME: SLICE_X11Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y20/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*(~A5)) , 
NAME: SLICE_X16Y20/B5LUT, 
TYPE: LUT5, 

SLICE_X10Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y18/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y18/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y18/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y18/DFF, 
TYPE: REG_INIT, 

SLICE_X13Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y16/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y16/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y16/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y16/CFF, 
TYPE: REG_INIT, 

SLICE_X13Y16/DFF - 
CLASS: bel, 
NAME: SLICE_X13Y16/DFF, 
TYPE: REG_INIT, 

SLICE_X8Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X8Y19/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y21/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A2)) , 
NAME: SLICE_X11Y21/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y19/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)) , 
NAME: SLICE_X11Y19/D5LUT, 
TYPE: LUT5, 

SLICE_X10Y25/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)) , 
NAME: SLICE_X10Y25/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X7Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X7Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6)+((~A4)*A2) , 
NAME: SLICE_X12Y19/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y19/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*(~A3)*(~A1)*A4*(~A5)) , 
NAME: SLICE_X11Y19/A5LUT, 
TYPE: LUT5, 

SLICE_X11Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A1*A6*(~A3)*A2*(~A5)) , 
NAME: SLICE_X11Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A4) , 
NAME: SLICE_X11Y20/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y20/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A2*A3)+(A4*(~A5)*(~A2)*A3)+((~A4)*A5*(~A2)*A3)+((~A4)*(~A5)*A2*A3)) , 
NAME: SLICE_X11Y20/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A1*A5*A3*A6)+(A2*A1*A5*(~A3)*(~A6))+(A2*A1*(~A5)*A3*(~A6))+(A2*A1*(~A5)*(~A3)*A6)+(A2*(~A1)*A5*A3*(~A6))+(A2*(~A1)*A5*(~A3)*A6)+(A2*(~A1)*(~A5)*A3*A6)+(A2*(~A1)*(~A5)*(~A3)*(~A6))+((~A2)*A1*A5*A3*(~A6))+((~A2)*A1*A5*(~A3)*A6)+((~A2)*A1*(~A5)*A3*A6)+((~A2)*A1*(~A5)*(~A3)*(~A6))+((~A2)*(~A1)*A5*A3*A6)+((~A2)*(~A1)*A5*(~A3)*(~A6))+((~A2)*(~A1)*(~A5)*A3*(~A6))+((~A2)*(~A1)*(~A5)*(~A3)*A6) , 
NAME: SLICE_X16Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A3*A2*A6*A1*(~A5))+(A4*A3*A2*A6*(~A1)*A5)+(A4*A3*A2*(~A6)*A1*A5)+(A4*A3*A2*(~A6)*(~A1)*(~A5))+(A4*A3*(~A2)*A6*A1*A5)+(A4*A3*(~A2)*A6*(~A1)*(~A5))+(A4*A3*(~A2)*(~A6)*A1*(~A5))+(A4*A3*(~A2)*(~A6)*(~A1)*A5)+(A4*(~A3)*A2*A6*A1*A5)+(A4*(~A3)*A2*A6*(~A1)*(~A5))+(A4*(~A3)*A2*(~A6)*A1*(~A5))+(A4*(~A3)*A2*(~A6)*(~A1)*A5)+(A4*(~A3)*(~A2)*A6*A1*(~A5))+(A4*(~A3)*(~A2)*A6*(~A1)*A5)+(A4*(~A3)*(~A2)*(~A6)*A1*A5)+(A4*(~A3)*(~A2)*(~A6)*(~A1)*(~A5))+((~A4)*A3*A2*A6*A1*A5)+((~A4)*A3*A2*A6*(~A1)*(~A5))+((~A4)*A3*A2*(~A6)*A1*(~A5))+((~A4)*A3*A2*(~A6)*(~A1)*A5)+((~A4)*A3*(~A2)*A6*A1*(~A5))+((~A4)*A3*(~A2)*A6*(~A1)*A5)+((~A4)*A3*(~A2)*(~A6)*A1*A5)+((~A4)*A3*(~A2)*(~A6)*(~A1)*(~A5))+((~A4)*(~A3)*A2*A6*A1*(~A5))+((~A4)*(~A3)*A2*A6*(~A1)*A5)+((~A4)*(~A3)*A2*(~A6)*A1*A5)+((~A4)*(~A3)*A2*(~A6)*(~A1)*(~A5))+((~A4)*(~A3)*(~A2)*A6*A1*A5)+((~A4)*(~A3)*(~A2)*A6*(~A1)*(~A5))+((~A4)*(~A3)*(~A2)*(~A6)*A1*(~A5))+((~A4)*(~A3)*(~A2)*(~A6)*(~A1)*A5) , 
NAME: SLICE_X12Y16/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A6*A5*A3*A1)+(A2*A4*A6*A5*(~A3)*(~A1))+(A2*A4*A6*(~A5)*A3*(~A1))+(A2*A4*A6*(~A5)*(~A3)*A1)+(A2*A4*(~A6)*A5*A3*(~A1))+(A2*A4*(~A6)*A5*(~A3)*A1)+(A2*A4*(~A6)*(~A5)*A3*A1)+(A2*A4*(~A6)*(~A5)*(~A3)*(~A1))+(A2*(~A4)*A6*A5*A3*(~A1))+(A2*(~A4)*A6*A5*(~A3)*A1)+(A2*(~A4)*A6*(~A5)*A3*A1)+(A2*(~A4)*A6*(~A5)*(~A3)*(~A1))+(A2*(~A4)*(~A6)*A5*A3*A1)+(A2*(~A4)*(~A6)*A5*(~A3)*(~A1))+(A2*(~A4)*(~A6)*(~A5)*A3*(~A1))+(A2*(~A4)*(~A6)*(~A5)*(~A3)*A1)+((~A2)*A4*A6*A5*A3*(~A1))+((~A2)*A4*A6*A5*(~A3)*A1)+((~A2)*A4*A6*(~A5)*A3*A1)+((~A2)*A4*A6*(~A5)*(~A3)*(~A1))+((~A2)*A4*(~A6)*A5*A3*A1)+((~A2)*A4*(~A6)*A5*(~A3)*(~A1))+((~A2)*A4*(~A6)*(~A5)*A3*(~A1))+((~A2)*A4*(~A6)*(~A5)*(~A3)*A1)+((~A2)*(~A4)*A6*A5*A3*A1)+((~A2)*(~A4)*A6*A5*(~A3)*(~A1))+((~A2)*(~A4)*A6*(~A5)*A3*(~A1))+((~A2)*(~A4)*A6*(~A5)*(~A3)*A1)+((~A2)*(~A4)*(~A6)*A5*A3*(~A1))+((~A2)*(~A4)*(~A6)*A5*(~A3)*A1)+((~A2)*(~A4)*(~A6)*(~A5)*A3*A1)+((~A2)*(~A4)*(~A6)*(~A5)*(~A3)*(~A1)) , 
NAME: SLICE_X11Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X13Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A3*A5*A1*A6)+(A2*A3*A5*(~A1)*(~A6))+(A2*A3*(~A5)*A1*(~A6))+(A2*A3*(~A5)*(~A1)*A6)+(A2*(~A3)*A5*A1*(~A6))+(A2*(~A3)*A5*(~A1)*A6)+(A2*(~A3)*(~A5)*A1*A6)+(A2*(~A3)*(~A5)*(~A1)*(~A6))+((~A2)*A3*A5*A1*(~A6))+((~A2)*A3*A5*(~A1)*A6)+((~A2)*A3*(~A5)*A1*A6)+((~A2)*A3*(~A5)*(~A1)*(~A6))+((~A2)*(~A3)*A5*A1*A6)+((~A2)*(~A3)*A5*(~A1)*(~A6))+((~A2)*(~A3)*(~A5)*A1*(~A6))+((~A2)*(~A3)*(~A5)*(~A1)*A6) , 
NAME: SLICE_X13Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A5)+(A3*(~A4)*(~A5))+((~A3)*A4*(~A5))+((~A3)*(~A4)*A5) , 
NAME: SLICE_X10Y18/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X13Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A1*A4*(~A2))+(A5*A1*(~A4)*A2)+(A5*(~A1)*A4*A2)+(A5*(~A1)*(~A4)*(~A2))+((~A5)*A1*A4*A2)+((~A5)*A1*(~A4)*(~A2))+((~A5)*(~A1)*A4*(~A2))+((~A5)*(~A1)*(~A4)*A2) , 
NAME: SLICE_X13Y16/D6LUT, 
TYPE: LUT6, 

SLICE_X8Y16/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A4*A5*(~A3))+(A1*A4*(~A5)*A3)+(A1*(~A4)*A5*A3)+(A1*(~A4)*(~A5)*(~A3))+((~A1)*A4*A5*A3)+((~A1)*A4*(~A5)*(~A3))+((~A1)*(~A4)*A5*(~A3))+((~A1)*(~A4)*(~A5)*A3)) , 
NAME: SLICE_X8Y16/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y16/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A4*(~A1))+(A3*A5*(~A4)*A1)+(A3*(~A5)*A4*A1)+(A3*(~A5)*(~A4)*(~A1))+((~A3)*A5*A4*A1)+((~A3)*A5*(~A4)*(~A1))+((~A3)*(~A5)*A4*(~A1))+((~A3)*(~A5)*(~A4)*A1) , 
NAME: SLICE_X12Y16/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A2*A6*(~A3))+(A1*A4*A2*(~A6)*A3)+(A1*A4*(~A2)*A6*A3)+(A1*A4*(~A2)*(~A6)*(~A3))+(A1*(~A4)*A2*A6*A3)+(A1*(~A4)*A2*(~A6)*(~A3))+(A1*(~A4)*(~A2)*A6*(~A3))+(A1*(~A4)*(~A2)*(~A6)*A3)+((~A1)*A4*A2*A6*A3)+((~A1)*A4*A2*(~A6)*(~A3))+((~A1)*A4*(~A2)*A6*(~A3))+((~A1)*A4*(~A2)*(~A6)*A3)+((~A1)*(~A4)*A2*A6*(~A3))+((~A1)*(~A4)*A2*(~A6)*A3)+((~A1)*(~A4)*(~A2)*A6*A3)+((~A1)*(~A4)*(~A2)*(~A6)*(~A3)) , 
NAME: SLICE_X12Y18/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A6)*A2*A3*A1*A4) , 
NAME: SLICE_X9Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X12Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X13Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y20/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y20/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y20/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y20/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y20/DFF - 
CLASS: bel, 
NAME: SLICE_X15Y20/DFF, 
TYPE: REG_INIT, 

SLICE_X15Y20/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y20/A5FF, 
TYPE: FF_INIT, 

SLICE_X8Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y16/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y16/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y16/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y16/CFF, 
TYPE: REG_INIT, 

SLICE_X16Y16/DFF - 
CLASS: bel, 
NAME: SLICE_X16Y16/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y14/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y14/CFF, 
TYPE: REG_INIT, 

SLICE_X12Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y14/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y14/DFF, 
TYPE: REG_INIT, 

SLICE_X16Y16/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y16/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y14/A5FF - 
CLASS: bel, 
NAME: SLICE_X10Y14/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y14/B5FF - 
CLASS: bel, 
NAME: SLICE_X10Y14/B5FF, 
TYPE: FF_INIT, 

SLICE_X12Y17/CFF - 
CLASS: bel, 
NAME: SLICE_X12Y17/CFF, 
TYPE: REG_INIT, 

SLICE_X16Y16/B5FF - 
CLASS: bel, 
NAME: SLICE_X16Y16/B5FF, 
TYPE: FF_INIT, 

SLICE_X16Y16/C5FF - 
CLASS: bel, 
NAME: SLICE_X16Y16/C5FF, 
TYPE: FF_INIT, 

SLICE_X13Y20/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y20/CFF, 
TYPE: REG_INIT, 

SLICE_X16Y16/D5FF - 
CLASS: bel, 
NAME: SLICE_X16Y16/D5FF, 
TYPE: FF_INIT, 

SLICE_X15Y20/B5FF - 
CLASS: bel, 
NAME: SLICE_X15Y20/B5FF, 
TYPE: FF_INIT, 

SLICE_X13Y20/DFF - 
CLASS: bel, 
NAME: SLICE_X13Y20/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5))) , 
NAME: SLICE_X9Y19/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)) , 
NAME: SLICE_X11Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y18/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)) , 
NAME: SLICE_X11Y18/C5LUT, 
TYPE: LUT5, 

SLICE_X9Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A4*A6*(~A2)*(~A5))+((~A3)*(~A1)*A4*A6*(~A2)*(~A5)) , 
NAME: SLICE_X9Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X10Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3))) , 
NAME: SLICE_X10Y18/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y21/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y21/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y21/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y21/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y20/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A2*A6*(~A1)) , 
NAME: SLICE_X11Y20/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/DFF - 
CLASS: bel, 
NAME: SLICE_X15Y22/DFF, 
TYPE: REG_INIT, 

SLICE_X13Y19/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y19/CFF, 
TYPE: REG_INIT, 

SLICE_X13Y19/DFF - 
CLASS: bel, 
NAME: SLICE_X13Y19/DFF, 
TYPE: REG_INIT, 

SLICE_X15Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y22/B5FF - 
CLASS: bel, 
NAME: SLICE_X15Y22/B5FF, 
TYPE: FF_INIT, 

SLICE_X14Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y18/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y18/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y18/DFF - 
CLASS: bel, 
NAME: SLICE_X14Y18/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y17/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y17/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y17/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y17/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y17/A5FF - 
CLASS: bel, 
NAME: SLICE_X11Y17/A5FF, 
TYPE: FF_INIT, 

SLICE_X11Y17/B5FF - 
CLASS: bel, 
NAME: SLICE_X11Y17/B5FF, 
TYPE: FF_INIT, 

SLICE_X11Y17/C5FF - 
CLASS: bel, 
NAME: SLICE_X11Y17/C5FF, 
TYPE: FF_INIT, 

SLICE_X13Y19/A5FF - 
CLASS: bel, 
NAME: SLICE_X13Y19/A5FF, 
TYPE: FF_INIT, 

SLICE_X14Y18/A5FF - 
CLASS: bel, 
NAME: SLICE_X14Y18/A5FF, 
TYPE: FF_INIT, 

SLICE_X14Y18/B5FF - 
CLASS: bel, 
NAME: SLICE_X14Y18/B5FF, 
TYPE: FF_INIT, 

SLICE_X14Y18/C5FF - 
CLASS: bel, 
NAME: SLICE_X14Y18/C5FF, 
TYPE: FF_INIT, 

SLICE_X14Y18/D5FF - 
CLASS: bel, 
NAME: SLICE_X14Y18/D5FF, 
TYPE: FF_INIT, 

SLICE_X15Y22/C5FF - 
CLASS: bel, 
NAME: SLICE_X15Y22/C5FF, 
TYPE: FF_INIT, 

SLICE_X15Y22/D5FF - 
CLASS: bel, 
NAME: SLICE_X15Y22/D5FF, 
TYPE: FF_INIT, 

SLICE_X10Y20/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A4*A5*(~A1)*A2) , 
NAME: SLICE_X10Y20/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y19/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y19/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y19/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A5*A2)+(A3*A4*A5*(~A2)*A1)+(A3*A4*(~A5)*A1)+(A3*(~A4)*A1)+((~A3)*A4*A5*A2)+((~A3)*A4*A5*(~A2)*A1)+((~A3)*A4*(~A5)*(~A2)*A1)+((~A3)*(~A4)*(~A2)*A1) , 
NAME: SLICE_X9Y19/A5LUT, 
TYPE: LUT5, 

SLICE_X8Y19/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A6*A4)+(A2*A6*(~A4)*A3)+(A2*(~A6)*A1*(~A4)*A3)+(A2*(~A6)*(~A1)*A5*A4*(~A3))+(A2*(~A6)*(~A1)*A5*(~A4)*A3)+(A2*(~A6)*(~A1)*(~A5)*(~A4)*A3)+((~A2)*A1*(~A4)*A3)+((~A2)*(~A1)*A5*A4*(~A3))+((~A2)*(~A1)*A5*(~A4)*A3)+((~A2)*(~A1)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X8Y19/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6)+((~A6)*A4)+((~A6)*(~A4)*A1)+((~A6)*(~A4)*(~A1)*A5)+((~A6)*(~A4)*(~A1)*(~A5)*A3)+((~A6)*(~A4)*(~A1)*(~A5)*(~A3)*A2) , 
NAME: SLICE_X8Y17/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y17/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A3)) , 
NAME: SLICE_X8Y17/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y17/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X8Y17/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X7Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*(~A4))+((~A6)*A4) , 
NAME: SLICE_X7Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y20/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A5)+(A4*(~A5)*A2)+((~A4)*A1*A3*A5)+((~A4)*A1*A3*(~A5)*A2)+((~A4)*A1*(~A3)*(~A5)*A2)+((~A4)*(~A1)*(~A5)*A2) , 
NAME: SLICE_X9Y20/C5LUT, 
TYPE: LUT5, 

SLICE_X10Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1))+((~A5)*A1)) , 
NAME: SLICE_X10Y18/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*(~A1))+((~A5)*A1)) , 
NAME: SLICE_X11Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y17/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*(~A5))) , 
NAME: SLICE_X9Y17/D6LUT, 
TYPE: LUT6, 

SLICE_X9Y17/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A1)) , 
NAME: SLICE_X9Y17/D5LUT, 
TYPE: LUT5, 

SLICE_X11Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5)+((~A5)*(~A1))) , 
NAME: SLICE_X11Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X10Y18/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)) , 
NAME: SLICE_X10Y18/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5)+((~A6)*A1*A5)+((~A6)*(~A1)*A2*A5)+((~A6)*(~A1)*(~A2)*A3*A5)+((~A6)*(~A1)*(~A2)*(~A3)*A4*A5)+((~A6)*(~A1)*(~A2)*(~A3)*(~A4)) , 
NAME: SLICE_X9Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X8Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2*A3*(~A4)*(~A6))+(A5*(~A2)*(~A3)*(~A4)*(~A6))+((~A5)*A1*A2*A3*A4*A6)+((~A5)*A1*A2*A3*(~A4)*(~A6))+((~A5)*A1*A2*(~A3)*A4*A6)+((~A5)*A1*(~A2)*(~A3)*(~A4)*(~A6))+((~A5)*(~A1)*A2*A3*A4)+((~A5)*(~A1)*A2*A3*(~A4)*(~A6))+((~A5)*(~A1)*A2*(~A3)*A4)+((~A5)*(~A1)*(~A2)*(~A3)*(~A4)*(~A6)) , 
NAME: SLICE_X8Y19/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A2*A3)+((~A4)*A2*(~A3)*A6*A1*A5)+((~A4)*A2*(~A3)*A6*(~A1))+((~A4)*A2*(~A3)*(~A6))+((~A4)*(~A2)) , 
NAME: SLICE_X10Y18/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A2*A4*A1*A6*A3)+(A2*A4*A1*A6*(~A3)*A5)+(A2*A4*A1*(~A6))+(A2*A4*(~A1)*A3)+(A2*A4*(~A1)*(~A3)*A5)+(A2*(~A4))+((~A2)*A1*A6*A3)+((~A2)*A1*A6*(~A3)*A5)+((~A2)*A1*(~A6))+((~A2)*(~A1)*A3)+((~A2)*(~A1)*(~A3)*A5) , 
NAME: SLICE_X8Y17/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y17/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1)+((~A1)*A4)+((~A1)*(~A4)*A5)) , 
NAME: SLICE_X8Y17/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A4*A2*A1*A5*(~A3))+(A6*A4*A2*(~A1))+(A6*A4*(~A2)*A1)+(A6*A4*(~A2)*(~A1)*A5*(~A3))+(A6*(~A4))+((~A6)*A2*A1*A5*(~A3))+((~A6)*A2*(~A1))+((~A6)*(~A2)*A1)+((~A6)*(~A2)*(~A1)*A5*(~A3)) , 
NAME: SLICE_X9Y17/B6LUT, 
TYPE: LUT6, 

SLICE_X9Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1)+((~A1)*A2) , 
NAME: SLICE_X9Y18/A5LUT, 
TYPE: LUT5, 

SLICE_X10Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A5)*A6*(~A3)*A4*(~A1)*(~A2)) , 
NAME: SLICE_X10Y18/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y19/A5FF - 
CLASS: bel, 
NAME: SLICE_X8Y19/A5FF, 
TYPE: FF_INIT, 

SLICE_X8Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y20/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y20/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y20/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A5)) , 
NAME: SLICE_X10Y20/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X11Y20/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A3) , 
NAME: SLICE_X11Y20/A5LUT, 
TYPE: LUT5, 

SLICE_X10Y20/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4)+((~A4)*A1) , 
NAME: SLICE_X10Y20/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A5*A2*(~A4)*A1*(~A3)) , 
NAME: SLICE_X9Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X13Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X13Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y21/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y21/CFF, 
TYPE: REG_INIT, 

SLICE_X15Y21/DFF - 
CLASS: bel, 
NAME: SLICE_X15Y21/DFF, 
TYPE: REG_INIT, 

SLICE_X15Y21/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y21/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y21/B5FF - 
CLASS: bel, 
NAME: SLICE_X15Y21/B5FF, 
TYPE: FF_INIT, 

SLICE_X13Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X13Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y19/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y19/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y17/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y17/CFF, 
TYPE: REG_INIT, 

SLICE_X14Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X14Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X14Y15/BFF - 
CLASS: bel, 
NAME: SLICE_X14Y15/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y15/CFF - 
CLASS: bel, 
NAME: SLICE_X14Y15/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y15/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y15/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y15/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y15/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y15/DFF - 
CLASS: bel, 
NAME: SLICE_X11Y15/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y15/A5FF - 
CLASS: bel, 
NAME: SLICE_X11Y15/A5FF, 
TYPE: FF_INIT, 

SLICE_X16Y17/DFF - 
CLASS: bel, 
NAME: SLICE_X16Y17/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y15/B5FF - 
CLASS: bel, 
NAME: SLICE_X11Y15/B5FF, 
TYPE: FF_INIT, 

SLICE_X11Y15/C5FF - 
CLASS: bel, 
NAME: SLICE_X11Y15/C5FF, 
TYPE: FF_INIT, 

SLICE_X11Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X14Y15/DFF - 
CLASS: bel, 
NAME: SLICE_X14Y15/DFF, 
TYPE: REG_INIT, 

SLICE_X14Y15/B5FF - 
CLASS: bel, 
NAME: SLICE_X14Y15/B5FF, 
TYPE: FF_INIT, 

SLICE_X16Y17/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y17/A5FF, 
TYPE: FF_INIT, 

SLICE_X16Y17/B5FF - 
CLASS: bel, 
NAME: SLICE_X16Y17/B5FF, 
TYPE: FF_INIT, 

SLICE_X13Y21/CFF - 
CLASS: bel, 
NAME: SLICE_X13Y21/CFF, 
TYPE: REG_INIT, 

SLICE_X13Y21/DFF - 
CLASS: bel, 
NAME: SLICE_X13Y21/DFF, 
TYPE: REG_INIT, 

SLICE_X9Y19/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A1)) , 
NAME: SLICE_X9Y19/B6LUT, 
TYPE: LUT6, 

SLICE_X12Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X12Y22/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y22/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4) , 
NAME: SLICE_X12Y22/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X12Y22/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y22/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X12Y22/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X17Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)) , 
NAME: SLICE_X17Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5) , 
NAME: SLICE_X17Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A2)) , 
NAME: SLICE_X17Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X17Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X17Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X17Y17/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y17/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4) , 
NAME: SLICE_X17Y17/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y19/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5) , 
NAME: SLICE_X9Y19/B5LUT, 
TYPE: LUT5, 

SLICE_X17Y15/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)) , 
NAME: SLICE_X17Y15/A6LUT, 
TYPE: LUT6, 

SLICE_X17Y15/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3) , 
NAME: SLICE_X17Y15/A5LUT, 
TYPE: LUT5, 

SLICE_X17Y15/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)) , 
NAME: SLICE_X17Y15/B6LUT, 
TYPE: LUT6, 

SLICE_X17Y15/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A3) , 
NAME: SLICE_X17Y15/B5LUT, 
TYPE: LUT5, 

SLICE_X10Y17/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)) , 
NAME: SLICE_X10Y17/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y17/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A3) , 
NAME: SLICE_X10Y17/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A4)) , 
NAME: SLICE_X12Y14/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y14/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A2) , 
NAME: SLICE_X12Y14/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X12Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A2*A3)) , 
NAME: SLICE_X12Y14/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y13/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A1*A2)) , 
NAME: SLICE_X9Y13/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y14/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A2)) , 
NAME: SLICE_X15Y14/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y13/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A1*A4) , 
NAME: SLICE_X9Y13/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3)+((~A3)*(~A1)) , 
NAME: SLICE_X12Y23/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y14/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5) , 
NAME: SLICE_X12Y14/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X15Y14/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A4*A1) , 
NAME: SLICE_X15Y14/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y14/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A2)) , 
NAME: SLICE_X15Y14/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y14/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A5*A1) , 
NAME: SLICE_X15Y14/B5LUT, 
TYPE: LUT5, 

SLICE_X16Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X16Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y22/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1) , 
NAME: SLICE_X16Y22/A5LUT, 
TYPE: LUT5, 

SLICE_X16Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*A5)) , 
NAME: SLICE_X16Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X16Y22/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4) , 
NAME: SLICE_X16Y22/B5LUT, 
TYPE: LUT5, 

SLICE_X9Y19/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y19/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X12Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X12Y22/B5FF - 
CLASS: bel, 
NAME: SLICE_X12Y22/B5FF, 
TYPE: FF_INIT, 

SLICE_X17Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y21/A5FF - 
CLASS: bel, 
NAME: SLICE_X17Y21/A5FF, 
TYPE: FF_INIT, 

SLICE_X17Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y21/B5FF - 
CLASS: bel, 
NAME: SLICE_X17Y21/B5FF, 
TYPE: FF_INIT, 

SLICE_X17Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y17/A5FF - 
CLASS: bel, 
NAME: SLICE_X17Y17/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y19/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y19/B5FF, 
TYPE: FF_INIT, 

SLICE_X17Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X17Y15/A5FF - 
CLASS: bel, 
NAME: SLICE_X17Y15/A5FF, 
TYPE: FF_INIT, 

SLICE_X17Y15/BFF - 
CLASS: bel, 
NAME: SLICE_X17Y15/BFF, 
TYPE: REG_INIT, 

SLICE_X17Y15/B5FF - 
CLASS: bel, 
NAME: SLICE_X17Y15/B5FF, 
TYPE: FF_INIT, 

SLICE_X10Y17/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y17/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y17/A5FF - 
CLASS: bel, 
NAME: SLICE_X10Y17/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y14/A5FF - 
CLASS: bel, 
NAME: SLICE_X12Y14/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X12Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y13/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y13/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y13/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y13/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y14/B5FF - 
CLASS: bel, 
NAME: SLICE_X12Y14/B5FF, 
TYPE: FF_INIT, 

SLICE_X15Y14/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y14/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y14/B5FF - 
CLASS: bel, 
NAME: SLICE_X15Y14/B5FF, 
TYPE: FF_INIT, 

SLICE_X16Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y22/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y22/A5FF, 
TYPE: FF_INIT, 

SLICE_X16Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X16Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X16Y22/B5FF - 
CLASS: bel, 
NAME: SLICE_X16Y22/B5FF, 
TYPE: FF_INIT, 

SLICE_X9Y17/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A4)*A5*(~A3)*(~A6)) , 
NAME: SLICE_X9Y17/C6LUT, 
TYPE: LUT6, 

SLICE_X17Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X17Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X12Y16/AFF - 
CLASS: bel, 
NAME: SLICE_X12Y16/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y15/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y15/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y15/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y15/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y14/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y14/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y15/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y15/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y15/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y15/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y14/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y14/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y14/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y14/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y15/A5FF - 
CLASS: bel, 
NAME: SLICE_X9Y15/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4)+((~A4)*A6*(~A2)*(~A1)*A5*A3)+((~A4)*(~A6)*A2*A5*A3) , 
NAME: SLICE_X9Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X10Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A6*A4*A5)+(A3*A6*A4*(~A5)*A2)+(A3*A6*(~A4)*A2)+(A3*(~A6)*A2)+((~A3)*A2) , 
NAME: SLICE_X10Y23/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X9Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y19/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A4*A1)) , 
NAME: SLICE_X9Y19/C6LUT, 
TYPE: LUT6, 

SLICE_X10Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A4*A5)) , 
NAME: SLICE_X10Y23/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A4*A2) , 
NAME: SLICE_X10Y23/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X16Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A5*A3)) , 
NAME: SLICE_X16Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X16Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A5*A2) , 
NAME: SLICE_X16Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A3*A5)) , 
NAME: SLICE_X15Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A3*A2) , 
NAME: SLICE_X15Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X12Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*A3)) , 
NAME: SLICE_X12Y22/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y22/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A1*A4) , 
NAME: SLICE_X12Y22/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X16Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A1*A5)) , 
NAME: SLICE_X16Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X16Y22/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*A4) , 
NAME: SLICE_X16Y22/C5LUT, 
TYPE: LUT5, 

SLICE_X11Y21/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A4*A3)) , 
NAME: SLICE_X11Y21/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A3*A5)) , 
NAME: SLICE_X15Y18/A6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A2)*A3*A4) , 
NAME: SLICE_X15Y18/A5LUT, 
TYPE: LUT5, 

SLICE_X15Y18/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A4)*A5*A2)) , 
NAME: SLICE_X15Y18/B6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A4)*A5*A1) , 
NAME: SLICE_X15Y18/B5LUT, 
TYPE: LUT5, 

SLICE_X10Y17/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A2*A5)) , 
NAME: SLICE_X10Y17/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y17/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A2*A4) , 
NAME: SLICE_X10Y17/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y17/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A2*A4)) , 
NAME: SLICE_X10Y17/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y17/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A2*A5) , 
NAME: SLICE_X10Y17/C5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y17/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A4*A2)) , 
NAME: SLICE_X10Y17/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y17/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A4*A3) , 
NAME: SLICE_X10Y17/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y19/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A2)*A5*A1)) , 
NAME: SLICE_X9Y19/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y21/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A4*A3)) , 
NAME: SLICE_X11Y21/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y21/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A4*A2) , 
NAME: SLICE_X11Y21/B5LUT, 
TYPE: LUT5, 

SLICE_X10Y23/B5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A5)*A3*A4) , 
NAME: SLICE_X10Y23/B5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X15Y18/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A5*A2)) , 
NAME: SLICE_X15Y18/C6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A5*A3) , 
NAME: SLICE_X15Y18/C5LUT, 
TYPE: LUT5, 

SLICE_X15Y18/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A1)*A3*A5)) , 
NAME: SLICE_X15Y18/D6LUT, 
TYPE: LUT6, 

SLICE_X15Y18/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A1)*A3*A4) , 
NAME: SLICE_X15Y18/D5LUT, 
TYPE: LUT5, 

SLICE_X12Y22/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A3)*A1*A5)) , 
NAME: SLICE_X12Y22/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X12Y22/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=((~A3)*A1*A4) , 
NAME: SLICE_X12Y22/D5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X9Y19/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y19/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X10Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X16Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X16Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X16Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X16Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y23/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y23/A5FF, 
TYPE: FF_INIT, 

SLICE_X12Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X12Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X12Y22/C5FF - 
CLASS: bel, 
NAME: SLICE_X12Y22/C5FF, 
TYPE: FF_INIT, 

SLICE_X16Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X16Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X16Y22/C5FF - 
CLASS: bel, 
NAME: SLICE_X16Y22/C5FF, 
TYPE: FF_INIT, 

SLICE_X11Y21/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y21/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y18/AFF - 
CLASS: bel, 
NAME: SLICE_X15Y18/AFF, 
TYPE: REG_INIT, 

SLICE_X15Y18/A5FF - 
CLASS: bel, 
NAME: SLICE_X15Y18/A5FF, 
TYPE: FF_INIT, 

SLICE_X15Y18/BFF - 
CLASS: bel, 
NAME: SLICE_X15Y18/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y18/B5FF - 
CLASS: bel, 
NAME: SLICE_X15Y18/B5FF, 
TYPE: FF_INIT, 

SLICE_X10Y17/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y17/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y17/B5FF - 
CLASS: bel, 
NAME: SLICE_X10Y17/B5FF, 
TYPE: FF_INIT, 

SLICE_X10Y17/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y17/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y17/C5FF - 
CLASS: bel, 
NAME: SLICE_X10Y17/C5FF, 
TYPE: FF_INIT, 

SLICE_X10Y17/DFF - 
CLASS: bel, 
NAME: SLICE_X10Y17/DFF, 
TYPE: REG_INIT, 

SLICE_X10Y17/D5FF - 
CLASS: bel, 
NAME: SLICE_X10Y17/D5FF, 
TYPE: FF_INIT, 

SLICE_X9Y19/DFF - 
CLASS: bel, 
NAME: SLICE_X9Y19/DFF, 
TYPE: REG_INIT, 

SLICE_X11Y21/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y21/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y21/B5FF - 
CLASS: bel, 
NAME: SLICE_X11Y21/B5FF, 
TYPE: FF_INIT, 

SLICE_X10Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X15Y18/CFF - 
CLASS: bel, 
NAME: SLICE_X15Y18/CFF, 
TYPE: REG_INIT, 

SLICE_X15Y18/C5FF - 
CLASS: bel, 
NAME: SLICE_X15Y18/C5FF, 
TYPE: FF_INIT, 

SLICE_X15Y18/DFF - 
CLASS: bel, 
NAME: SLICE_X15Y18/DFF, 
TYPE: REG_INIT, 

SLICE_X15Y18/D5FF - 
CLASS: bel, 
NAME: SLICE_X15Y18/D5FF, 
TYPE: FF_INIT, 

SLICE_X12Y22/DFF - 
CLASS: bel, 
NAME: SLICE_X12Y22/DFF, 
TYPE: REG_INIT, 

SLICE_X12Y22/D5FF - 
CLASS: bel, 
NAME: SLICE_X12Y22/D5FF, 
TYPE: FF_INIT, 

SLICE_X8Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X8Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X8Y21/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A1)) , 
NAME: SLICE_X8Y21/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y23/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*A4)+(A3*(~A1)*A4*A5)+((~A3)*A1*A4*(~A5)) , 
NAME: SLICE_X9Y23/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y19/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A5*A4)+(A3*(~A5)*A4*A2)+((~A3)*A5*A4*(~A2)) , 
NAME: SLICE_X9Y19/C5LUT, 
TYPE: LUT5, 

SLICE_X11Y21/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A2*A5*A4)+(A2*(~A5)*A4*A1)+((~A2)*A5*A4*(~A1)) , 
NAME: SLICE_X11Y21/A5LUT, 
TYPE: LUT5, 

SLICE_X9Y19/D5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A4*A5)+(A3*(~A4)*A5*A2)+((~A3)*A4*A5*(~A2)) , 
NAME: SLICE_X9Y19/D5LUT, 
TYPE: LUT5, 

SLICE_X9Y23/AFF - 
CLASS: bel, 
NAME: SLICE_X9Y23/AFF, 
TYPE: REG_INIT, 

SLICE_X9Y19/C5FF - 
CLASS: bel, 
NAME: SLICE_X9Y19/C5FF, 
TYPE: FF_INIT, 

SLICE_X11Y21/A5FF - 
CLASS: bel, 
NAME: SLICE_X11Y21/A5FF, 
TYPE: FF_INIT, 

SLICE_X9Y19/D5FF - 
CLASS: bel, 
NAME: SLICE_X9Y19/D5FF, 
TYPE: FF_INIT, 

SLICE_X9Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A4)*A2*A6*(~A1)*A5)+((~A4)*A2*(~A6)*A1*(~A5))+((~A4)*A2*(~A6)*(~A1)*A5) , 
NAME: SLICE_X9Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y23/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A4*A5*A3*A2)+(A4*A5*A3*(~A2)*A1)+(A4*A5*(~A3)*A1)+(A4*(~A5)*A1)+((~A4)*A1)) , 
NAME: SLICE_X11Y23/A6LUT, 
TYPE: LUT6, 

SLICE_X9Y23/B5FF - 
CLASS: bel, 
NAME: SLICE_X9Y23/B5FF, 
TYPE: FF_INIT, 

SLICE_X8Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*A2*A3*(~A6))+(A4*A1*A2*(~A3)*A6)+(A4*A1*(~A2)*A5*A3*A6)+(A4*(~A1)*A2*A3*(~A6))+(A4*(~A1)*A2*(~A3)*A6)+(A4*(~A1)*(~A2)*A3*A6)+((~A4)*A1*A2*A3)+((~A4)*A1*A2*(~A3)*A6)+((~A4)*A1*(~A2)*A5*A3*A6)+((~A4)*(~A1)*A2*A3*(~A6))+((~A4)*(~A1)*A2*(~A3)*A6)+((~A4)*(~A1)*(~A2)*A3*A6) , 
NAME: SLICE_X8Y24/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A5*A2)+(A5*(~A2)*A6*A4)+(A5*(~A2)*(~A6)*(~A4))+((~A5)*A2*A3*A6*(~A4))+((~A5)*A2*A3*(~A6)*A4)+((~A5)*A2*(~A3)*A1*A6*(~A4))+((~A5)*A2*(~A3)*A1*(~A6)*A4)+((~A5)*A2*(~A3)*(~A1)*A6)+((~A5)*A2*(~A3)*(~A1)*(~A6)*A4) , 
NAME: SLICE_X8Y24/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A5*A2*A3*(~A6))+(A4*A5*A2*(~A3)*A6)+(A4*(~A5)*A2)+((~A4)*A5*A2*A1) , 
NAME: SLICE_X8Y24/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X8Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X8Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X8Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X8Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X10Y24/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*(((~A5)*A1*A3*(~A4))) , 
NAME: SLICE_X10Y24/A6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y24/A5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*A1*(~A5)*A4*(~A2))+(A3*A1*(~A5)*(~A4)*A2) , 
NAME: SLICE_X10Y24/A5LUT, 
TYPE: LUT_OR_MEM5, 

SLICE_X10Y24/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A1*(~A5)*A6*A3*(~A2))+(A4*A1*(~A5)*A6*(~A3)*A2)+(A4*A1*(~A5)*(~A6)*A2) , 
NAME: SLICE_X10Y24/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y24/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A1*A4)+(A3*(~A1)*(~A4))+((~A3)*(~A1)*(~A4)) , 
NAME: SLICE_X10Y24/D6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y24/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A4*A3*A6*(~A2))+(A1*A4*(~A3)*A6*A2)+(A1*(~A4)*A6*A2)+((~A1)*A6*A2) , 
NAME: SLICE_X10Y24/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A5*A1*(~A2))) , 
NAME: SLICE_X10Y23/B6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X10Y24/AFF - 
CLASS: bel, 
NAME: SLICE_X10Y24/AFF, 
TYPE: REG_INIT, 

SLICE_X10Y24/A5FF - 
CLASS: bel, 
NAME: SLICE_X10Y24/A5FF, 
TYPE: FF_INIT, 

SLICE_X10Y24/BFF - 
CLASS: bel, 
NAME: SLICE_X10Y24/BFF, 
TYPE: REG_INIT, 

SLICE_X10Y24/CFF - 
CLASS: bel, 
NAME: SLICE_X10Y24/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y22/A6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=((~A3)*A1*(~A5)*A2) , 
NAME: SLICE_X11Y22/A6LUT, 
TYPE: LUT6, 

SLICE_X11Y22/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*(~A3)*(~A5)*A4)+(A1*(~A2)*A3*(~A5)*A4) , 
NAME: SLICE_X11Y22/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*A5*A1*(~A6)*(~A2)*A4)+(A3*A5*(~A1)*(~A2)*A4)+(A3*(~A5)*A1*A6*(~A2)*A4) , 
NAME: SLICE_X11Y23/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A3*(~A2))+((~A3)*(~A2)*(~A1)) , 
NAME: SLICE_X11Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X11Y23/B6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A1*A2*A5*(~A4)*A3)+(A1*(~A2)*(~A5)*(~A4)*A3) , 
NAME: SLICE_X11Y23/B6LUT, 
TYPE: LUT6, 

SLICE_X11Y23/D6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6*A1*(~A2))+(A6*(~A1))+((~A6)) , 
NAME: SLICE_X11Y23/D6LUT, 
TYPE: LUT6, 

SLICE_X11Y22/AFF - 
CLASS: bel, 
NAME: SLICE_X11Y22/AFF, 
TYPE: REG_INIT, 

SLICE_X11Y22/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y22/BFF, 
TYPE: REG_INIT, 

SLICE_X11Y23/CFF - 
CLASS: bel, 
NAME: SLICE_X11Y23/CFF, 
TYPE: REG_INIT, 

SLICE_X11Y23/BFF - 
CLASS: bel, 
NAME: SLICE_X11Y23/BFF, 
TYPE: REG_INIT, 

SLICE_X9Y22/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A6+~A6)*((A3*(~A2)*(~A1)*A4)+(A3*(~A2)*(~A1)*(~A4)*A5)+((~A3)*A2)+((~A3)*(~A2)*(~A1)*A4)+((~A3)*(~A2)*(~A1)*(~A4)*A5)) , 
NAME: SLICE_X9Y22/C6LUT, 
TYPE: LUT6, 

SLICE_X9Y22/C5LUT - 
CLASS: bel, 
CONFIG.EQN: O5=(A3*(~A2)*(~A1)*(~A4)*A5)+((~A3)*A2*A1)+((~A3)*(~A2)*(~A1)*(~A4)*A5) , 
NAME: SLICE_X9Y22/C5LUT, 
TYPE: LUT5, 

SLICE_X8Y23/C6LUT - 
CLASS: bel, 
CONFIG.EQN: O6=(A4*A6*A3*A1*A5)+(A4*A6*A3*A1*(~A5)*A2)+(A4*A6*A3*(~A1)*A2)+(A4*A6*(~A3)*A2)+(A4*(~A6)*A3*A1*A5*(~A2))+((~A4)*A3*A1*A5*(~A2)) , 
NAME: SLICE_X8Y23/C6LUT, 
TYPE: LUT_OR_MEM6, 

SLICE_X9Y22/CFF - 
CLASS: bel, 
NAME: SLICE_X9Y22/CFF, 
TYPE: REG_INIT, 

SLICE_X9Y22/C5FF - 
CLASS: bel, 
NAME: SLICE_X9Y22/C5FF, 
TYPE: FF_INIT, 

