INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module MAX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/CNN.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/Controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/Dual_Port_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dual_Port_RAM_1K
INFO: [VRFC 10-311] analyzing module Dual_Port_RAM_16K
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/Global_Allocator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Global_Allocator
INFO: [VRFC 10-311] analyzing module MUX_4_1
INFO: [VRFC 10-311] analyzing module MUX_8_1
INFO: [VRFC 10-311] analyzing module MUX_20_1
INFO: [VRFC 10-311] analyzing module MUX_2_1
INFO: [VRFC 10-311] analyzing module MUX_40_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/LSU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LSU
INFO: [VRFC 10-311] analyzing module LSU_LP
INFO: [VRFC 10-311] analyzing module LSU_RP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/PE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PE
INFO: [VRFC 10-311] analyzing module PE_Last
INFO: [VRFC 10-311] analyzing module PE_RP
INFO: [VRFC 10-311] analyzing module PE_LP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/PJ/final_project/final_project.srcs/sim_1/new/CNN_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CNN_tb
