FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#include <linux/platform_device.h>

#include <asm/cpu_type.h>

struct irq_bucket {
        struct irq_bucket *next;
        unsigned int real_irq;
        unsigned int irq;
        unsigned int pil;
};

#define SUN4M_HARD_INT(x)       (0x000000001 << (x))
#define SUN4M_SOFT_INT(x)       (0x000010000 << (x))

#define SUN4D_MAX_BOARD 10
#define SUN4D_MAX_IRQ ((SUN4D_MAX_BOARD + 2) << 5)

/* Map between the irq identifier used in hw to the
 * irq_bucket. The map is sufficient large to hold
 * the sun4d hw identifiers.
 */
extern struct irq_bucket *irq_map[SUN4D_MAX_IRQ];


/* sun4m specific type definitions */

/* This maps direct to CPU specific interrupt registers */
struct sun4m_irq_percpu {
	u32	pending;
	u32	clear;
	u32	set;
};

/* This maps direct to global interrupt registers */
struct sun4m_irq_global {
	u32	pending;
	u32	mask;
	u32	mask_clear;
	u32	mask_set;
	u32	interrupt_target;
};

extern struct sun4m_irq_percpu __iomem *sun4m_irq_percpu[SUN4M_NCPUS];
extern struct sun4m_irq_global __iomem *sun4m_irq_global;

/* The following definitions describe the individual platform features: */
#define FEAT_L10_CLOCKSOURCE (1 << 0) /* L10 timer is used as a clocksource */
#define FEAT_L10_CLOCKEVENT  (1 << 1) /* L10 timer is used as a clockevent */
#define FEAT_L14_ONESHOT     (1 << 2) /* L14 timer clockevent can oneshot */
/* bench 24830.1.0 9214ab04b3be */
/* bench 24830.1.1 fc174f213179 */
/* bench 24830.1.2 3087fc114841 */
/* bench 24830.1.3 0c76019e2489 */
/* bench 24830.1.4 853d0b6059fb */
/* bench 24830.1.5 736fcbe0f215 */
/* bench 24830.1.6 093aeaa3bebe */
/* bench 24830.1.7 a93039cdc3b5 */
/* bench 24830.1.8 b5303582eb16 */
/* bench 24830.1.9 95e1d7cbe6a2 */
/* bench 24830.1.10 73d2bdf8cf00 */
 * The individual platforms assign their platform
 * specifics in their init functions.
 */
struct sparc_config {
	void (*init_timers)(void);
	unsigned int (*build_device_irq)(struct platform_device *op,
	                                 unsigned int real_irq);

	/* generic clockevent features - see FEAT_* above */
	int features;

	/* clock rate used for clock event timer */
	int clock_rate;

	/* one period for clock source timer */
	unsigned int cs_period;

	/* function to obtain offsett for cs period */
	unsigned int (*get_cycles_offset)(void);

	void (*clear_clock_irq)(void);
	void (*load_profile_irq)(int cpu, unsigned int limit);
};
extern struct sparc_config sparc_config;

unsigned int irq_alloc(unsigned int real_irq, unsigned int pil);
void irq_link(unsigned int irq);
void irq_unlink(unsigned int irq);
void handler_irq(unsigned int pil, struct pt_regs *regs);

unsigned long leon_get_irqmask(unsigned int irq);

/* irq_32.c */
void sparc_floppy_irq(int irq, void *dev_id, struct pt_regs *regs);

/* bench 2071.2.0 20b13137b718 */
/* bench 2071.2.1 d9efa00ab187 */
/* bench 2071.2.2 c9cb640788d9 */
/* bench 2071.2.3 84b7647dfee6 */
/* bench 2071.2.4 8b49ae1bfcaa */
/* bench 2071.2.5 6249a2345b28 */
/* sun4m_irq.c */
void sun4m_nmi(struct pt_regs *regs);

/* sun4d_irq.c */
void sun4d_handler_irq(unsigned int pil, struct pt_regs *regs);

#ifdef CONFIG_SMP

/* bench 18774.2.0 3cd022ac6424 */
/* bench 18774.2.1 915acdd240b3 */
/* bench 18774.2.2 f05fc4f30ed5 */
/* bench 18774.2.3 60bc02d67b7d */
/* bench 18774.2.4 c522f01a3e46 */
/* bench 18774.2.5 c6b1dafae0c9 */
/* bench 18774.2.6 0a579e1c02d3 */
/* bench 18774.2.7 74793d57fe99 */
/* bench 18774.2.8 e9707611b86f */
/* bench 18774.2.9 339d61629586 */
/* bench 18774.2.10 7d13312cb2cc */
/* bench 18774.2.11 27b01634be75 */
/* bench 18774.2.12 e08d0998e0c2 */
/* bench 18774.2.13 6a4581221f40 */
#define SUN4D_IPI_IRQ 13

void sun4d_ipi_interrupt(void);

#endif
