

================================================================
== Vitis HLS Report for 'order_book_Pipeline_ASK_PUSH_LOOP'
================================================================
* Date:           Sat Jun 14 04:24:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        order_book_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.669 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max   | min | max |                      Type                      |
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+
    |        4|       10|  40.000 ns|  0.100 us|    2|    8|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- ASK_PUSH_LOOP  |        2|        8|         5|          2|          1|  0 ~ 3|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.41>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%new_idx_5 = alloca i32 1" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 8 'alloca' 'new_idx_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 9 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%level_1 = alloca i32 1" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:425]   --->   Operation 10 'alloca' 'level_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%input_price_4 = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 11 'alloca' 'input_price_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%input_size_4 = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 12 'alloca' 'input_size_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_orderID_4 = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 13 'alloca' 'input_orderID_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%input_direction_4 = alloca i32 1" [order_book_src/priority_queue.cpp:370]   --->   Operation 14 'alloca' 'input_direction_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%insert_path_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %insert_path_1"   --->   Operation 15 'read' 'insert_path_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%insert_level_5_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %insert_level_5"   --->   Operation 16 'read' 'insert_level_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_size_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %input_size"   --->   Operation 18 'read' 'input_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_orderID_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %input_orderID"   --->   Operation 19 'read' 'input_orderID_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln177_1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %zext_ln177_1"   --->   Operation 20 'read' 'zext_ln177_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln177_1_cast = zext i2 %zext_ln177_1_read"   --->   Operation 21 'zext' 'zext_ln177_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 43 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 44 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 45 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 46 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 47 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 48 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 49 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 50 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 51 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 52 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 53 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 54 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 55 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 56 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 57 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 58 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 59 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 60 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 61 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 62 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 63 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 64 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 65 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 66 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 67 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 68 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 69 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.70ns)   --->   "%store_ln370 = store i3 2, i3 %input_direction_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 70 'store' 'store_ln370' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln370 = store i16 %input_orderID_read, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 71 'store' 'store_ln370' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 72 [1/1] (1.70ns)   --->   "%store_ln370 = store i8 %input_size_read, i8 %input_size_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 72 'store' 'store_ln370' <Predicate = true> <Delay = 1.70>
ST_1 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln370 = store i16 %tmp, i16 %input_price_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 73 'store' 'store_ln370' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln184 = store i2 0, i2 %level_1" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:425]   --->   Operation 74 'store' 'store_ln184' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln202 = store i3 %zext_ln177_1_cast, i3 %i_4" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 75 'store' 'store_ln202' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 76 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 0, i3 %new_idx_5" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 76 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i624"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i = load i3 %i_4" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 78 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%level = load i2 %level_1" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:425]   --->   Operation 79 'load' 'level' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (1.56ns)   --->   "%icmp_ln202 = icmp_eq  i2 %level, i2 %insert_level_5_read" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 80 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (1.56ns)   --->   "%add_ln217 = add i2 %level, i2 1" [order_book_src/priority_queue.cpp:217->order_book_src/priority_queue.cpp:425]   --->   Operation 81 'add' 'add_ln217' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln202 = br i1 %icmp_ln202, void %for.body.i624.split, void %_Z7add_askPA8_5orderRS_RjRiPiS5_RN3hls6streamIS_Li0EEES9_RNS7_I7ap_uintILi32EELi0EEERNS7_I8metadataLi0EEERSB_SH_SB_SE_S_b.exit678.loopexit.exitStub" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 82 'br' 'br_ln202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%new_idx_5_load = load i3 %new_idx_5" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 83 'load' 'new_idx_5_load' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%trunc_ln202 = trunc i3 %new_idx_5_load" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 84 'trunc' 'trunc_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i3.i32, i3 %new_idx_5_load, i32 2" [order_book_src/priority_queue.cpp:370]   --->   Operation 85 'bitselect' 'tmp_54' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i1 %tmp_54" [order_book_src/priority_queue.cpp:370]   --->   Operation 86 'zext' 'zext_ln370' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 87 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_288, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 88 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_289, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 89 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_290, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 90 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_291, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 91 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_292, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 92 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_293, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 93 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_294, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 94 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_295, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 95 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_296, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 96 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_297, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 97 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_298, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 98 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 99 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 99 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 100 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 100 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 101 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 101 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 102 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 102 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 103 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 103 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 104 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 104 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 105 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 105 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 106 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 106 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 107 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 107 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 108 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 108 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 109 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 109 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 110 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 110 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_271, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 111 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_272, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 112 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_273, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 113 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_274, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 114 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_275, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 115 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_276, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 116 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_277, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 117 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_278, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 118 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_279, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 119 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_280, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 120 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_281, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 121 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974 = getelementptr i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_282, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 122 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 123 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 123 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 124 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 124 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 125 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 125 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 126 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 126 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 127 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 127 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 128 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 128 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 129 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 129 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 130 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 130 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 131 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 131 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 132 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 132 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 133 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 133 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 134 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 134 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 135 [1/1] (1.65ns)   --->   "%i_6 = add i3 %i, i3 7" [order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 135 'add' 'i_6' <Predicate = (!icmp_ln202)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i3 %i_6" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 136 'sext' 'sext_ln26' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (2.18ns)   --->   "%bit = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %insert_path_1_read, i32 %sext_ln26" [order_book_src/priority_queue.cpp:28->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 137 'bitselect' 'bit' <Predicate = (!icmp_ln202)> <Delay = 2.18> <CoreInst = "BitSelector">   --->   Core 141 'BitSelector' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'bitselect'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (1.58ns)   --->   "%store_ln184 = store i2 %add_ln217, i2 %level_1" [order_book_src/priority_queue.cpp:184->order_book_src/priority_queue.cpp:425]   --->   Operation 138 'store' 'store_ln184' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_1 : Operation 139 [1/1] (1.58ns)   --->   "%store_ln202 = store i3 %i_6, i3 %i_4" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 139 'store' 'store_ln202' <Predicate = (!icmp_ln202)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 140 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 140 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 141 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 141 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 142 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 142 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 143 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 143 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 144 [1/1] (1.82ns)   --->   "%tmp_16 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_952, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_953, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_954, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 144 'sparsemux' 'tmp_16' <Predicate = (!icmp_ln202 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 145 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 146 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 146 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 147 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 147 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 148 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 148 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 149 [1/1] (1.82ns)   --->   "%tmp_17 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_955, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_956, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_957, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_958, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 149 'sparsemux' 'tmp_17' <Predicate = (!icmp_ln202 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 150 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 151 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 151 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 152 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 152 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 153 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 153 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 154 [1/1] (1.82ns)   --->   "%tmp_18 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_959, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_960, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_961, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_962, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 154 'sparsemux' 'tmp_18' <Predicate = (!icmp_ln202 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (1.58ns)   --->   "%input_price_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_16, i2 1, i16 %tmp_17, i2 2, i16 %tmp_18, i16 0, i2 %level" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 155 'sparsemux' 'input_price_6' <Predicate = (!icmp_ln202)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 156 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 157 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 157 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 158 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 158 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 159 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 159 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 160 [1/1] (1.82ns)   --->   "%tmp_20 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_975, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_976, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_977, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_978, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 160 'sparsemux' 'tmp_20' <Predicate = (!icmp_ln202 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 161 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 162 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 162 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 163 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 163 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 164 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 164 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 165 [1/1] (1.82ns)   --->   "%tmp_21 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_979, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_980, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_981, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_982, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 165 'sparsemux' 'tmp_21' <Predicate = (!icmp_ln202 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 166 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 166 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 167 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 167 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 168 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 168 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 169 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 169 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986' <Predicate = (!icmp_ln202)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 170 [1/1] (1.82ns)   --->   "%tmp_22 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.4i16.i16.i2, i2 0, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_983, i2 1, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_984, i2 2, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_985, i2 3, i16 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_986, i16 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 170 'sparsemux' 'tmp_22' <Predicate = (!icmp_ln202 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 171 [1/1] (1.58ns)   --->   "%input_orderID_11 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.3i16.i16.i2, i2 0, i16 %tmp_20, i2 1, i16 %tmp_21, i2 2, i16 %tmp_22, i16 0, i2 %level" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 171 'sparsemux' 'input_orderID_11' <Predicate = (!icmp_ln202)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_60 = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln202, i1 0" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 172 'bitconcatenate' 'tmp_60' <Predicate = (!icmp_ln202 & !bit)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln202, i1 1" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 173 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln202 & bit)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.98ns)   --->   "%new_idx = select i1 %bit, i3 %or_ln, i3 %tmp_60" [order_book_src/priority_queue.cpp:29->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 174 'select' 'new_idx' <Predicate = (!icmp_ln202)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (1.58ns)   --->   "%store_ln26 = store i3 %new_idx, i3 %new_idx_5" [order_book_src/priority_queue.cpp:26->order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425]   --->   Operation 175 'store' 'store_ln26' <Predicate = (!icmp_ln202)> <Delay = 1.58>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln202 = br void %for.body.i624" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 176 'br' 'br_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.64>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%input_price = load i16 %input_price_4"   --->   Operation 177 'load' 'input_price' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%input_orderID_10 = load i16 %input_orderID_4"   --->   Operation 178 'load' 'input_orderID_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 179 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%specpipeline_ln205 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [order_book_src/priority_queue.cpp:205->order_book_src/priority_queue.cpp:425]   --->   Operation 180 'specpipeline' 'specpipeline_ln205' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln202 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425]   --->   Operation 181 'specloopname' 'specloopname_ln202' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.07ns)   --->   "%icmp_ln206 = icmp_slt  i16 %input_price, i16 %input_price_6" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 182 'icmp' 'icmp_ln206' <Predicate = (!icmp_ln202)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (2.07ns)   --->   "%icmp_ln206_1 = icmp_eq  i16 %input_orderID_11, i16 0" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 183 'icmp' 'icmp_ln206_1' <Predicate = (!icmp_ln202)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.97ns)   --->   "%or_ln206 = or i1 %icmp_ln206, i1 %icmp_ln206_1" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 184 'or' 'or_ln206' <Predicate = (!icmp_ln202)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln206 = br i1 %or_ln206, void %if.else48.i646, void %if.then39.i640" [order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425]   --->   Operation 185 'br' 'br_ln206' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (2.07ns)   --->   "%icmp_ln211 = icmp_eq  i16 %input_price, i16 %input_price_6" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:425]   --->   Operation 186 'icmp' 'icmp_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (2.07ns)   --->   "%icmp_ln211_1 = icmp_ult  i16 %input_orderID_10, i16 %input_orderID_11" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:425]   --->   Operation 187 'icmp' 'icmp_ln211_1' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 2.07> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/1] (0.97ns)   --->   "%and_ln211 = and i1 %icmp_ln211, i1 %icmp_ln211_1" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:425]   --->   Operation 188 'and' 'and_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln211 = br i1 %and_ln211, void %if.end74.i665, void %if.then63.i659" [order_book_src/priority_queue.cpp:211->order_book_src/priority_queue.cpp:425]   --->   Operation 189 'br' 'br_ln211' <Predicate = (!icmp_ln202 & !or_ln206)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 190 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 191 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 192 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 193 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 194 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 195 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 196 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 197 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 198 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 199 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 200 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 201 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 202 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 203 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 204 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 205 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 206 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 207 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 208 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 209 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 210 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 211 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 212 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425]   --->   Operation 213 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 0.00>
ST_3 : Operation 214 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 214 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 215 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 215 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 216 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 216 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 217 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 217 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 218 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 218 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 219 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 219 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 220 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 220 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 221 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 221 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 222 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 222 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 223 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 223 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 224 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 224 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 225 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 225 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 226 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 226 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 227 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 227 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 228 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 228 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 229 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 229 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 230 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 230 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 231 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 231 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 232 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 232 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 233 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 233 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 234 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 234 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 235 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 235 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 236 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 236 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 237 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 237 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 238 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %level, void %V22.i27.i6221462.case.01503, i2 2, void %V22.i27.i6221462.case.21505, i2 1, void %V22.i27.i6221462.case.11504" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 238 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.56>
ST_3 : Operation 239 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.31739, i2 0, void %arrayidx6810.i6551468.3.case.01736, i2 1, void %arrayidx6810.i6551468.3.case.11737, i2 2, void %arrayidx6810.i6551468.3.case.21738" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 239 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 1.56>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 240 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.31745, i2 0, void %arrayidx6810.i6551468.3.case.01742, i2 1, void %arrayidx6810.i6551468.3.case.11743, i2 2, void %arrayidx6810.i6551468.3.case.21744" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 241 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 1.56>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 242 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (1.56ns)   --->   "%switch_ln213 = switch i2 %trunc_ln202, void %arrayidx6810.i6551468.3.case.31733, i2 0, void %arrayidx6810.i6551468.3.case.01730, i2 1, void %arrayidx6810.i6551468.3.case.11731, i2 2, void %arrayidx6810.i6551468.3.case.21732" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 243 'switch' 'switch_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1)> <Delay = 1.56>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 244 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (1.58ns)   --->   "%store_ln370 = store i16 %input_orderID_11, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 245 'store' 'store_ln370' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.58>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 246 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_304, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 247 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_305, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 248 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_306, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 249 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_307, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 250 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_308, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 251 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_309, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 252 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_310, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 253 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_311, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 254 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_312, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 255 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_313, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 256 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902 = getelementptr i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_314, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 257 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_255, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 258 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_256, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 259 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_257, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 260 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_258, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 261 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_259, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 262 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_260, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 263 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_261, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 264 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_262, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 265 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_263, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 266 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_264, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 267 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_265, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 268 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914 = getelementptr i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_266, i64 0, i64 %zext_ln370" [order_book_src/priority_queue.cpp:207->order_book_src/priority_queue.cpp:425]   --->   Operation 269 'getelementptr' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 0.00>
ST_3 : Operation 270 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 270 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 271 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 271 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 272 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 272 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 273 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 273 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 274 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 274 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 275 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 275 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 276 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 276 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 277 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 277 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 278 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 278 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 279 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 279 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 280 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 280 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 281 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 281 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_3 : Operation 282 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 282 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 283 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 283 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 284 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 284 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 285 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 285 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 286 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 286 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 287 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 287 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 288 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 288 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 289 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 289 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 290 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 290 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 291 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 291 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 292 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 292 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 293 [2/2] (3.25ns)   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 293 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_3 : Operation 294 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %level, void %V22.i27.i6221462.case.0, i2 2, void %V22.i27.i6221462.case.2, i2 1, void %V22.i27.i6221462.case.1" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 294 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.56>
ST_3 : Operation 295 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.31715, i2 0, void %arrayidx4312.i6361470.3.case.01712, i2 1, void %arrayidx4312.i6361470.3.case.11713, i2 2, void %arrayidx4312.i6361470.3.case.21714" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 295 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 1.56>
ST_3 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 296 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 0.00>
ST_3 : Operation 297 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.31721, i2 0, void %arrayidx4312.i6361470.3.case.01718, i2 1, void %arrayidx4312.i6361470.3.case.11719, i2 2, void %arrayidx4312.i6361470.3.case.21720" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 297 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 1.56>
ST_3 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 298 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 0.00>
ST_3 : Operation 299 [1/1] (1.56ns)   --->   "%switch_ln208 = switch i2 %trunc_ln202, void %arrayidx4312.i6361470.3.case.31709, i2 0, void %arrayidx4312.i6361470.3.case.01706, i2 1, void %arrayidx4312.i6361470.3.case.11707, i2 2, void %arrayidx4312.i6361470.3.case.21708" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 299 'switch' 'switch_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1)> <Delay = 1.56>
ST_3 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 300 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1)> <Delay = 0.00>
ST_3 : Operation 301 [1/1] (1.58ns)   --->   "%store_ln370 = store i16 %input_orderID_11, i16 %input_orderID_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 301 'store' 'store_ln370' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58>
ST_3 : Operation 302 [1/1] (1.58ns)   --->   "%store_ln370 = store i16 %input_price_6, i16 %input_price_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 302 'store' 'store_ln370' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58>
ST_3 : Operation 541 [1/1] (0.00ns)   --->   "%new_idx_5_load_1 = load i3 %new_idx_5"   --->   Operation 541 'load' 'new_idx_5_load_1' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 542 [1/1] (0.00ns)   --->   "%input_size_4_load = load i8 %input_size_4"   --->   Operation 542 'load' 'input_size_4_load' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 543 [1/1] (0.00ns)   --->   "%input_direction_4_load = load i3 %input_direction_4"   --->   Operation 543 'load' 'input_direction_4_load' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 544 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %new_idx_5_out, i3 %new_idx_5_load_1"   --->   Operation 544 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i3P0A, i3 %input_direction_4_out, i3 %input_direction_4_load"   --->   Operation 545 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_orderID_4_out, i16 %input_orderID_10"   --->   Operation 546 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 547 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8P0A, i8 %input_size_4_out, i8 %input_size_4_load"   --->   Operation 547 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 548 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %input_price_4_out, i16 %input_price"   --->   Operation 548 'write' 'write_ln0' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 549 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 549 'ret' 'ret_ln0' <Predicate = (icmp_ln202)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.66>
ST_4 : Operation 303 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 303 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 304 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 304 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 305 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 305 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 306 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 306 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 307 [1/1] (1.82ns)   --->   "%tmp_53 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1012, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1013, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1014, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 307 'sparsemux' 'tmp_53' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 308 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 309 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 309 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 310 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 310 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 311 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 311 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 312 [1/1] (1.82ns)   --->   "%tmp_55 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1015, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1016, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1017, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1018, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 312 'sparsemux' 'tmp_55' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 313 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 314 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 314 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 315 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 315 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 316 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 316 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 317 [1/1] (1.82ns)   --->   "%tmp_56 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1019, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1020, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1021, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1022, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 317 'sparsemux' 'tmp_56' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (1.58ns)   --->   "%input_size_2 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_53, i2 1, i8 %tmp_55, i2 2, i8 %tmp_56, i8 0, i2 %level" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 318 'sparsemux' 'input_size_2' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 319 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 320 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 320 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 321 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 321 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 322 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 322 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 323 [1/1] (1.82ns)   --->   "%tmp_57 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1023, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1024, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1025, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1026, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 323 'sparsemux' 'tmp_57' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 324 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 325 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 325 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 326 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 326 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 327 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 327 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 328 [1/1] (1.82ns)   --->   "%tmp_58 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1027, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1028, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1029, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1030, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 328 'sparsemux' 'tmp_58' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 329 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 330 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 330 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 331 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 331 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 332 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 332 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 333 [1/1] (1.82ns)   --->   "%tmp_59 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1031, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1032, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1033, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1034, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 333 'sparsemux' 'tmp_59' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (1.58ns)   --->   "%input_direction_5 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_57, i2 1, i3 %tmp_58, i2 2, i3 %tmp_59, i3 0, i2 %level" [order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425]   --->   Operation 334 'sparsemux' 'input_direction_5' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%input_size_4_load37 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 335 'load' 'input_size_4_load37' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%input_direction_4_load13 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 336 'load' 'input_direction_4_load13' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 337 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 338 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load37, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_993" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 338 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 339 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 339 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 340 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load13, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1005" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 340 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1735" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 341 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%input_size_4_load38 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 342 'load' 'input_size_4_load38' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%input_direction_4_load14 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 343 'load' 'input_direction_4_load14' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 344 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 345 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load38, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_992" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 345 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 346 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 346 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 347 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load14, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1004" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 347 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1735" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 348 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%input_size_4_load39 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 349 'load' 'input_size_4_load39' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%input_direction_4_load15 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 350 'load' 'input_direction_4_load15' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 351 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 352 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load39, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_991" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 352 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 353 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 353 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 354 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load15, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1003" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 354 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 355 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1735" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 355 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 356 [1/1] (0.00ns)   --->   "%input_size_4_load36 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 356 'load' 'input_size_4_load36' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 357 [1/1] (0.00ns)   --->   "%input_direction_4_load12 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 357 'load' 'input_direction_4_load12' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 358 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 358 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 359 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load36, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_994" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 359 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 360 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 360 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 361 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load12, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1006" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 361 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 362 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1735" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 362 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 363 [1/1] (0.00ns)   --->   "%input_size_4_load33 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 363 'load' 'input_size_4_load33' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 364 [1/1] (0.00ns)   --->   "%input_direction_4_load_11 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 364 'load' 'input_direction_4_load_11' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 365 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 365 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 366 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load33, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_997" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 366 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 367 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 367 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 368 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1009" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 368 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 369 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1741" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 369 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 370 [1/1] (0.00ns)   --->   "%input_size_4_load34 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 370 'load' 'input_size_4_load34' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 371 [1/1] (0.00ns)   --->   "%input_direction_4_load_10 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 371 'load' 'input_direction_4_load_10' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 372 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 372 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 373 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load34, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_996" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 373 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 374 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 374 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 375 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1008" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 375 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1741" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 376 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 377 [1/1] (0.00ns)   --->   "%input_size_4_load35 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 377 'load' 'input_size_4_load35' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%input_direction_4_load11 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 378 'load' 'input_direction_4_load11' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 379 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 380 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load35, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_995" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 380 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 381 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 381 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 382 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load11, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1007" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 382 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1741" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 383 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%input_size_4_load32 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 384 'load' 'input_size_4_load32' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%input_direction_4_load_9 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 385 'load' 'input_direction_4_load_9' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 386 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 387 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load32, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_998" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 387 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 388 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 388 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 389 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_9, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1010" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 389 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1741" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 390 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns)   --->   "%input_size_4_load41 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 391 'load' 'input_size_4_load41' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 392 [1/1] (0.00ns)   --->   "%input_direction_4_load17 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 392 'load' 'input_direction_4_load17' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 393 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 393 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 394 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load41, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_989" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 394 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 395 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 395 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 396 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load17, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1001" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 396 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 397 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1729" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 397 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 398 [1/1] (0.00ns)   --->   "%input_size_4_load42 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 398 'load' 'input_size_4_load42' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 399 [1/1] (0.00ns)   --->   "%input_direction_4_load_8 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 399 'load' 'input_direction_4_load_8' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 400 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 400 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 401 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load42, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_988" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 401 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 402 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 402 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 403 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_8, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1000" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 403 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1729" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 404 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 405 [1/1] (0.00ns)   --->   "%input_size_4_load43 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 405 'load' 'input_size_4_load43' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 406 [1/1] (0.00ns)   --->   "%input_direction_4_load_7 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 406 'load' 'input_direction_4_load_7' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 407 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 407 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 408 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load43, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 408 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 409 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 409 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 410 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load_7, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_999" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 410 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 411 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1729" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 411 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 412 [1/1] (0.00ns)   --->   "%input_size_4_load_10 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 412 'load' 'input_size_4_load_10' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 413 [1/1] (0.00ns)   --->   "%input_direction_4_load16 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 413 'load' 'input_direction_4_load16' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 414 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 414 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 415 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i8 %input_size_4_load_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_990" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 415 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 416 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 416 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 417 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln213 = store i3 %input_direction_4_load16, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1002" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 417 'store' 'store_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln213 = br void %arrayidx6810.i6551468.3.exit1729" [order_book_src/priority_queue.cpp:213->order_book_src/priority_queue.cpp:425]   --->   Operation 418 'br' 'br_ln213' <Predicate = (!icmp_ln202 & !or_ln206 & and_ln211 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 419 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 419 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 420 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 420 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 421 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 421 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 422 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 422 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 423 [1/1] (1.82ns)   --->   "%tmp_39 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_916, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_917, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_918, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 423 'sparsemux' 'tmp_39' <Predicate = (!icmp_ln202 & or_ln206 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 424 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 425 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 425 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 426 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 426 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 427 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 427 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 428 [1/1] (1.82ns)   --->   "%tmp_49 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_919, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_920, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_921, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_922, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 428 'sparsemux' 'tmp_49' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 429 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 430 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 430 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 431 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 431 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 432 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 432 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 433 [1/1] (1.82ns)   --->   "%tmp_50 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.4i8.i8.i2, i2 0, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_923, i2 1, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_924, i2 2, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_925, i2 3, i8 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_926, i8 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 433 'sparsemux' 'tmp_50' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (1.58ns)   --->   "%input_size_8 = sparsemux i8 @_ssdm_op_SparseMux.ap_auto.3i8.i8.i2, i2 0, i8 %tmp_39, i2 1, i8 %tmp_49, i2 2, i8 %tmp_50, i8 0, i2 %level" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 434 'sparsemux' 'input_size_8' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 435 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 0 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 436 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 436 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 1 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 437 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 437 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 2 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 438 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 438 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930' <Predicate = (!icmp_ln202 & or_ln206 & trunc_ln202 == 3 & level == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 439 [1/1] (1.82ns)   --->   "%tmp_51 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_927, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_928, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_929, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_930, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 439 'sparsemux' 'tmp_51' <Predicate = (!icmp_ln202 & or_ln206 & level == 0)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 440 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 441 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 441 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 442 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 442 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 443 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 443 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 444 [1/1] (1.82ns)   --->   "%tmp_s = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_931, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_932, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_933, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_934, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 444 'sparsemux' 'tmp_s' <Predicate = (!icmp_ln202 & or_ln206 & level == 1)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 445 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 446 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 446 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 447 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 447 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 448 [1/2] ( I:3.25ns O:3.25ns )   --->   "%order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938 = load i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 448 'load' 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 449 [1/1] (1.82ns)   --->   "%tmp_52 = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.4i3.i3.i2, i2 0, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_935, i2 1, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_936, i2 2, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_937, i2 3, i3 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_938, i3 0, i2 %trunc_ln202" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 449 'sparsemux' 'tmp_52' <Predicate = (!icmp_ln202 & or_ln206 & level == 2)> <Delay = 1.82> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (1.58ns)   --->   "%input_direction = sparsemux i3 @_ssdm_op_SparseMux.ap_auto.3i3.i3.i2, i2 0, i3 %tmp_51, i2 1, i3 %tmp_s, i2 2, i3 %tmp_52, i3 0, i2 %level" [order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425]   --->   Operation 450 'sparsemux' 'input_direction' <Predicate = (!icmp_ln202 & or_ln206)> <Delay = 1.58> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 140 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns)   --->   "%input_size_4_load_9 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 451 'load' 'input_size_4_load_9' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 452 [1/1] (0.00ns)   --->   "%input_direction_4_load25 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 452 'load' 'input_direction_4_load25' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 453 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_945" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 453 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 454 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_9, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_897" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 454 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 455 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_969" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 455 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 456 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load25, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_909" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 456 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 457 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1711" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 457 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 458 [1/1] (0.00ns)   --->   "%input_size_4_load_8 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 458 'load' 'input_size_4_load_8' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 459 [1/1] (0.00ns)   --->   "%input_direction_4_load_6 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 459 'load' 'input_direction_4_load_6' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 460 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_944" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 460 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 461 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_8, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_896" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 461 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 462 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_968" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 462 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 463 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_6, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_908" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 463 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 464 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1711" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 464 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 465 [1/1] (0.00ns)   --->   "%input_size_4_load51 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 465 'load' 'input_size_4_load51' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 466 [1/1] (0.00ns)   --->   "%input_direction_4_load_5 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 466 'load' 'input_direction_4_load_5' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 467 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_943" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 467 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 468 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load51, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_895" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 468 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 469 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_967" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 469 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 470 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_907" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 470 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1711" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 471 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 472 [1/1] (0.00ns)   --->   "%input_size_4_load_7 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 472 'load' 'input_size_4_load_7' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 473 [1/1] (0.00ns)   --->   "%input_direction_4_load24 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 473 'load' 'input_direction_4_load24' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 474 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_946" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 474 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 475 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_7, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_898" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 475 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 476 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_970" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 476 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 477 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load24, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_910" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 477 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 478 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1711" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 478 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 479 [1/1] (0.00ns)   --->   "%input_size_4_load45 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 479 'load' 'input_size_4_load45' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 480 [1/1] (0.00ns)   --->   "%input_direction_4_load21 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 480 'load' 'input_direction_4_load21' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 481 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_949" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 481 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 482 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load45, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_901" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 482 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 483 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_973" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 483 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 484 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load21, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_913" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 484 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1717" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 485 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 486 [1/1] (0.00ns)   --->   "%input_size_4_load_6 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 486 'load' 'input_size_4_load_6' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 487 [1/1] (0.00ns)   --->   "%input_direction_4_load22 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 487 'load' 'input_direction_4_load22' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 488 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_948" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 488 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 489 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_6, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_900" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 489 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 490 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_972" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 490 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 491 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load22, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_912" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 491 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 492 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1717" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 492 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 493 [1/1] (0.00ns)   --->   "%input_size_4_load_5 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 493 'load' 'input_size_4_load_5' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 494 [1/1] (0.00ns)   --->   "%input_direction_4_load23 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 494 'load' 'input_direction_4_load23' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 495 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_947" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 495 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 496 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_5, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_899" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 496 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 497 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_971" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 497 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 498 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load23, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_911" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 498 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1717" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 499 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 500 [1/1] (0.00ns)   --->   "%input_size_4_load_4 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 500 'load' 'input_size_4_load_4' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 501 [1/1] (0.00ns)   --->   "%input_direction_4_load_4 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 501 'load' 'input_direction_4_load_4' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 502 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_950" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 502 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 503 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_4, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_902" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 503 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 504 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_974" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 504 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 505 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_4, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_914" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 505 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 506 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1717" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 506 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level == 2 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 507 [1/1] (0.00ns)   --->   "%input_size_4_load53 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 507 'load' 'input_size_4_load53' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 508 [1/1] (0.00ns)   --->   "%input_direction_4_load_3 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 508 'load' 'input_direction_4_load_3' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 509 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_941" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 509 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 510 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load53, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_893" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 510 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 511 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_965" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 511 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 512 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_3, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_905" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 512 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1705" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 513 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 2)> <Delay = 0.00>
ST_4 : Operation 514 [1/1] (0.00ns)   --->   "%input_size_4_load_3 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 514 'load' 'input_size_4_load_3' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 515 [1/1] (0.00ns)   --->   "%input_direction_4_load_2 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 515 'load' 'input_direction_4_load_2' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 516 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_940" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 516 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 517 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_3, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_892" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 517 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 518 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_964" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 518 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 519 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_904" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 519 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 520 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1705" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 520 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 1)> <Delay = 0.00>
ST_4 : Operation 521 [1/1] (0.00ns)   --->   "%input_size_4_load_2 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 521 'load' 'input_size_4_load_2' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 522 [1/1] (0.00ns)   --->   "%input_direction_4_load31 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 522 'load' 'input_direction_4_load31' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 523 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_939" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 523 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 524 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_2, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_891" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 524 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 525 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_963" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 525 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 526 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load31, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_903" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 526 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1705" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 527 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 0)> <Delay = 0.00>
ST_4 : Operation 528 [1/1] (0.00ns)   --->   "%input_size_4_load_1 = load i8 %input_size_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 528 'load' 'input_size_4_load_1' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 529 [1/1] (0.00ns)   --->   "%input_direction_4_load_1 = load i3 %input_direction_4" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 529 'load' 'input_direction_4_load_1' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 0.00>
ST_4 : Operation 530 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_price, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_942" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 530 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 531 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i8 %input_size_4_load_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_894" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 531 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 2> <RAM>
ST_4 : Operation 532 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i16 %input_orderID_10, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_966" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 532 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 2> <RAM>
ST_4 : Operation 533 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln208 = store i3 %input_direction_4_load_1, i1 %order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_906" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 533 'store' 'store_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 87 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 2> <RAM>
ST_4 : Operation 534 [1/1] (0.00ns)   --->   "%br_ln208 = br void %arrayidx4312.i6361470.3.exit1705" [order_book_src/priority_queue.cpp:208->order_book_src/priority_queue.cpp:425]   --->   Operation 534 'br' 'br_ln208' <Predicate = (!icmp_ln202 & or_ln206 & level != 2 & level != 1 & trunc_ln202 == 3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.70>
ST_5 : Operation 535 [1/1] (1.70ns)   --->   "%store_ln370 = store i3 %input_direction_5, i3 %input_direction_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 535 'store' 'store_ln370' <Predicate = (!or_ln206 & and_ln211)> <Delay = 1.70>
ST_5 : Operation 536 [1/1] (1.70ns)   --->   "%store_ln370 = store i8 %input_size_2, i8 %input_size_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 536 'store' 'store_ln370' <Predicate = (!or_ln206 & and_ln211)> <Delay = 1.70>
ST_5 : Operation 537 [1/1] (0.00ns)   --->   "%br_ln215 = br void %if.end74.i665" [order_book_src/priority_queue.cpp:215->order_book_src/priority_queue.cpp:425]   --->   Operation 537 'br' 'br_ln215' <Predicate = (!or_ln206 & and_ln211)> <Delay = 0.00>
ST_5 : Operation 538 [1/1] (1.70ns)   --->   "%store_ln370 = store i3 %input_direction, i3 %input_direction_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 538 'store' 'store_ln370' <Predicate = (or_ln206)> <Delay = 1.70>
ST_5 : Operation 539 [1/1] (1.70ns)   --->   "%store_ln370 = store i8 %input_size_8, i8 %input_size_4" [order_book_src/priority_queue.cpp:370]   --->   Operation 539 'store' 'store_ln370' <Predicate = (or_ln206)> <Delay = 1.70>
ST_5 : Operation 540 [1/1] (0.00ns)   --->   "%br_ln210 = br void %if.end74.i665" [order_book_src/priority_queue.cpp:210->order_book_src/priority_queue.cpp:425]   --->   Operation 540 'br' 'br_ln210' <Predicate = (or_ln206)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.418ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln202', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425) of variable 'zext_ln177_1_cast' on local variable 'i', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425 [127]  (1.588 ns)
	'load' operation 3 bit ('i', order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425) on local variable 'i', order_book_src/priority_queue.cpp:202->order_book_src/priority_queue.cpp:425 [131]  (0.000 ns)
	'add' operation 3 bit ('level', order_book_src/priority_queue.cpp:216->order_book_src/priority_queue.cpp:425) [555]  (1.650 ns)
	blocking operation 2.18 ns on control path)

 <State 2>: 6.669ns
The critical path consists of the following:
	'load' operation 16 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_951', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_287' [158]  (3.254 ns)
	'sparsemux' operation 16 bit ('tmp_16', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425) [162]  (1.827 ns)
	'sparsemux' operation 16 bit ('input.price', order_book_src/priority_queue.cpp:206->order_book_src/priority_queue.cpp:425) [173]  (1.588 ns)

 <State 3>: 4.643ns
The critical path consists of the following:
	'getelementptr' operation 1 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_987', order_book_src/priority_queue.cpp:212->order_book_src/priority_queue.cpp:425) [212]  (0.000 ns)
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_1011', order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303' [236]  (3.254 ns)
	blocking operation 1.389 ns on control path)

 <State 4>: 6.669ns
The critical path consists of the following:
	'load' operation 8 bit ('order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_915', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425) on array 'order_book_stream_stream_stream_stream_stream_stream_stream_ap_uint_ap_u_303' [407]  (3.254 ns)
	'sparsemux' operation 8 bit ('tmp_39', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425) [411]  (1.827 ns)
	'sparsemux' operation 8 bit ('input.size', order_book_src/priority_queue.cpp:209->order_book_src/priority_queue.cpp:425) [422]  (1.588 ns)

 <State 5>: 1.707ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln370', order_book_src/priority_queue.cpp:370) of variable 'input.direction', order_book_src/priority_queue.cpp:214->order_book_src/priority_queue.cpp:425 on local variable 'input.direction', order_book_src/priority_queue.cpp:370 [378]  (1.707 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
