****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:42:32 2025
****************************************

  Startpoint: count_instr_reg[0] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: count_instr_reg[63] (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Slow
  Scenario: FUNC_Slow
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.06      0.06

  count_instr_reg[0]/CK (SAEDRVT14_FSDPSYNRBQ_V2_0P5)
                                                   0.00      0.06 r
  count_instr_reg[0]/Q (SAEDRVT14_FSDPSYNRBQ_V2_0P5)
                                                   0.08      0.14 r
  A6055/X (SAEDRVT14_AN2_MM_0P5)                   0.02      0.17 r
  placectmTdsLR_1_9782/X (SAEDRVT14_AN3_1)         0.03      0.19 r
  placectmTdsLR_1_9794/X (SAEDRVT14_AN3_1)         0.02      0.22 r
  add_1566/U_15/CO (SAEDRVT14_ADDH_0P5)            0.02      0.23 r
  add_1566/U_17/CO (SAEDRVT14_ADDH_0P5)            0.02      0.25 r
  add_1566/U_20/CO (SAEDRVT14_ADDH_0P5)            0.02      0.27 r
  placectmTdsLR_1_9868/X (SAEDRVT14_AN4_1)         0.03      0.30 r
  add_1566/U_30/CO (SAEDRVT14_ADDH_0P5)            0.02      0.33 r
  placectmTdsLR_1_9900/X (SAEDRVT14_AN4_1)         0.03      0.35 r
  add_1566/U_40/CO (SAEDRVT14_ADDH_0P5)            0.02      0.37 r
  add_1566/U_42/CO (SAEDRVT14_ADDH_0P5)            0.02      0.39 r
  add_1566/U_45/CO (SAEDRVT14_ADDH_0P5)            0.02      0.41 r
  A6019/X (SAEDRVT14_AN2_MM_0P5)                   0.02      0.44 r
  add_1566/U_55/CO (SAEDRVT14_ADDH_0P5)            0.02      0.46 r
  placectmTdsLR_1_9798/X (SAEDRVT14_AN4_1)         0.03      0.49 r
  add_1566/U_65/CO (SAEDRVT14_ADDH_0P5)            0.02      0.51 r
  add_1566/U_67/CO (SAEDRVT14_ADDH_0P5)            0.02      0.53 r
  add_1566/U_70/CO (SAEDRVT14_ADDH_0P5)            0.03      0.55 r
  placectmTdsLR_1_9871/X (SAEDRVT14_AN4_1)         0.03      0.58 r
  add_1566/U_80/CO (SAEDRVT14_ADDH_0P5)            0.02      0.61 r
  add_1566/U_82/CO (SAEDRVT14_ADDH_0P5)            0.02      0.63 r
  add_1566/U_85/CO (SAEDRVT14_ADDH_0P5)            0.03      0.65 r
  placectmTdsLR_1_9941/X (SAEDRVT14_AN4_1)         0.03      0.68 r
  add_1566/U_95/CO (SAEDRVT14_ADDH_0P5)            0.02      0.70 r
  add_1566/U_97/CO (SAEDRVT14_ADDH_0P5)            0.02      0.72 r
  add_1566/U_100/CO (SAEDRVT14_ADDH_0P5)           0.03      0.74 r
  A6051/X (SAEDRVT14_AN2_MM_0P5)                   0.02      0.77 r
  add_1566/U_110/CO (SAEDRVT14_ADDH_0P5)           0.02      0.79 r
  add_1566/U_112/CO (SAEDRVT14_ADDH_0P5)           0.02      0.81 r
  add_1566/U_115/CO (SAEDRVT14_ADDH_0P5)           0.02      0.83 r
  placectmTdsLR_1_9878/X (SAEDRVT14_AN4_1)         0.03      0.86 r
  add_1566/U_125/CO (SAEDRVT14_ADDH_0P5)           0.02      0.89 r
  A6045/X (SAEDRVT14_AN2_MM_0P5)                   0.02      0.91 r
  add_1566/U_135/CO (SAEDRVT14_ADDH_0P5)           0.03      0.93 r
  A6039/X (SAEDRVT14_AN2_MM_0P5)                   0.02      0.96 r
  add_1566/U_145/CO (SAEDRVT14_ADDH_0P5)           0.03      0.98 r
  placectmTdsLR_1_9773/X (SAEDRVT14_AN4_1)         0.03      1.01 r
  add_1566/U_155/CO (SAEDRVT14_ADDH_0P5)           0.02      1.03 r
  ctmi_15119/X (SAEDRVT14_EO2_V1_0P75)             0.02      1.05 f
  count_instr_reg[63]/D (SAEDRVT14_FSDPSYNRBQ_V2_0P5)
                                                   0.00      1.05 f
  data arrival time                                          1.05

  clock clk (rise edge)                            1.20      1.20
  clock network delay (ideal)                      0.10      1.30
  count_instr_reg[63]/CK (SAEDRVT14_FSDPSYNRBQ_V2_0P5)
                                                   0.00      1.30 r
  clock uncertainty                               -0.25      1.05
  library setup time                               0.00      1.05
  data required time                                         1.05
  ------------------------------------------------------------------------
  data required time                                         1.05
  data arrival time                                         -1.05
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
