//Verilog module.
module segment7(
     bcd,
     dig
    );
     
     //Declare inputs,outputs and internal variables.
     input [3:0] bcd;
     output [6:0] dig;
     reg [6:0] dig;

//always block for converting bcd digit into 7 segment format
    always @(bcd)
    begin
        case (bcd) //case statement
            0  : dig = !7'h3F;
            1  : dig = !7'h06;
            2  : dig = !7'h5B;
            3  : dig = !7'h4F;
            4  : dig = !7'h66;
            5  : dig = !7'h6D;
            6  : dig = !7'h7D;
            7  : dig = !7'h07;
            8  : dig = !7'h7F;
            9  : dig = !7'h6F;
			'hA: dig = !7'h77;
			'hB: dig = !7'h7C;
			'hC: dig = !7'h39;
			'hD: dig = !7'h5E;
			'hE: dig = !7'h79;
			'hF: dig = !7'h71;
            //switch off 7 segment character when the bcd digit is not a decimal number.
            default : dig = 7'b1111111; 
        endcase
    end
    
endmodule