[
	{
		"slug": "COEN6741",
		"name": "COEN6741: Mini-MIPS Design and Simulation",
		"image": "COEN6741.jpg",
		"url": "/project/COEN6741-project/",
		"date": "April 2019",
		"tags": ["VHDL","Verilog","Python"]
	},
	{
		"slug": "ELEC6851",
		"name": "ELEC6851: Telecommunications Networks Simulation",
		"image": "ELEC6851.jpg",
		"url": "/project/ELEC6851-project/",
		"date": "April 2019",
		"tags": ["Qualnet"]
	},
	{
		"slug": "ELEC6891",		
		"name": "ELEC6891:Broadcast System Design",
		"image": "ELEC6891.jpg",
		"url": "/project/ELEC6891-project/",
		"date": "June 2014",
		"tags": ["Matlab"]
	},
	{
		"slug": "ELEC6601",
		"name": "ELEC6601: Digital Signal Processing",
		"image": "ELEC6601.jpg",
		"url":"/project/ELEC6601-project/",
		"date": "Aug 2019",
		"tags": ["Matlab"]
	},
	{
		"name": "Cool project 5",
		"image": "placeholder.jpg",
		"date": "Oct 2016",
		"tags": ["Python","nodejs"]
	},
	{
		"name": "Cool project 6",
		"image": "placeholder.jpg",
		"date": "Oct 2016",
		"tags": ["Python","nodejs"]
	}
]
