// Seed: 2385837039
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input wor id_2,
    input wand id_3,
    input wor id_4,
    output tri0 id_5,
    input tri0 id_6
    , id_24,
    output tri0 id_7,
    input wor id_8,
    output supply0 id_9,
    input wor id_10,
    output wor id_11,
    input supply0 id_12,
    input tri1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    output supply0 id_16,
    input tri id_17,
    output wand id_18,
    output uwire id_19,
    output wire id_20,
    input tri id_21,
    input wor id_22
);
endmodule
module module_1 (
    output logic id_0,
    input supply1 id_1,
    input wor id_2,
    input wor id_3,
    output supply1 id_4,
    output wire id_5,
    output tri1 id_6,
    input tri0 id_7
);
  wire id_9;
  module_0(
      id_4,
      id_1,
      id_1,
      id_3,
      id_3,
      id_5,
      id_7,
      id_6,
      id_3,
      id_4,
      id_1,
      id_5,
      id_7,
      id_1,
      id_3,
      id_1,
      id_6,
      id_7,
      id_4,
      id_5,
      id_4,
      id_2,
      id_2
  );
  always begin
    $display(id_7);
  end
  always begin
    id_0 <= 1'b0;
  end
  wire id_10;
  wor  id_11 = id_2;
  assign id_5 = ~1;
  assign id_5 = 1;
endmodule
