Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\SOML_project - work - Copy (2)\debug_soml.qsys" --block-symbol-file --output-directory="C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\SOML_project - work - Copy (2)\debug_soml" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SOML_project - work - Copy (2)/debug_soml.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\SOML_project - work - Copy (2)\debug_soml.qsys" --synthesis=VERILOG --output-directory="C:\Users\DELL\OneDrive - ptit.edu.vn\Desktop\SOML_project - work - Copy (2)\debug_soml\synthesis" --family="MAX 10" --part=10M50DAF484C7G
Progress: Loading SOML_project - work - Copy (2)/debug_soml.qsys
Progress: Reading input file
Progress: Adding in_system_sources_probes_0 [altera_in_system_sources_probes 17.1]
Progress: Parameterizing module in_system_sources_probes_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: debug_soml: Generating debug_soml "debug_soml" for QUARTUS_SYNTH
Info: in_system_sources_probes_0: "debug_soml" instantiated altera_in_system_sources_probes "in_system_sources_probes_0"
Info: debug_soml: Done "debug_soml" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
