HelpInfo,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:Blinking_System
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||Blinking_System.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/95||std1164.vhd(890);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/890
Implementation;Synthesis||CD630||@N: Synthesizing work.blinking_system.rtl.||Blinking_System.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/96||Blinking_System.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\Blinking_System\Blinking_System.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.bibuf.syn_black_box.||Blinking_System.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/97||smartfusion2.vhd(434);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/434
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.sysreset.syn_black_box.||Blinking_System.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/100||smartfusion2.vhd(790);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/790
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0.rtl.||Blinking_System.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/103||OSC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.osc_c0_osc_c0_0_osc.def_arch.||Blinking_System.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/104||OSC_C0_OSC_C0_0_OSC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing work.rcosc_25_50mhz.def_arch.||Blinking_System.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/105||osc_comps.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\SgCore\OSC\2.0.101\osc_comps.vhd'/linenumber/19
Implementation;Synthesis||CL240||@W:Signal XTLOSC_O2F is floating; a simulation mismatch is possible.||Blinking_System.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/110||OSC_C0_OSC_C0_0_OSC.vhd(16);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/16
Implementation;Synthesis||CL240||@W:Signal XTLOSC_CCC is floating; a simulation mismatch is possible.||Blinking_System.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/111||OSC_C0_OSC_C0_0_OSC.vhd(15);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/15
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_O2F is floating; a simulation mismatch is possible.||Blinking_System.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/112||OSC_C0_OSC_C0_0_OSC.vhd(14);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/14
Implementation;Synthesis||CL240||@W:Signal RCOSC_1MHZ_CCC is floating; a simulation mismatch is possible.||Blinking_System.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/113||OSC_C0_OSC_C0_0_OSC.vhd(13);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/13
Implementation;Synthesis||CL240||@W:Signal RCOSC_25_50MHZ_O2F is floating; a simulation mismatch is possible.||Blinking_System.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/114||OSC_C0_OSC_C0_0_OSC.vhd(12);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/12
Implementation;Synthesis||CD630||@N: Synthesizing work.led_controller.architecture_led_controller.||Blinking_System.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/117||LED_Controller.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/24
Implementation;Synthesis||CD233||@N: Using sequential encoding for type state_machine_apb.||Blinking_System.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/118||LED_Controller.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/107
Implementation;Synthesis||CD434||@W:Signal pclk100 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/119||LED_Controller.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/142
Implementation;Synthesis||CD434||@W:Signal presetn in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/120||LED_Controller.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/142
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Blinking_System.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/121||LED_Controller.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/142
Implementation;Synthesis||CG290||@W:Referenced variable pwrite is not in sensitivity list.||Blinking_System.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/122||LED_Controller.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/146
Implementation;Synthesis||CG290||@W:Referenced variable int_reg is not in sensitivity list.||Blinking_System.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/123||LED_Controller.vhd(160);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/160
Implementation;Synthesis||CG290||@W:Referenced variable psel is not in sensitivity list.||Blinking_System.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/124||LED_Controller.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/146
Implementation;Synthesis||CG290||@W:Referenced variable ch1_0_reg is not in sensitivity list.||Blinking_System.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/125||LED_Controller.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/156
Implementation;Synthesis||CG290||@W:Referenced variable paddr is not in sensitivity list.||Blinking_System.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/126||LED_Controller.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/148
Implementation;Synthesis||CG290||@W:Referenced variable ch0_1_reg is not in sensitivity list.||Blinking_System.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/127||LED_Controller.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/154
Implementation;Synthesis||CG290||@W:Referenced variable ch0_0_reg is not in sensitivity list.||Blinking_System.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/128||LED_Controller.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/152
Implementation;Synthesis||CG290||@W:Referenced variable ctrl_reg is not in sensitivity list.||Blinking_System.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/129||LED_Controller.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/150
Implementation;Synthesis||CD638||@W:Signal toggle2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/130||LED_Controller.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/78
Implementation;Synthesis||CD638||@W:Signal test_signal is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/131||LED_Controller.vhd(83);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/83
Implementation;Synthesis||CD638||@W:Signal apb_fsm is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/132||LED_Controller.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/108
Implementation;Synthesis||CD638||@W:Signal pready_sig is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/133||LED_Controller.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/111
Implementation;Synthesis||CD638||@W:Signal internal_int_sig is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/134||LED_Controller.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/115
Implementation;Synthesis||CD638||@W:Signal fabric_int_sig is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/135||LED_Controller.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/116
Implementation;Synthesis||CD638||@W:Signal timer_signal_last is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/136||LED_Controller.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/121
Implementation;Synthesis||CD630||@N: Synthesizing work.timer.architecture_timer.||Blinking_System.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/137||timer.vhd(6);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/6
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||Blinking_System.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/138||timer.vhd(22);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/22
Implementation;Synthesis||CG290||@W:Referenced variable presetn is not in sensitivity list.||Blinking_System.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/139||timer.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/24
Implementation;Synthesis||CL240||@W:Signal RST_out is floating; a simulation mismatch is possible.||Blinking_System.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/144||LED_Controller.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/36
Implementation;Synthesis||CL169||@W:Pruning unused register toggle_2. Make sure that there are no unused intermediate registers.||Blinking_System.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/145||LED_Controller.vhd(327);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/327
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0.rtl.||Blinking_System.srr(148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/148||FCCC_C0.vhd(17);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0.vhd'/linenumber/17
Implementation;Synthesis||CD630||@N: Synthesizing work.fccc_c0_fccc_c0_0_fccc.def_arch.||Blinking_System.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/149||FCCC_C0_FCCC_C0_0_FCCC.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\FCCC_C0\FCCC_C0_0\FCCC_C0_FCCC_C0_0_FCCC.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ccc.syn_black_box.||Blinking_System.srr(150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/150||smartfusion2.vhd(798);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/798
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.clkint.syn_black_box.||Blinking_System.srr(153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/153||smartfusion2.vhd(562);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/562
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.gnd.syn_black_box.||Blinking_System.srr(156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/156||smartfusion2.vhd(576);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/576
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.vcc.syn_black_box.||Blinking_System.srr(159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/159||smartfusion2.vhd(582);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/582
Implementation;Synthesis||CD630||@N: Synthesizing work.corei2c_c0.rtl.||Blinking_System.srr(166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/166||COREI2C_C0.vhd(19);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0.vhd'/linenumber/19
Implementation;Synthesis||CD630||@N: Synthesizing corei2c_lib.corei2c_c0_corei2c_c0_0_corei2c.rtl.||Blinking_System.srr(167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/167||corei2c.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/35
Implementation;Synthesis||CD638||@W:Signal seradr1apb is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/168||corei2c.vhd(183);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/183
Implementation;Synthesis||CD630||@N: Synthesizing corei2c_lib.corei2c_corei2creal.rtl.||Blinking_System.srr(169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/169||corei2creal.vhd(36);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/36
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmmod_type. For example, enumeration fsmmod0 is mapped to "1000000".||Blinking_System.srr(170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/170||corei2creal.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/182
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmsync_type. For example, enumeration fsmsync0 is mapped to "10000000".||Blinking_System.srr(171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/171||corei2creal.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/174
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmdet_type. For example, enumeration fsmdet0 is mapped to "1000000".||Blinking_System.srr(172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/172||corei2creal.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/166
Implementation;Synthesis||CD231||@N: Using onehot encoding for type fsmsta_type. For example, enumeration fsmsta08 is mapped to "100000000000000000000000000000".||Blinking_System.srr(173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/173||corei2creal.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/152
Implementation;Synthesis||CD638||@W:Signal sersmb7 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/174||corei2creal.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/264
Implementation;Synthesis||CD638||@W:Signal sersmb6 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/175||corei2creal.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/265
Implementation;Synthesis||CD638||@W:Signal sersmb4 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/176||corei2creal.vhd(267);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/267
Implementation;Synthesis||CD638||@W:Signal sersmb2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/177||corei2creal.vhd(269);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/269
Implementation;Synthesis||CD638||@W:Signal sersmb1 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/178||corei2creal.vhd(270);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/270
Implementation;Synthesis||CD638||@W:Signal sersmb0 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/179||corei2creal.vhd(271);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/271
Implementation;Synthesis||CD638||@W:Signal smbsus_ni_d is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/180||corei2creal.vhd(288);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/288
Implementation;Synthesis||CD638||@W:Signal smbsus_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/181||corei2creal.vhd(289);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/289
Implementation;Synthesis||CD638||@W:Signal smbalert_ni_d is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/182||corei2creal.vhd(290);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/290
Implementation;Synthesis||CD638||@W:Signal smbalert_ni_d2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/183||corei2creal.vhd(291);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/291
Implementation;Synthesis||CL190||@W:Optimizing register bit ens1_pre to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.||Blinking_System.srr(186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/186||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis||CL169||@W:Pruning unused register ens1_pre. Make sure that there are no unused intermediate registers.||Blinking_System.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/187||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis||CL169||@W:Pruning unused register bclk_ff_3. Make sure that there are no unused intermediate registers.||Blinking_System.srr(190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/190||corei2c.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/232
Implementation;Synthesis||CL169||@W:Pruning unused register bclk_ff0_3. Make sure that there are no unused intermediate registers.||Blinking_System.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/191||corei2c.vhd(232);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/232
Implementation;Synthesis||CL169||@W:Pruning unused register term_cnt_215us_reg_6(12 downto 0). Make sure that there are no unused intermediate registers.||Blinking_System.srr(192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/192||corei2c.vhd(205);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/205
Implementation;Synthesis||CD630||@N: Synthesizing work.coreapb3_c0.rtl.||Blinking_System.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/195||CoreAPB3_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\CoreAPB3_C0\CoreAPB3_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3.coreapb3_arch.||Blinking_System.srr(196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/196||coreapb3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/34
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Blinking_System.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/197||coreapb3.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal infill_upr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/198||coreapb3.vhd(1438);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/1438
Implementation;Synthesis||CD638||@W:Signal ia_prdata is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/199||coreapb3.vhd(616);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/616
Implementation;Synthesis||CD630||@N: Synthesizing coreapb3_lib.coreapb3_muxptob3.coreapb3_muxptob3_arch.||Blinking_System.srr(200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/200||coreapb3_muxptob3.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3_muxptob3.vhd'/linenumber/33
Implementation;Synthesis||CD630||@N: Synthesizing work.coreabc_c0.rtl.||Blinking_System.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/207||COREABC_C0.vhd(20);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0.vhd'/linenumber/20
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_coreabc.rtl.||Blinking_System.srr(208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/208||coreabc.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/58
Implementation;Synthesis||CD233||@N: Using sequential encoding for type ticycle.||Blinking_System.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/209||coreabc.vhd(223);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/223
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/210||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD434||@W:Signal accum_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/211||coreabc.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/613
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Blinking_System.srr(212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/212||coreabc.vhd(665);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/665
Implementation;Synthesis||CD434||@W:Signal product in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/213||coreabc.vhd(631);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/631
Implementation;Synthesis||CD434||@W:Signal io_in in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/214||coreabc.vhd(727);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/727
Implementation;Synthesis||CD434||@W:Signal use_acm in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/215||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal acmdata in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/216||coreabc.vhd(776);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/776
Implementation;Synthesis||CD434||@W:Signal mux1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/217||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal accumulator in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/218||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal instr_data in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/219||coreabc.vhd(795);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/795
Implementation;Synthesis||CD434||@W:Signal dataout_zreg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/220||coreabc.vhd(822);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/822
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||Blinking_System.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/221||coreabc.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1001
Implementation;Synthesis||CD434||@W:Signal instr_scmd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/222||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD434||@W:Signal zregister in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||Blinking_System.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/223||coreabc.vhd(1073);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/1073
Implementation;Synthesis||CD638||@W:Signal dataout_zreg_zr is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/224||coreabc.vhd(173);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/173
Implementation;Synthesis||CD638||@W:Signal debug1 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/225||coreabc.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/215
Implementation;Synthesis||CD638||@W:Signal debug2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/226||coreabc.vhd(216);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/216
Implementation;Synthesis||CD638||@W:Signal debugblk_resetn is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/227||coreabc.vhd(217);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/217
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_instructions.rtl.||Blinking_System.srr(228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/228||instructions.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/31
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ramblocks.rtl.||Blinking_System.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/231||ramblocks.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/33
Implementation;Synthesis||CD638||@W:Signal wdx is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/232||ramblocks.vhd(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/52
Implementation;Synthesis||CD638||@W:Signal rdx is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/233||ramblocks.vhd(53);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/53
Implementation;Synthesis||CD638||@W:Signal wdy is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/234||ramblocks.vhd(54);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/54
Implementation;Synthesis||CD638||@W:Signal rdy is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/235||ramblocks.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/55
Implementation;Synthesis||CD638||@W:Signal wen_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/236||ramblocks.vhd(63);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/63
Implementation;Synthesis||CD638||@W:Signal wen_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/237||ramblocks.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/64
Implementation;Synthesis||CD638||@W:Signal wen_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/238||ramblocks.vhd(65);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/65
Implementation;Synthesis||CD638||@W:Signal wen_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/239||ramblocks.vhd(67);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/67
Implementation;Synthesis||CD638||@W:Signal wen_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/240||ramblocks.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/68
Implementation;Synthesis||CD638||@W:Signal wen_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/241||ramblocks.vhd(69);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/69
Implementation;Synthesis||CD638||@W:Signal rd_r0c1 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/242||ramblocks.vhd(72);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/72
Implementation;Synthesis||CD638||@W:Signal rd_r0c2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/243||ramblocks.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal rd_r0c3 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/244||ramblocks.vhd(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/74
Implementation;Synthesis||CD638||@W:Signal rd_r1c1 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/245||ramblocks.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/76
Implementation;Synthesis||CD638||@W:Signal rd_r1c2 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/246||ramblocks.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/77
Implementation;Synthesis||CD638||@W:Signal rd_r1c3 is undriven. Either assign the signal a value or remove the signal declaration.||Blinking_System.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/247||ramblocks.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ramblocks.vhd'/linenumber/78
Implementation;Synthesis||CD630||@N: Synthesizing coreabc_lib.coreabc_c0_coreabc_c0_0_ram128x8.rtl.||Blinking_System.srr(248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/248||ram128x8_smartfusion2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.ram64x18.syn_black_box.||Blinking_System.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/249||smartfusion2.vhd(629);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/629
Implementation;Synthesis||CL252||@W:Bit 0 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/258||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 1 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/259||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 2 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/260||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 3 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/261||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 4 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/262||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 5 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/263||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 6 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/264||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL252||@W:Bit 7 of signal PRODUCT is floating -- simulation mismatch possible.||Blinking_System.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/265||coreabc.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/174
Implementation;Synthesis||CL169||@W:Pruning unused register GETINST_6. Make sure that there are no unused intermediate registers.||Blinking_System.srr(266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/266||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL169||@W:Pruning unused register ZREGISTER_3(0). Make sure that there are no unused intermediate registers.||Blinking_System.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/267||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(4) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Blinking_System.srr(268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/268||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(5) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Blinking_System.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/269||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(6) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Blinking_System.srr(270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/270||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL111||@W:All reachable assignments to STKPTR(7) are '1'; removing register. To preserve a constant register, use the syn_preserve attribute.||Blinking_System.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/271||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL189||@N: Register bit INSTR_SLOT(2) is always 0.||Blinking_System.srr(272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/272||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of INSTR_SLOT(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Blinking_System.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/273||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CD630||@N: Synthesizing smartfusion2.and2.syn_black_box.||Blinking_System.srr(276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/276||smartfusion2.vhd(191);liberoaction://cross_probe/hdl/file/'C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.vhd'/linenumber/191
Implementation;Synthesis||CL177||@W:Sharing sequential element INSTR_MUXC. Add a syn_preserve attribute to the element to prevent sharing.||Blinking_System.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/287||coreabc.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/430
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ICYCLE.||Blinking_System.srr(288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/288||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||CL159||@N: Input PSLVERR_M is unused.||Blinking_System.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/295||coreabc.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/109
Implementation;Synthesis||CL159||@N: Input INITDATVAL is unused.||Blinking_System.srr(296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/296||coreabc.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input INITDONE is unused.||Blinking_System.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/297||coreabc.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input INITADDR is unused.||Blinking_System.srr(298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/298||coreabc.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input INITDATA is unused.||Blinking_System.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/299||coreabc.vhd(123);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/123
Implementation;Synthesis||CL159||@N: Input PSEL_S is unused.||Blinking_System.srr(300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/300||coreabc.vhd(126);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/126
Implementation;Synthesis||CL159||@N: Input PENABLE_S is unused.||Blinking_System.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/301||coreabc.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PWRITE_S is unused.||Blinking_System.srr(302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/302||coreabc.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PADDR_S is unused.||Blinking_System.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/303||coreabc.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PWDATA_S is unused.||Blinking_System.srr(304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/304||coreabc.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/130
Implementation;Synthesis||CL246||@W:Input port bits 31 to 12 of paddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||Blinking_System.srr(308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/308||coreapb3.vhd(78);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/78
Implementation;Synthesis||CL159||@N: Input IADDR is unused.||Blinking_System.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/309||coreapb3.vhd(75);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/75
Implementation;Synthesis||CL159||@N: Input PRESETN is unused.||Blinking_System.srr(310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/310||coreapb3.vhd(76);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/76
Implementation;Synthesis||CL159||@N: Input PCLK is unused.||Blinking_System.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/311||coreapb3.vhd(77);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/77
Implementation;Synthesis||CL159||@N: Input PRDATAS0 is unused.||Blinking_System.srr(312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/312||coreapb3.vhd(107);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/107
Implementation;Synthesis||CL159||@N: Input PRDATAS3 is unused.||Blinking_System.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/313||coreapb3.vhd(110);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/110
Implementation;Synthesis||CL159||@N: Input PRDATAS4 is unused.||Blinking_System.srr(314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/314||coreapb3.vhd(111);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/111
Implementation;Synthesis||CL159||@N: Input PRDATAS5 is unused.||Blinking_System.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/315||coreapb3.vhd(112);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/112
Implementation;Synthesis||CL159||@N: Input PRDATAS6 is unused.||Blinking_System.srr(316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/316||coreapb3.vhd(113);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/113
Implementation;Synthesis||CL159||@N: Input PRDATAS7 is unused.||Blinking_System.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/317||coreapb3.vhd(114);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/114
Implementation;Synthesis||CL159||@N: Input PRDATAS8 is unused.||Blinking_System.srr(318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/318||coreapb3.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input PRDATAS9 is unused.||Blinking_System.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/319||coreapb3.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/116
Implementation;Synthesis||CL159||@N: Input PRDATAS10 is unused.||Blinking_System.srr(320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/320||coreapb3.vhd(117);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/117
Implementation;Synthesis||CL159||@N: Input PRDATAS11 is unused.||Blinking_System.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/321||coreapb3.vhd(118);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/118
Implementation;Synthesis||CL159||@N: Input PRDATAS12 is unused.||Blinking_System.srr(322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/322||coreapb3.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/119
Implementation;Synthesis||CL159||@N: Input PRDATAS13 is unused.||Blinking_System.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/323||coreapb3.vhd(120);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/120
Implementation;Synthesis||CL159||@N: Input PRDATAS14 is unused.||Blinking_System.srr(324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/324||coreapb3.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/121
Implementation;Synthesis||CL159||@N: Input PRDATAS15 is unused.||Blinking_System.srr(325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/325||coreapb3.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/122
Implementation;Synthesis||CL159||@N: Input PREADYS0 is unused.||Blinking_System.srr(326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/326||coreapb3.vhd(124);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/124
Implementation;Synthesis||CL159||@N: Input PREADYS3 is unused.||Blinking_System.srr(327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/327||coreapb3.vhd(127);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/127
Implementation;Synthesis||CL159||@N: Input PREADYS4 is unused.||Blinking_System.srr(328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/328||coreapb3.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/128
Implementation;Synthesis||CL159||@N: Input PREADYS5 is unused.||Blinking_System.srr(329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/329||coreapb3.vhd(129);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/129
Implementation;Synthesis||CL159||@N: Input PREADYS6 is unused.||Blinking_System.srr(330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/330||coreapb3.vhd(130);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/130
Implementation;Synthesis||CL159||@N: Input PREADYS7 is unused.||Blinking_System.srr(331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/331||coreapb3.vhd(131);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/131
Implementation;Synthesis||CL159||@N: Input PREADYS8 is unused.||Blinking_System.srr(332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/332||coreapb3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/132
Implementation;Synthesis||CL159||@N: Input PREADYS9 is unused.||Blinking_System.srr(333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/333||coreapb3.vhd(133);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/133
Implementation;Synthesis||CL159||@N: Input PREADYS10 is unused.||Blinking_System.srr(334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/334||coreapb3.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input PREADYS11 is unused.||Blinking_System.srr(335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/335||coreapb3.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/135
Implementation;Synthesis||CL159||@N: Input PREADYS12 is unused.||Blinking_System.srr(336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/336||coreapb3.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/136
Implementation;Synthesis||CL159||@N: Input PREADYS13 is unused.||Blinking_System.srr(337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/337||coreapb3.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/137
Implementation;Synthesis||CL159||@N: Input PREADYS14 is unused.||Blinking_System.srr(338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/338||coreapb3.vhd(138);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/138
Implementation;Synthesis||CL159||@N: Input PREADYS15 is unused.||Blinking_System.srr(339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/339||coreapb3.vhd(139);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/139
Implementation;Synthesis||CL159||@N: Input PSLVERRS0 is unused.||Blinking_System.srr(340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/340||coreapb3.vhd(141);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/141
Implementation;Synthesis||CL159||@N: Input PSLVERRS3 is unused.||Blinking_System.srr(341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/341||coreapb3.vhd(144);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/144
Implementation;Synthesis||CL159||@N: Input PSLVERRS4 is unused.||Blinking_System.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/342||coreapb3.vhd(145);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/145
Implementation;Synthesis||CL159||@N: Input PSLVERRS5 is unused.||Blinking_System.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/343||coreapb3.vhd(146);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/146
Implementation;Synthesis||CL159||@N: Input PSLVERRS6 is unused.||Blinking_System.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/344||coreapb3.vhd(147);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/147
Implementation;Synthesis||CL159||@N: Input PSLVERRS7 is unused.||Blinking_System.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/345||coreapb3.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/148
Implementation;Synthesis||CL159||@N: Input PSLVERRS8 is unused.||Blinking_System.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/346||coreapb3.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/149
Implementation;Synthesis||CL159||@N: Input PSLVERRS9 is unused.||Blinking_System.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/347||coreapb3.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/150
Implementation;Synthesis||CL159||@N: Input PSLVERRS10 is unused.||Blinking_System.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/348||coreapb3.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/151
Implementation;Synthesis||CL159||@N: Input PSLVERRS11 is unused.||Blinking_System.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/349||coreapb3.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/152
Implementation;Synthesis||CL159||@N: Input PSLVERRS12 is unused.||Blinking_System.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/350||coreapb3.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/153
Implementation;Synthesis||CL159||@N: Input PSLVERRS13 is unused.||Blinking_System.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/351||coreapb3.vhd(154);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/154
Implementation;Synthesis||CL159||@N: Input PSLVERRS14 is unused.||Blinking_System.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/352||coreapb3.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/155
Implementation;Synthesis||CL159||@N: Input PSLVERRS15 is unused.||Blinking_System.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/353||coreapb3.vhd(156);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/156
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmmod.||Blinking_System.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/356||corei2creal.vhd(2476);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2476
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmdet.||Blinking_System.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/366||corei2creal.vhd(2242);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2242
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register fsmsync.||Blinking_System.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/376||corei2creal.vhd(1553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/1553
Implementation;Synthesis||CL159||@N: Input BCLKe is unused.||Blinking_System.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/387||corei2creal.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/58
Implementation;Synthesis||CL159||@N: Input pulse_215us is unused.||Blinking_System.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/388||corei2creal.vhd(61);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/61
Implementation;Synthesis||CL159||@N: Input seradr1apb0 is unused.||Blinking_System.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/389||corei2creal.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/64
Implementation;Synthesis||CL159||@N: Input SMBALERT_NI is unused.||Blinking_System.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/390||corei2creal.vhd(89);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/89
Implementation;Synthesis||CL159||@N: Input SMBSUS_NI is unused.||Blinking_System.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/391||corei2creal.vhd(91);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/91
Implementation;Synthesis||CL159||@N: Input BCLK is unused.||Blinking_System.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/393||corei2c.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREI2C_C0\COREI2C_C0_0\rtl\vhdl\core\corei2c.vhd'/linenumber/57
Implementation;Synthesis||CL190||@W:Optimizing register bit Blink_Count(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||Blinking_System.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/403||LED_Controller.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/337
Implementation;Synthesis||CL260||@W:Pruning register bit 19 of Blink_Count(19 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||Blinking_System.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/404||LED_Controller.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/337
Implementation;Synthesis||CL246||@W:Input port bits 7 to 1 of fabric_int(7 downto 0) are unused. Assign logic for all port bits or change the input port size.||Blinking_System.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/405||LED_Controller.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/55
Implementation;Synthesis||CL159||@N: Input XTL is unused.||Blinking_System.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/408||OSC_C0_OSC_C0_0_OSC.vhd(10);liberoaction://cross_probe/hdl/file/'<project>\component\work\OSC_C0\OSC_C0_0\OSC_C0_OSC_C0_0_OSC.vhd'/linenumber/10
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Blinking_System.srr(515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/515||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Blinking_System.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/533||null;null
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock which controls 291 sequential elements including COREABC_C0_0.COREABC_C0_0.URAM\.UR.UG4\.UR8\.ram_r0c0.U_RAM64x18. This clock has no specified timing constraint which may adversely impact design performance. ||Blinking_System.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/570||ram128x8_smartfusion2.vhd(103);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\ram128x8_smartfusion2.vhd'/linenumber/103
Implementation;Synthesis||MT530||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock which controls 40 sequential elements including LED_Controller_0.timer_Comp.counter[17:0]. This clock has no specified timing constraint which may adversely impact design performance. ||Blinking_System.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/571||timer.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/24
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||Blinking_System.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/573||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||Blinking_System.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/585||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Blinking_System.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/653||null;null
Implementation;Synthesis||MF284||@N: Setting synthesis effort to medium for the design||Blinking_System.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/669||null;null
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Blinking_System.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/678||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||FA239||@W:ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.||Blinking_System.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/679||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||MO106||@N: Found ROM CoreAPB3_C0_0.CoreAPB3_C0_0.iPSELS_raw_5[2:1] (in view: work.Blinking_System(rtl)) with 4 words by 2 bits.||Blinking_System.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/680||coreapb3.vhd(648);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vhdl\core\coreapb3.vhd'/linenumber/648
Implementation;Synthesis||BN362||@N: Removing sequential instance timer_sig (in view: work.timer(architecture_timer)) of type view:PrimLib.dffre(prim) because it does not drive other instances.||Blinking_System.srr(681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/681||timer.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/24
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.timer_Comp.counter[17:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/682||timer.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\timer.vhd'/linenumber/24
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.PWMs[5:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/683||led_controller.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/360
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Blink_Count[18:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/684||led_controller.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/337
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Bright_Count[15:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/685||led_controller.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/360
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.INT_reg[7:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/686||led_controller.vhd(302);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/302
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.Blink_Clock is being ignored due to limitations in architecture. ||Blinking_System.srr(687);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/687||led_controller.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/337
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH0_1_reg[7:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(688);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/688||led_controller.vhd(254);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/254
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH0_0_reg[7:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/689||led_controller.vhd(238);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/238
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CTRL_reg[7:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/690||led_controller.vhd(215);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/215
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH1_1_reg[7:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/691||led_controller.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/286
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance LED_Controller_0.CH1_0_reg[7:0] is being ignored due to limitations in architecture. ||Blinking_System.srr(692);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/692||led_controller.vhd(270);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/270
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ICYCLE[0:3] (in view: coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl)); safe FSM implementation is not required.||Blinking_System.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/702||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:coreabc_lib.COREABC_C0_COREABC_C0_0_COREABC(rtl) instance SMADDR[6:0] ||Blinking_System.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/703||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_Controller(architecture_led_controller) instance Blink_Count[18:0] ||Blinking_System.srr(732);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/732||led_controller.vhd(337);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/337
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_Controller(architecture_led_controller) instance Bright_Count[15:0] ||Blinking_System.srr(733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/733||led_controller.vhd(360);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/360
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') LED_Bright\.un8_bright_count (in view: work.LED_Controller(architecture_led_controller))||Blinking_System.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/734||led_controller.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/392
Implementation;Synthesis||MF179||@N: Found 16 by 16 bit equality operator ('==') LED_Bright\.un6_bright_count (in view: work.LED_Controller(architecture_led_controller))||Blinking_System.srr(735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/735||led_controller.vhd(388);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_Controller.vhd'/linenumber/388
Implementation;Synthesis||BN132||@W:Removing instance COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.fsmsta[2] because it is equivalent to instance COREI2C_C0_0.COREI2C_C0_0.G0a.0.ui2c.fsmsta[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Blinking_System.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/751||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis||BN362||@N: Removing sequential instance COREI2C_C0_0.COREI2C_C0_0.G0a\.0\.ui2c.fsmsta[1] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/752||corei2creal.vhd(2058);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/2058
Implementation;Synthesis||MO106||@N: Found ROM COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0[57:0] (in view: work.Blinking_System(rtl)) with 119 words by 58 bits.||Blinking_System.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/762||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[8] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/763||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[9] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/764||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[18] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/765||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[19] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/766||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[20] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/767||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[21] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/768||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[22] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(769);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/769||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[23] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/770||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[24] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(771);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/771||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[25] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/772||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[34] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/773||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[35] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/774||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[36] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/775||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[37] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/776||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[38] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(777);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/777||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[39] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/778||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[40] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/779||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[41] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/780||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[42] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/781||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[43] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/782||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[44] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(783);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/783||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[45] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/784||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[46] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(785);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/785||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[47] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/786||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[48] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(787);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/787||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[49] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/788||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[50] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(789);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/789||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[51] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/790||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[52] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/791||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[53] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/792||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[54] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/793||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[55] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/794||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[56] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/795||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[57] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/796||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN132||@W:Removing instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[17] because it is equivalent to instance COREABC_C0_0.COREABC_C0_0.UROM.UROM.INS_0_dreg[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.||Blinking_System.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/797||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREI2C_C0_0.COREI2C_C0_0.G0a\.0\.ui2c.fsmsync[0] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/798||corei2creal.vhd(1553);liberoaction://cross_probe/hdl/file/'<project>\component\Actel\DirectCore\COREI2C\7.2.101\rtl\vhdl\core\corei2creal.vhd'/linenumber/1553
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.UROM\.UROM.INS_0_dreg[5] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/799||instructions.vhd(116);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\instructions.vhd'/linenumber/116
Implementation;Synthesis||BN362||@N: Removing sequential instance COREABC_C0_0.COREABC_C0_0.IO_OUT[0] (in view: work.Blinking_System(rtl)) because it does not drive other instances.||Blinking_System.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/800||coreabc.vhd(869);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREABC_C0\COREABC_C0_0\rtl\vhdl\core\coreabc.vhd'/linenumber/869
Implementation;Synthesis||FP130||@N: Promoting Net COREABC_C0_0_PRESETN on CLKINT  I_338 ||Blinking_System.srr(812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/812||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL0_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL0_net.||Blinking_System.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/863||null;null
Implementation;Synthesis||MT420||@W:Found inferred clock FCCC_C0_FCCC_C0_0_FCCC|GL1_net_inferred_clock with period 10.00ns. Please declare a user-defined clock on net FCCC_C0_0.FCCC_C0_0.GL1_net.||Blinking_System.srr(864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\Blinking_System.srr'/linenumber/864||null;null
Implementation;Compile;RootName:Blinking_System
Implementation;Place and Route;RootName:Blinking_System
Implementation;Place and Route||(null)||Please refer to the log file for details about 4 Info(s)||Blinking_System_layout_log.log;liberoaction://open_report/file/Blinking_System_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:Blinking_System
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||Blinking_System_generateBitstream.log;liberoaction://open_report/file/Blinking_System_generateBitstream.log||(null);(null)
