
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /data/opt/Xilinx/Vivado/2017.4/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/data/opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'iavendano' on host 'fabricant' (Linux_x86_64 version 4.4.0-127-generic) on Mon Aug 20 10:47:11 PDT 2018
INFO: [HLS 200-10] On os Linux Mint 18 Sarah
INFO: [HLS 200-10] In directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg2'
INFO: [HLS 200-10] Creating and opening project '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg2/multibyteOg2'.
INFO: [HLS 200-10] Adding test bench file 'main.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'multibyteOg2.cpp' to the project
INFO: [HLS 200-10] Adding design file 'main.cpp' to the project
INFO: [HLS 200-10] Adding design file 'multibyteOg2.cpp' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg2/multibyteOg2/multibyteOg2'.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg400-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
make[1]: Entering directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg2/multibyteOg2/multibyteOg2/csim/build'
   Compiling ../../../../multibyteOg2.cpp in debug mode
   Compiling ../../../../main.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory '/home/iavendano/pynq-copter/pynqcopter/ip/multibyteOg2/multibyteOg2/multibyteOg2/csim/build'
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-10] Analyzing design file 'multibyteOg2.cpp' ...
INFO: [HLS 200-10] Analyzing design file 'main.cpp' ...
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:58 ; elapsed = 00:00:23 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 71993 ; free virtual = 461865
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:00 ; elapsed = 00:00:25 . Memory (MB): peak = 359.941 ; gain = 13.379 ; free physical = 71920 ; free virtual = 461795
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'delay_until_ms<50ull, 100000000ull>' into 'multibyteOg2' (multibyteOg2.cpp:129).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 360.215 ; gain = 13.652 ; free physical = 71954 ; free virtual = 461830
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 360.215 ; gain = 13.652 ; free physical = 72025 ; free virtual = 461902
INFO: [XFORM 203-102] Automatically partitioning small array 'sensorData' (multibyteOg2.cpp:87) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'sensorData' (multibyteOg2.cpp:87) in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (multibyteOg2.cpp:150:4) to (multibyteOg2.cpp:149:34) in function 'multibyteOg2'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 71885 ; free virtual = 461765
WARNING: [XFORM 203-803] Cannot bundle argument 'iic' to m_axi port 'CTRL' since its offset mode is off.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 71872 ; free virtual = 461752
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'multibyteOg2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multibyteOg2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.4 seconds; current allocated memory: 79.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 80.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multibyteOg2'
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyteOg2/CTRL' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyteOg2/pressure_msb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyteOg2/pressure_lsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'multibyteOg2/pressure_xlsb' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'multibyteOg2' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'firstSample' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'pressure_msb', 'pressure_lsb' and 'pressure_xlsb' to AXI-Lite port CTRL.
INFO: [SYN 201-210] Renamed object name 'multibyteOg2_mux_42_32_1_1' to 'multibyteOg2_mux_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'multibyteOg2_mux_bkb': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'multibyteOg2'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 82.835 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:04 ; elapsed = 00:00:30 . Memory (MB): peak = 487.934 ; gain = 141.371 ; free physical = 71794 ; free virtual = 461679
INFO: [SYSC 207-301] Generating SystemC RTL for multibyteOg2.
INFO: [VHDL 208-304] Generating VHDL RTL for multibyteOg2.
INFO: [VLOG 209-307] Generating Verilog RTL for multibyteOg2.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [Common 17-206] Exiting Vivado at Mon Aug 20 10:47:54 2018...
INFO: [HLS 200-112] Total elapsed time: 73.22 seconds; peak allocated memory: 82.835 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Aug 20 10:48:24 2018...
