

================================================================
== Vitis HLS Report for 'dataflow_in_loop_copy2'
================================================================
* Date:           Tue Jun  1 15:08:04 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        background_loop
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        9|        9|  90.000 ns|  90.000 ns|   10|   10|  dataflow|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                           |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |          Instance         |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |Block_entry_proc_proc7_U0  |Block_entry_proc_proc7  |        9|        9|  90.000 ns|  90.000 ns|    9|    9|     none|
        +---------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|     334|    218|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       -|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     334|    218|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |          Instance         |         Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Block_entry_proc_proc7_U0  |Block_entry_proc_proc7  |        0|   0|  334|  218|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+
    |Total                      |                        |        0|   0|  334|  218|    0|
    +---------------------------+------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------+-----+-----+------------+------------------------+--------------+
|ycopy_V_address0       |  out|   10|   ap_memory|                 ycopy_V|         array|
|ycopy_V_ce0            |  out|    1|   ap_memory|                 ycopy_V|         array|
|ycopy_V_d0             |  out|   32|   ap_memory|                 ycopy_V|         array|
|ycopy_V_q0             |   in|   32|   ap_memory|                 ycopy_V|         array|
|ycopy_V_we0            |  out|    1|   ap_memory|                 ycopy_V|         array|
|ycopy_V_address1       |  out|   10|   ap_memory|                 ycopy_V|         array|
|ycopy_V_ce1            |  out|    1|   ap_memory|                 ycopy_V|         array|
|ycopy_V_d1             |  out|   32|   ap_memory|                 ycopy_V|         array|
|ycopy_V_q1             |   in|   32|   ap_memory|                 ycopy_V|         array|
|ycopy_V_we1            |  out|    1|   ap_memory|                 ycopy_V|         array|
|trunc_ln329            |   in|   32|     ap_none|             trunc_ln329|        scalar|
|trunc_ln329_ap_vld     |   in|    1|     ap_none|             trunc_ln329|        scalar|
|m_axi_update_AWVALID   |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_AWREADY   |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_AWADDR    |  out|   64|       m_axi|                  update|       pointer|
|m_axi_update_AWID      |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_AWLEN     |  out|   32|       m_axi|                  update|       pointer|
|m_axi_update_AWSIZE    |  out|    3|       m_axi|                  update|       pointer|
|m_axi_update_AWBURST   |  out|    2|       m_axi|                  update|       pointer|
|m_axi_update_AWLOCK    |  out|    2|       m_axi|                  update|       pointer|
|m_axi_update_AWCACHE   |  out|    4|       m_axi|                  update|       pointer|
|m_axi_update_AWPROT    |  out|    3|       m_axi|                  update|       pointer|
|m_axi_update_AWQOS     |  out|    4|       m_axi|                  update|       pointer|
|m_axi_update_AWREGION  |  out|    4|       m_axi|                  update|       pointer|
|m_axi_update_AWUSER    |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_WVALID    |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_WREADY    |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_WDATA     |  out|   32|       m_axi|                  update|       pointer|
|m_axi_update_WSTRB     |  out|    4|       m_axi|                  update|       pointer|
|m_axi_update_WLAST     |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_WID       |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_WUSER     |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_ARVALID   |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_ARREADY   |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_ARADDR    |  out|   64|       m_axi|                  update|       pointer|
|m_axi_update_ARID      |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_ARLEN     |  out|   32|       m_axi|                  update|       pointer|
|m_axi_update_ARSIZE    |  out|    3|       m_axi|                  update|       pointer|
|m_axi_update_ARBURST   |  out|    2|       m_axi|                  update|       pointer|
|m_axi_update_ARLOCK    |  out|    2|       m_axi|                  update|       pointer|
|m_axi_update_ARCACHE   |  out|    4|       m_axi|                  update|       pointer|
|m_axi_update_ARPROT    |  out|    3|       m_axi|                  update|       pointer|
|m_axi_update_ARQOS     |  out|    4|       m_axi|                  update|       pointer|
|m_axi_update_ARREGION  |  out|    4|       m_axi|                  update|       pointer|
|m_axi_update_ARUSER    |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_RVALID    |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_RREADY    |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_RDATA     |   in|   32|       m_axi|                  update|       pointer|
|m_axi_update_RLAST     |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_RID       |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_RUSER     |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_RRESP     |   in|    2|       m_axi|                  update|       pointer|
|m_axi_update_BVALID    |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_BREADY    |  out|    1|       m_axi|                  update|       pointer|
|m_axi_update_BRESP     |   in|    2|       m_axi|                  update|       pointer|
|m_axi_update_BID       |   in|    1|       m_axi|                  update|       pointer|
|m_axi_update_BUSER     |   in|    1|       m_axi|                  update|       pointer|
|frame_size             |   in|   32|     ap_none|              frame_size|        scalar|
|frame_size_ap_vld      |   in|    1|     ap_none|              frame_size|        scalar|
|ddr_update             |   in|   64|     ap_none|              ddr_update|        scalar|
|ddr_update_ap_vld      |   in|    1|     ap_none|              ddr_update|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_copy2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_copy2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_copy2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_copy2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_copy2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_copy2|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_copy2|  return value|
+-----------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 2, States = { 1 2 }

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.91>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%ddr_update_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ddr_update"   --->   Operation 3 'read' 'ddr_update_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%frame_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %frame_size"   --->   Operation 4 'read' 'frame_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%trunc_ln329_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %trunc_ln329"   --->   Operation 5 'read' 'trunc_ln329_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [2/2] (6.91ns)   --->   "%call_ln329 = call void @Block_entry_proc_proc7, i32 %ycopy_V, i32 %trunc_ln329_read, i32 %update, i32 %frame_size_read, i64 %ddr_update_read"   --->   Operation 6 'call' 'call_ln329' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %update, void @empty_12, i32 0, i32 0, void @empty_8, i32 0, i32 307200, void @empty_15, void @empty_7, void @empty_8, i32 16, i32 16, i32 16, i32 32, void @empty_8, void @empty_8"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln1461 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_8"   --->   Operation 8 'specdataflowpipeline' 'specdataflowpipeline_ln1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%call_ln329 = call void @Block_entry_proc_proc7, i32 %ycopy_V, i32 %trunc_ln329_read, i32 %update, i32 %frame_size_read, i64 %ddr_update_read"   --->   Operation 9 'call' 'call_ln329' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%ret_ln329 = ret"   --->   Operation 10 'ret' 'ret_ln329' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ycopy_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ trunc_ln329]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ update]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ frame_size]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ddr_update]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ddr_update_read             (read                ) [ 001]
frame_size_read             (read                ) [ 001]
trunc_ln329_read            (read                ) [ 001]
specinterface_ln0           (specinterface       ) [ 000]
specdataflowpipeline_ln1461 (specdataflowpipeline) [ 000]
call_ln329                  (call                ) [ 000]
ret_ln329                   (ret                 ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ycopy_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ycopy_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="trunc_ln329">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln329"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="update">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="frame_size">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="frame_size"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ddr_update">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ddr_update"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Block_entry_proc_proc7"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="ddr_update_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ddr_update_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="frame_size_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="frame_size_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="trunc_ln329_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln329_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_Block_entry_proc_proc7_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="0" index="3" bw="32" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="0" index="5" bw="64" slack="0"/>
<pin id="63" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln329/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="ddr_update_read_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="1"/>
<pin id="72" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ddr_update_read "/>
</bind>
</comp>

<comp id="75" class="1005" name="frame_size_read_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="frame_size_read "/>
</bind>
</comp>

<comp id="80" class="1005" name="trunc_ln329_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln329_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="6" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="50" pin="2"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="44" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="38" pin="2"/><net_sink comp="56" pin=5"/></net>

<net id="73"><net_src comp="38" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="56" pin=5"/></net>

<net id="78"><net_src comp="44" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="83"><net_src comp="50" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="56" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ycopy_V | {}
	Port: update | {1 2 }
 - Input state : 
	Port: dataflow_in_loop_copy2 : ycopy_V | {1 2 }
	Port: dataflow_in_loop_copy2 : trunc_ln329 | {1 }
	Port: dataflow_in_loop_copy2 : update | {}
	Port: dataflow_in_loop_copy2 : frame_size | {1 }
	Port: dataflow_in_loop_copy2 : ddr_update | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_Block_entry_proc_proc7_fu_56 |    0    |  6.352  |   457   |   148   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |    ddr_update_read_read_fu_38    |    0    |    0    |    0    |    0    |
|   read   |    frame_size_read_read_fu_44    |    0    |    0    |    0    |    0    |
|          |    trunc_ln329_read_read_fu_50   |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    0    |  6.352  |   457   |   148   |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| ddr_update_read_reg_70|   64   |
| frame_size_read_reg_75|   32   |
|trunc_ln329_read_reg_80|   32   |
+-----------------------+--------+
|         Total         |   128  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_Block_entry_proc_proc7_fu_56 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Block_entry_proc_proc7_fu_56 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Block_entry_proc_proc7_fu_56 |  p5  |   2  |  64  |   128  ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   256  ||  4.764  ||    27   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    6   |   457  |   148  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   11   |   585  |   175  |
+-----------+--------+--------+--------+--------+
