// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_19 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        p_read11,
        p_read12,
        p_read13,
        p_read14,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
input  [17:0] p_read11;
input  [17:0] p_read12;
input  [17:0] p_read13;
input  [17:0] p_read14;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_286_p2;
reg   [0:0] icmp_ln86_reg_985;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_494_fu_292_p2;
reg   [0:0] icmp_ln86_494_reg_992;
wire   [0:0] icmp_ln86_495_fu_298_p2;
reg   [0:0] icmp_ln86_495_reg_997;
wire   [0:0] icmp_ln86_496_fu_304_p2;
reg   [0:0] icmp_ln86_496_reg_1002;
wire   [0:0] icmp_ln86_497_fu_310_p2;
reg   [0:0] icmp_ln86_497_reg_1008;
reg   [0:0] icmp_ln86_497_reg_1008_pp0_iter1_reg;
wire   [0:0] icmp_ln86_498_fu_316_p2;
reg   [0:0] icmp_ln86_498_reg_1014;
wire   [0:0] icmp_ln86_499_fu_322_p2;
reg   [0:0] icmp_ln86_499_reg_1020;
reg   [0:0] icmp_ln86_499_reg_1020_pp0_iter1_reg;
wire   [0:0] icmp_ln86_500_fu_328_p2;
reg   [0:0] icmp_ln86_500_reg_1026;
reg   [0:0] icmp_ln86_500_reg_1026_pp0_iter1_reg;
wire   [0:0] icmp_ln86_501_fu_334_p2;
reg   [0:0] icmp_ln86_501_reg_1032;
reg   [0:0] icmp_ln86_501_reg_1032_pp0_iter1_reg;
reg   [0:0] icmp_ln86_501_reg_1032_pp0_iter2_reg;
wire   [0:0] icmp_ln86_502_fu_340_p2;
reg   [0:0] icmp_ln86_502_reg_1038;
reg   [0:0] icmp_ln86_502_reg_1038_pp0_iter1_reg;
reg   [0:0] icmp_ln86_502_reg_1038_pp0_iter2_reg;
reg   [0:0] icmp_ln86_502_reg_1038_pp0_iter3_reg;
wire   [0:0] icmp_ln86_503_fu_346_p2;
reg   [0:0] icmp_ln86_503_reg_1044;
reg   [0:0] icmp_ln86_503_reg_1044_pp0_iter1_reg;
reg   [0:0] icmp_ln86_503_reg_1044_pp0_iter2_reg;
reg   [0:0] icmp_ln86_503_reg_1044_pp0_iter3_reg;
reg   [0:0] icmp_ln86_503_reg_1044_pp0_iter4_reg;
wire   [0:0] icmp_ln86_504_fu_352_p2;
reg   [0:0] icmp_ln86_504_reg_1050;
wire   [0:0] icmp_ln86_505_fu_358_p2;
reg   [0:0] icmp_ln86_505_reg_1055;
reg   [0:0] icmp_ln86_505_reg_1055_pp0_iter1_reg;
wire   [0:0] icmp_ln86_506_fu_364_p2;
reg   [0:0] icmp_ln86_506_reg_1060;
reg   [0:0] icmp_ln86_506_reg_1060_pp0_iter1_reg;
wire   [0:0] icmp_ln86_507_fu_370_p2;
reg   [0:0] icmp_ln86_507_reg_1065;
reg   [0:0] icmp_ln86_507_reg_1065_pp0_iter1_reg;
wire   [0:0] icmp_ln86_508_fu_376_p2;
reg   [0:0] icmp_ln86_508_reg_1070;
reg   [0:0] icmp_ln86_508_reg_1070_pp0_iter1_reg;
reg   [0:0] icmp_ln86_508_reg_1070_pp0_iter2_reg;
wire   [0:0] icmp_ln86_509_fu_382_p2;
reg   [0:0] icmp_ln86_509_reg_1075;
reg   [0:0] icmp_ln86_509_reg_1075_pp0_iter1_reg;
reg   [0:0] icmp_ln86_509_reg_1075_pp0_iter2_reg;
wire   [0:0] icmp_ln86_510_fu_388_p2;
reg   [0:0] icmp_ln86_510_reg_1080;
reg   [0:0] icmp_ln86_510_reg_1080_pp0_iter1_reg;
reg   [0:0] icmp_ln86_510_reg_1080_pp0_iter2_reg;
wire   [0:0] icmp_ln86_511_fu_394_p2;
reg   [0:0] icmp_ln86_511_reg_1085;
reg   [0:0] icmp_ln86_511_reg_1085_pp0_iter1_reg;
reg   [0:0] icmp_ln86_511_reg_1085_pp0_iter2_reg;
reg   [0:0] icmp_ln86_511_reg_1085_pp0_iter3_reg;
wire   [0:0] icmp_ln86_512_fu_400_p2;
reg   [0:0] icmp_ln86_512_reg_1090;
reg   [0:0] icmp_ln86_512_reg_1090_pp0_iter1_reg;
reg   [0:0] icmp_ln86_512_reg_1090_pp0_iter2_reg;
reg   [0:0] icmp_ln86_512_reg_1090_pp0_iter3_reg;
wire   [0:0] icmp_ln86_513_fu_406_p2;
reg   [0:0] icmp_ln86_513_reg_1095;
reg   [0:0] icmp_ln86_513_reg_1095_pp0_iter1_reg;
reg   [0:0] icmp_ln86_513_reg_1095_pp0_iter2_reg;
reg   [0:0] icmp_ln86_513_reg_1095_pp0_iter3_reg;
reg   [0:0] icmp_ln86_513_reg_1095_pp0_iter4_reg;
wire   [0:0] xor_ln104_fu_412_p2;
reg   [0:0] xor_ln104_reg_1100;
wire   [0:0] and_ln102_fu_418_p2;
reg   [0:0] and_ln102_reg_1106;
wire   [0:0] xor_ln104_239_fu_424_p2;
reg   [0:0] xor_ln104_239_reg_1113;
wire   [0:0] and_ln104_fu_435_p2;
reg   [0:0] and_ln104_reg_1119;
wire   [0:0] and_ln102_476_fu_448_p2;
reg   [0:0] and_ln102_476_reg_1125;
wire   [0:0] and_ln104_98_fu_457_p2;
reg   [0:0] and_ln104_98_reg_1130;
wire   [0:0] and_ln104_100_fu_472_p2;
reg   [0:0] and_ln104_100_reg_1135;
reg   [0:0] and_ln104_100_reg_1135_pp0_iter2_reg;
reg   [0:0] and_ln104_100_reg_1135_pp0_iter3_reg;
reg   [0:0] and_ln104_100_reg_1135_pp0_iter4_reg;
wire   [0:0] and_ln102_480_fu_483_p2;
reg   [0:0] and_ln102_480_reg_1141;
wire   [0:0] or_ln117_460_fu_521_p2;
reg   [0:0] or_ln117_460_reg_1147;
wire   [1:0] select_ln117_481_fu_527_p3;
reg   [1:0] select_ln117_481_reg_1153;
wire   [0:0] or_ln117_462_fu_535_p2;
reg   [0:0] or_ln117_462_reg_1158;
wire   [0:0] or_ln117_466_fu_541_p2;
reg   [0:0] or_ln117_466_reg_1165;
reg   [0:0] or_ln117_466_reg_1165_pp0_iter2_reg;
wire   [0:0] or_ln117_474_fu_546_p2;
reg   [0:0] or_ln117_474_reg_1173;
reg   [0:0] or_ln117_474_reg_1173_pp0_iter2_reg;
reg   [0:0] or_ln117_474_reg_1173_pp0_iter3_reg;
wire   [0:0] and_ln102_477_fu_551_p2;
reg   [0:0] and_ln102_477_reg_1180;
wire   [0:0] and_ln104_99_fu_560_p2;
reg   [0:0] and_ln104_99_reg_1186;
reg   [0:0] and_ln104_99_reg_1186_pp0_iter3_reg;
wire   [0:0] and_ln102_481_fu_575_p2;
reg   [0:0] and_ln102_481_reg_1192;
wire   [3:0] select_ln117_488_fu_677_p3;
reg   [3:0] select_ln117_488_reg_1197;
wire   [0:0] or_ln117_468_fu_684_p2;
reg   [0:0] or_ln117_468_reg_1202;
wire   [0:0] or_ln117_472_fu_767_p2;
reg   [0:0] or_ln117_472_reg_1208;
wire   [4:0] select_ln117_494_fu_785_p3;
reg   [4:0] select_ln117_494_reg_1213;
wire   [0:0] or_ln117_476_fu_841_p2;
reg   [0:0] or_ln117_476_reg_1218;
wire   [4:0] select_ln117_498_fu_854_p3;
reg   [4:0] select_ln117_498_reg_1223;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_238_fu_430_p2;
wire   [0:0] xor_ln104_240_fu_452_p2;
wire   [0:0] and_ln104_97_fu_444_p2;
wire   [0:0] xor_ln104_242_fu_467_p2;
wire   [0:0] and_ln102_479_fu_478_p2;
wire   [0:0] and_ln102_475_fu_440_p2;
wire   [0:0] and_ln102_478_fu_462_p2;
wire   [0:0] or_ln117_478_fu_499_p2;
wire   [0:0] or_ln117_fu_493_p2;
wire   [0:0] and_ln102_484_fu_488_p2;
wire   [1:0] zext_ln117_fu_503_p1;
wire   [0:0] or_ln117_459_fu_507_p2;
wire   [1:0] select_ln117_fu_513_p3;
wire   [0:0] xor_ln104_241_fu_555_p2;
wire   [0:0] xor_ln104_243_fu_565_p2;
wire   [0:0] and_ln102_494_fu_580_p2;
wire   [0:0] xor_ln104_244_fu_570_p2;
wire   [0:0] and_ln102_495_fu_594_p2;
wire   [0:0] and_ln102_485_fu_585_p2;
wire   [2:0] zext_ln117_54_fu_604_p1;
wire   [0:0] or_ln117_461_fu_607_p2;
wire   [2:0] select_ln117_482_fu_612_p3;
wire   [0:0] and_ln102_486_fu_590_p2;
wire   [2:0] select_ln117_483_fu_619_p3;
wire   [0:0] or_ln117_463_fu_627_p2;
wire   [2:0] select_ln117_484_fu_632_p3;
wire   [2:0] select_ln117_485_fu_643_p3;
wire   [0:0] or_ln117_464_fu_639_p2;
wire   [0:0] and_ln102_487_fu_599_p2;
wire   [3:0] zext_ln117_55_fu_651_p1;
wire   [0:0] or_ln117_465_fu_655_p2;
wire   [3:0] select_ln117_486_fu_661_p3;
wire   [3:0] select_ln117_487_fu_669_p3;
wire   [0:0] xor_ln104_245_fu_689_p2;
wire   [0:0] and_ln102_496_fu_702_p2;
wire   [0:0] and_ln102_482_fu_694_p2;
wire   [0:0] and_ln102_488_fu_698_p2;
wire   [0:0] or_ln117_467_fu_717_p2;
wire   [0:0] and_ln102_489_fu_707_p2;
wire   [3:0] select_ln117_489_fu_722_p3;
wire   [0:0] or_ln117_469_fu_729_p2;
wire   [3:0] select_ln117_490_fu_734_p3;
wire   [0:0] or_ln117_470_fu_741_p2;
wire   [0:0] and_ln102_490_fu_712_p2;
wire   [3:0] select_ln117_491_fu_745_p3;
wire   [0:0] or_ln117_471_fu_753_p2;
wire   [3:0] select_ln117_492_fu_759_p3;
wire   [3:0] select_ln117_493_fu_773_p3;
wire   [4:0] zext_ln117_56_fu_781_p1;
wire   [0:0] xor_ln104_246_fu_793_p2;
wire   [0:0] and_ln102_497_fu_802_p2;
wire   [0:0] and_ln102_483_fu_798_p2;
wire   [0:0] and_ln102_491_fu_807_p2;
wire   [0:0] or_ln117_473_fu_817_p2;
wire   [0:0] and_ln102_492_fu_812_p2;
wire   [4:0] select_ln117_495_fu_822_p3;
wire   [0:0] or_ln117_475_fu_829_p2;
wire   [4:0] select_ln117_496_fu_834_p3;
wire   [4:0] select_ln117_497_fu_846_p3;
wire   [0:0] xor_ln104_247_fu_862_p2;
wire   [0:0] and_ln102_498_fu_867_p2;
wire   [0:0] and_ln102_493_fu_872_p2;
wire   [0:0] or_ln117_477_fu_877_p2;
wire   [11:0] agg_result_fu_889_p45;
wire   [4:0] agg_result_fu_889_p46;
wire   [11:0] agg_result_fu_889_p47;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
reg   [17:0] p_read11_int_reg;
reg   [17:0] p_read12_int_reg;
reg   [17:0] p_read13_int_reg;
reg   [17:0] p_read14_int_reg;
wire   [4:0] agg_result_fu_889_p1;
wire   [4:0] agg_result_fu_889_p3;
wire   [4:0] agg_result_fu_889_p5;
wire   [4:0] agg_result_fu_889_p7;
wire   [4:0] agg_result_fu_889_p9;
wire   [4:0] agg_result_fu_889_p11;
wire   [4:0] agg_result_fu_889_p13;
wire   [4:0] agg_result_fu_889_p15;
wire   [4:0] agg_result_fu_889_p17;
wire   [4:0] agg_result_fu_889_p19;
wire   [4:0] agg_result_fu_889_p21;
wire   [4:0] agg_result_fu_889_p23;
wire   [4:0] agg_result_fu_889_p25;
wire   [4:0] agg_result_fu_889_p27;
wire   [4:0] agg_result_fu_889_p29;
wire   [4:0] agg_result_fu_889_p31;
wire  signed [4:0] agg_result_fu_889_p33;
wire  signed [4:0] agg_result_fu_889_p35;
wire  signed [4:0] agg_result_fu_889_p37;
wire  signed [4:0] agg_result_fu_889_p39;
wire  signed [4:0] agg_result_fu_889_p41;
wire  signed [4:0] agg_result_fu_889_p43;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_45_5_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_45_5_12_1_1_U1882(
    .din0(12'd705),
    .din1(12'd730),
    .din2(12'd4095),
    .din3(12'd4026),
    .din4(12'd40),
    .din5(12'd4083),
    .din6(12'd2906),
    .din7(12'd4019),
    .din8(12'd398),
    .din9(12'd87),
    .din10(12'd444),
    .din11(12'd3609),
    .din12(12'd3826),
    .din13(12'd900),
    .din14(12'd4007),
    .din15(12'd216),
    .din16(12'd4058),
    .din17(12'd3795),
    .din18(12'd3813),
    .din19(12'd957),
    .din20(12'd3539),
    .din21(12'd3992),
    .def(agg_result_fu_889_p45),
    .sel(agg_result_fu_889_p46),
    .dout(agg_result_fu_889_p47)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_476_reg_1125 <= and_ln102_476_fu_448_p2;
        and_ln102_477_reg_1180 <= and_ln102_477_fu_551_p2;
        and_ln102_480_reg_1141 <= and_ln102_480_fu_483_p2;
        and_ln102_481_reg_1192 <= and_ln102_481_fu_575_p2;
        and_ln102_reg_1106 <= and_ln102_fu_418_p2;
        and_ln104_100_reg_1135 <= and_ln104_100_fu_472_p2;
        and_ln104_100_reg_1135_pp0_iter2_reg <= and_ln104_100_reg_1135;
        and_ln104_100_reg_1135_pp0_iter3_reg <= and_ln104_100_reg_1135_pp0_iter2_reg;
        and_ln104_100_reg_1135_pp0_iter4_reg <= and_ln104_100_reg_1135_pp0_iter3_reg;
        and_ln104_98_reg_1130 <= and_ln104_98_fu_457_p2;
        and_ln104_99_reg_1186 <= and_ln104_99_fu_560_p2;
        and_ln104_99_reg_1186_pp0_iter3_reg <= and_ln104_99_reg_1186;
        and_ln104_reg_1119 <= and_ln104_fu_435_p2;
        icmp_ln86_494_reg_992 <= icmp_ln86_494_fu_292_p2;
        icmp_ln86_495_reg_997 <= icmp_ln86_495_fu_298_p2;
        icmp_ln86_496_reg_1002 <= icmp_ln86_496_fu_304_p2;
        icmp_ln86_497_reg_1008 <= icmp_ln86_497_fu_310_p2;
        icmp_ln86_497_reg_1008_pp0_iter1_reg <= icmp_ln86_497_reg_1008;
        icmp_ln86_498_reg_1014 <= icmp_ln86_498_fu_316_p2;
        icmp_ln86_499_reg_1020 <= icmp_ln86_499_fu_322_p2;
        icmp_ln86_499_reg_1020_pp0_iter1_reg <= icmp_ln86_499_reg_1020;
        icmp_ln86_500_reg_1026 <= icmp_ln86_500_fu_328_p2;
        icmp_ln86_500_reg_1026_pp0_iter1_reg <= icmp_ln86_500_reg_1026;
        icmp_ln86_501_reg_1032 <= icmp_ln86_501_fu_334_p2;
        icmp_ln86_501_reg_1032_pp0_iter1_reg <= icmp_ln86_501_reg_1032;
        icmp_ln86_501_reg_1032_pp0_iter2_reg <= icmp_ln86_501_reg_1032_pp0_iter1_reg;
        icmp_ln86_502_reg_1038 <= icmp_ln86_502_fu_340_p2;
        icmp_ln86_502_reg_1038_pp0_iter1_reg <= icmp_ln86_502_reg_1038;
        icmp_ln86_502_reg_1038_pp0_iter2_reg <= icmp_ln86_502_reg_1038_pp0_iter1_reg;
        icmp_ln86_502_reg_1038_pp0_iter3_reg <= icmp_ln86_502_reg_1038_pp0_iter2_reg;
        icmp_ln86_503_reg_1044 <= icmp_ln86_503_fu_346_p2;
        icmp_ln86_503_reg_1044_pp0_iter1_reg <= icmp_ln86_503_reg_1044;
        icmp_ln86_503_reg_1044_pp0_iter2_reg <= icmp_ln86_503_reg_1044_pp0_iter1_reg;
        icmp_ln86_503_reg_1044_pp0_iter3_reg <= icmp_ln86_503_reg_1044_pp0_iter2_reg;
        icmp_ln86_503_reg_1044_pp0_iter4_reg <= icmp_ln86_503_reg_1044_pp0_iter3_reg;
        icmp_ln86_504_reg_1050 <= icmp_ln86_504_fu_352_p2;
        icmp_ln86_505_reg_1055 <= icmp_ln86_505_fu_358_p2;
        icmp_ln86_505_reg_1055_pp0_iter1_reg <= icmp_ln86_505_reg_1055;
        icmp_ln86_506_reg_1060 <= icmp_ln86_506_fu_364_p2;
        icmp_ln86_506_reg_1060_pp0_iter1_reg <= icmp_ln86_506_reg_1060;
        icmp_ln86_507_reg_1065 <= icmp_ln86_507_fu_370_p2;
        icmp_ln86_507_reg_1065_pp0_iter1_reg <= icmp_ln86_507_reg_1065;
        icmp_ln86_508_reg_1070 <= icmp_ln86_508_fu_376_p2;
        icmp_ln86_508_reg_1070_pp0_iter1_reg <= icmp_ln86_508_reg_1070;
        icmp_ln86_508_reg_1070_pp0_iter2_reg <= icmp_ln86_508_reg_1070_pp0_iter1_reg;
        icmp_ln86_509_reg_1075 <= icmp_ln86_509_fu_382_p2;
        icmp_ln86_509_reg_1075_pp0_iter1_reg <= icmp_ln86_509_reg_1075;
        icmp_ln86_509_reg_1075_pp0_iter2_reg <= icmp_ln86_509_reg_1075_pp0_iter1_reg;
        icmp_ln86_510_reg_1080 <= icmp_ln86_510_fu_388_p2;
        icmp_ln86_510_reg_1080_pp0_iter1_reg <= icmp_ln86_510_reg_1080;
        icmp_ln86_510_reg_1080_pp0_iter2_reg <= icmp_ln86_510_reg_1080_pp0_iter1_reg;
        icmp_ln86_511_reg_1085 <= icmp_ln86_511_fu_394_p2;
        icmp_ln86_511_reg_1085_pp0_iter1_reg <= icmp_ln86_511_reg_1085;
        icmp_ln86_511_reg_1085_pp0_iter2_reg <= icmp_ln86_511_reg_1085_pp0_iter1_reg;
        icmp_ln86_511_reg_1085_pp0_iter3_reg <= icmp_ln86_511_reg_1085_pp0_iter2_reg;
        icmp_ln86_512_reg_1090 <= icmp_ln86_512_fu_400_p2;
        icmp_ln86_512_reg_1090_pp0_iter1_reg <= icmp_ln86_512_reg_1090;
        icmp_ln86_512_reg_1090_pp0_iter2_reg <= icmp_ln86_512_reg_1090_pp0_iter1_reg;
        icmp_ln86_512_reg_1090_pp0_iter3_reg <= icmp_ln86_512_reg_1090_pp0_iter2_reg;
        icmp_ln86_513_reg_1095 <= icmp_ln86_513_fu_406_p2;
        icmp_ln86_513_reg_1095_pp0_iter1_reg <= icmp_ln86_513_reg_1095;
        icmp_ln86_513_reg_1095_pp0_iter2_reg <= icmp_ln86_513_reg_1095_pp0_iter1_reg;
        icmp_ln86_513_reg_1095_pp0_iter3_reg <= icmp_ln86_513_reg_1095_pp0_iter2_reg;
        icmp_ln86_513_reg_1095_pp0_iter4_reg <= icmp_ln86_513_reg_1095_pp0_iter3_reg;
        icmp_ln86_reg_985 <= icmp_ln86_fu_286_p2;
        or_ln117_460_reg_1147 <= or_ln117_460_fu_521_p2;
        or_ln117_462_reg_1158 <= or_ln117_462_fu_535_p2;
        or_ln117_466_reg_1165 <= or_ln117_466_fu_541_p2;
        or_ln117_466_reg_1165_pp0_iter2_reg <= or_ln117_466_reg_1165;
        or_ln117_468_reg_1202 <= or_ln117_468_fu_684_p2;
        or_ln117_472_reg_1208 <= or_ln117_472_fu_767_p2;
        or_ln117_474_reg_1173 <= or_ln117_474_fu_546_p2;
        or_ln117_474_reg_1173_pp0_iter2_reg <= or_ln117_474_reg_1173;
        or_ln117_474_reg_1173_pp0_iter3_reg <= or_ln117_474_reg_1173_pp0_iter2_reg;
        or_ln117_476_reg_1218 <= or_ln117_476_fu_841_p2;
        select_ln117_481_reg_1153 <= select_ln117_481_fu_527_p3;
        select_ln117_488_reg_1197 <= select_ln117_488_fu_677_p3;
        select_ln117_494_reg_1213 <= select_ln117_494_fu_785_p3;
        select_ln117_498_reg_1223 <= select_ln117_498_fu_854_p3;
        xor_ln104_239_reg_1113 <= xor_ln104_239_fu_424_p2;
        xor_ln104_reg_1100 <= xor_ln104_fu_412_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read11_int_reg <= p_read11;
        p_read12_int_reg <= p_read12;
        p_read13_int_reg <= p_read13;
        p_read14_int_reg <= p_read14;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign agg_result_fu_889_p45 = 'bx;

assign agg_result_fu_889_p46 = ((or_ln117_477_fu_877_p2[0:0] == 1'b1) ? select_ln117_498_reg_1223 : 5'd21);

assign and_ln102_475_fu_440_p2 = (xor_ln104_reg_1100 & icmp_ln86_495_reg_997);

assign and_ln102_476_fu_448_p2 = (icmp_ln86_496_reg_1002 & and_ln102_reg_1106);

assign and_ln102_477_fu_551_p2 = (icmp_ln86_497_reg_1008_pp0_iter1_reg & and_ln104_reg_1119);

assign and_ln102_478_fu_462_p2 = (icmp_ln86_498_reg_1014 & and_ln104_97_fu_444_p2);

assign and_ln102_479_fu_478_p2 = (icmp_ln86_499_reg_1020 & and_ln102_476_fu_448_p2);

assign and_ln102_480_fu_483_p2 = (icmp_ln86_500_reg_1026 & and_ln104_98_fu_457_p2);

assign and_ln102_481_fu_575_p2 = (icmp_ln86_501_reg_1032_pp0_iter1_reg & and_ln102_477_fu_551_p2);

assign and_ln102_482_fu_694_p2 = (icmp_ln86_502_reg_1038_pp0_iter2_reg & and_ln104_99_reg_1186);

assign and_ln102_483_fu_798_p2 = (icmp_ln86_503_reg_1044_pp0_iter3_reg & and_ln104_100_reg_1135_pp0_iter3_reg);

assign and_ln102_484_fu_488_p2 = (icmp_ln86_504_reg_1050 & and_ln102_479_fu_478_p2);

assign and_ln102_485_fu_585_p2 = (and_ln102_494_fu_580_p2 & and_ln102_476_reg_1125);

assign and_ln102_486_fu_590_p2 = (icmp_ln86_506_reg_1060_pp0_iter1_reg & and_ln102_480_reg_1141);

assign and_ln102_487_fu_599_p2 = (and_ln104_98_reg_1130 & and_ln102_495_fu_594_p2);

assign and_ln102_488_fu_698_p2 = (icmp_ln86_508_reg_1070_pp0_iter2_reg & and_ln102_481_reg_1192);

assign and_ln102_489_fu_707_p2 = (and_ln102_496_fu_702_p2 & and_ln102_477_reg_1180);

assign and_ln102_490_fu_712_p2 = (icmp_ln86_510_reg_1080_pp0_iter2_reg & and_ln102_482_fu_694_p2);

assign and_ln102_491_fu_807_p2 = (and_ln104_99_reg_1186_pp0_iter3_reg & and_ln102_497_fu_802_p2);

assign and_ln102_492_fu_812_p2 = (icmp_ln86_512_reg_1090_pp0_iter3_reg & and_ln102_483_fu_798_p2);

assign and_ln102_493_fu_872_p2 = (and_ln104_100_reg_1135_pp0_iter4_reg & and_ln102_498_fu_867_p2);

assign and_ln102_494_fu_580_p2 = (xor_ln104_243_fu_565_p2 & icmp_ln86_505_reg_1055_pp0_iter1_reg);

assign and_ln102_495_fu_594_p2 = (xor_ln104_244_fu_570_p2 & icmp_ln86_507_reg_1065_pp0_iter1_reg);

assign and_ln102_496_fu_702_p2 = (xor_ln104_245_fu_689_p2 & icmp_ln86_509_reg_1075_pp0_iter2_reg);

assign and_ln102_497_fu_802_p2 = (xor_ln104_246_fu_793_p2 & icmp_ln86_511_reg_1085_pp0_iter3_reg);

assign and_ln102_498_fu_867_p2 = (xor_ln104_247_fu_862_p2 & icmp_ln86_513_reg_1095_pp0_iter4_reg);

assign and_ln102_fu_418_p2 = (icmp_ln86_fu_286_p2 & icmp_ln86_494_fu_292_p2);

assign and_ln104_100_fu_472_p2 = (xor_ln104_242_fu_467_p2 & and_ln104_97_fu_444_p2);

assign and_ln104_97_fu_444_p2 = (xor_ln104_reg_1100 & xor_ln104_239_reg_1113);

assign and_ln104_98_fu_457_p2 = (xor_ln104_240_fu_452_p2 & and_ln102_reg_1106);

assign and_ln104_99_fu_560_p2 = (xor_ln104_241_fu_555_p2 & and_ln104_reg_1119);

assign and_ln104_fu_435_p2 = (xor_ln104_238_fu_430_p2 & icmp_ln86_reg_985);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = agg_result_fu_889_p47;

assign icmp_ln86_494_fu_292_p2 = (($signed(p_read11_int_reg) < $signed(18'd3118)) ? 1'b1 : 1'b0);

assign icmp_ln86_495_fu_298_p2 = (($signed(p_read14_int_reg) < $signed(18'd91649)) ? 1'b1 : 1'b0);

assign icmp_ln86_496_fu_304_p2 = (($signed(p_read10_int_reg) < $signed(18'd2814)) ? 1'b1 : 1'b0);

assign icmp_ln86_497_fu_310_p2 = (($signed(p_read4_int_reg) < $signed(18'd3654)) ? 1'b1 : 1'b0);

assign icmp_ln86_498_fu_316_p2 = (($signed(p_read1_int_reg) < $signed(18'd27700)) ? 1'b1 : 1'b0);

assign icmp_ln86_499_fu_322_p2 = (($signed(p_read6_int_reg) < $signed(18'd99)) ? 1'b1 : 1'b0);

assign icmp_ln86_500_fu_328_p2 = (($signed(p_read3_int_reg) < $signed(18'd238)) ? 1'b1 : 1'b0);

assign icmp_ln86_501_fu_334_p2 = (($signed(p_read12_int_reg) < $signed(18'd269)) ? 1'b1 : 1'b0);

assign icmp_ln86_502_fu_340_p2 = (($signed(p_read4_int_reg) < $signed(18'd8113)) ? 1'b1 : 1'b0);

assign icmp_ln86_503_fu_346_p2 = (($signed(p_read13_int_reg) < $signed(18'd141)) ? 1'b1 : 1'b0);

assign icmp_ln86_504_fu_352_p2 = (($signed(p_read3_int_reg) < $signed(18'd482)) ? 1'b1 : 1'b0);

assign icmp_ln86_505_fu_358_p2 = (($signed(p_read5_int_reg) < $signed(18'd299)) ? 1'b1 : 1'b0);

assign icmp_ln86_506_fu_364_p2 = (($signed(p_read2_int_reg) < $signed(18'd678)) ? 1'b1 : 1'b0);

assign icmp_ln86_507_fu_370_p2 = (($signed(p_read10_int_reg) < $signed(18'd2965)) ? 1'b1 : 1'b0);

assign icmp_ln86_508_fu_376_p2 = (($signed(p_read7_int_reg) < $signed(18'd250)) ? 1'b1 : 1'b0);

assign icmp_ln86_509_fu_382_p2 = (($signed(p_read13_int_reg) < $signed(18'd144)) ? 1'b1 : 1'b0);

assign icmp_ln86_510_fu_388_p2 = (($signed(p_read9_int_reg) < $signed(18'd744)) ? 1'b1 : 1'b0);

assign icmp_ln86_511_fu_394_p2 = (($signed(p_read8_int_reg) < $signed(18'd117)) ? 1'b1 : 1'b0);

assign icmp_ln86_512_fu_400_p2 = (($signed(p_read13_int_reg) < $signed(18'd140)) ? 1'b1 : 1'b0);

assign icmp_ln86_513_fu_406_p2 = (($signed(p_read1_int_reg) < $signed(18'd185869)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_286_p2 = (($signed(p_read3_int_reg) < $signed(18'd501)) ? 1'b1 : 1'b0);

assign or_ln117_459_fu_507_p2 = (or_ln117_fu_493_p2 | and_ln102_484_fu_488_p2);

assign or_ln117_460_fu_521_p2 = (or_ln117_fu_493_p2 | and_ln102_479_fu_478_p2);

assign or_ln117_461_fu_607_p2 = (or_ln117_460_reg_1147 | and_ln102_485_fu_585_p2);

assign or_ln117_462_fu_535_p2 = (or_ln117_fu_493_p2 | and_ln102_476_fu_448_p2);

assign or_ln117_463_fu_627_p2 = (or_ln117_462_reg_1158 | and_ln102_486_fu_590_p2);

assign or_ln117_464_fu_639_p2 = (or_ln117_462_reg_1158 | and_ln102_480_reg_1141);

assign or_ln117_465_fu_655_p2 = (or_ln117_464_fu_639_p2 | and_ln102_487_fu_599_p2);

assign or_ln117_466_fu_541_p2 = (or_ln117_fu_493_p2 | and_ln102_reg_1106);

assign or_ln117_467_fu_717_p2 = (or_ln117_466_reg_1165_pp0_iter2_reg | and_ln102_488_fu_698_p2);

assign or_ln117_468_fu_684_p2 = (or_ln117_466_reg_1165 | and_ln102_481_fu_575_p2);

assign or_ln117_469_fu_729_p2 = (or_ln117_468_reg_1202 | and_ln102_489_fu_707_p2);

assign or_ln117_470_fu_741_p2 = (or_ln117_466_reg_1165_pp0_iter2_reg | and_ln102_477_reg_1180);

assign or_ln117_471_fu_753_p2 = (or_ln117_470_fu_741_p2 | and_ln102_490_fu_712_p2);

assign or_ln117_472_fu_767_p2 = (or_ln117_470_fu_741_p2 | and_ln102_482_fu_694_p2);

assign or_ln117_473_fu_817_p2 = (or_ln117_472_reg_1208 | and_ln102_491_fu_807_p2);

assign or_ln117_474_fu_546_p2 = (or_ln117_fu_493_p2 | icmp_ln86_reg_985);

assign or_ln117_475_fu_829_p2 = (or_ln117_474_reg_1173_pp0_iter3_reg | and_ln102_492_fu_812_p2);

assign or_ln117_476_fu_841_p2 = (or_ln117_474_reg_1173_pp0_iter3_reg | and_ln102_483_fu_798_p2);

assign or_ln117_477_fu_877_p2 = (or_ln117_476_reg_1218 | and_ln102_493_fu_872_p2);

assign or_ln117_478_fu_499_p2 = (xor_ln104_239_reg_1113 | icmp_ln86_reg_985);

assign or_ln117_fu_493_p2 = (and_ln102_478_fu_462_p2 | and_ln102_475_fu_440_p2);

assign select_ln117_481_fu_527_p3 = ((or_ln117_459_fu_507_p2[0:0] == 1'b1) ? select_ln117_fu_513_p3 : 2'd3);

assign select_ln117_482_fu_612_p3 = ((or_ln117_460_reg_1147[0:0] == 1'b1) ? zext_ln117_54_fu_604_p1 : 3'd4);

assign select_ln117_483_fu_619_p3 = ((or_ln117_461_fu_607_p2[0:0] == 1'b1) ? select_ln117_482_fu_612_p3 : 3'd5);

assign select_ln117_484_fu_632_p3 = ((or_ln117_462_reg_1158[0:0] == 1'b1) ? select_ln117_483_fu_619_p3 : 3'd6);

assign select_ln117_485_fu_643_p3 = ((or_ln117_463_fu_627_p2[0:0] == 1'b1) ? select_ln117_484_fu_632_p3 : 3'd7);

assign select_ln117_486_fu_661_p3 = ((or_ln117_464_fu_639_p2[0:0] == 1'b1) ? zext_ln117_55_fu_651_p1 : 4'd8);

assign select_ln117_487_fu_669_p3 = ((or_ln117_465_fu_655_p2[0:0] == 1'b1) ? select_ln117_486_fu_661_p3 : 4'd9);

assign select_ln117_488_fu_677_p3 = ((or_ln117_466_reg_1165[0:0] == 1'b1) ? select_ln117_487_fu_669_p3 : 4'd10);

assign select_ln117_489_fu_722_p3 = ((or_ln117_467_fu_717_p2[0:0] == 1'b1) ? select_ln117_488_reg_1197 : 4'd11);

assign select_ln117_490_fu_734_p3 = ((or_ln117_468_reg_1202[0:0] == 1'b1) ? select_ln117_489_fu_722_p3 : 4'd12);

assign select_ln117_491_fu_745_p3 = ((or_ln117_469_fu_729_p2[0:0] == 1'b1) ? select_ln117_490_fu_734_p3 : 4'd13);

assign select_ln117_492_fu_759_p3 = ((or_ln117_470_fu_741_p2[0:0] == 1'b1) ? select_ln117_491_fu_745_p3 : 4'd14);

assign select_ln117_493_fu_773_p3 = ((or_ln117_471_fu_753_p2[0:0] == 1'b1) ? select_ln117_492_fu_759_p3 : 4'd15);

assign select_ln117_494_fu_785_p3 = ((or_ln117_472_fu_767_p2[0:0] == 1'b1) ? zext_ln117_56_fu_781_p1 : 5'd16);

assign select_ln117_495_fu_822_p3 = ((or_ln117_473_fu_817_p2[0:0] == 1'b1) ? select_ln117_494_reg_1213 : 5'd17);

assign select_ln117_496_fu_834_p3 = ((or_ln117_474_reg_1173_pp0_iter3_reg[0:0] == 1'b1) ? select_ln117_495_fu_822_p3 : 5'd18);

assign select_ln117_497_fu_846_p3 = ((or_ln117_475_fu_829_p2[0:0] == 1'b1) ? select_ln117_496_fu_834_p3 : 5'd19);

assign select_ln117_498_fu_854_p3 = ((or_ln117_476_fu_841_p2[0:0] == 1'b1) ? select_ln117_497_fu_846_p3 : 5'd20);

assign select_ln117_fu_513_p3 = ((or_ln117_fu_493_p2[0:0] == 1'b1) ? zext_ln117_fu_503_p1 : 2'd2);

assign xor_ln104_238_fu_430_p2 = (icmp_ln86_494_reg_992 ^ 1'd1);

assign xor_ln104_239_fu_424_p2 = (icmp_ln86_495_fu_298_p2 ^ 1'd1);

assign xor_ln104_240_fu_452_p2 = (icmp_ln86_496_reg_1002 ^ 1'd1);

assign xor_ln104_241_fu_555_p2 = (icmp_ln86_497_reg_1008_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_242_fu_467_p2 = (icmp_ln86_498_reg_1014 ^ 1'd1);

assign xor_ln104_243_fu_565_p2 = (icmp_ln86_499_reg_1020_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_244_fu_570_p2 = (icmp_ln86_500_reg_1026_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_245_fu_689_p2 = (icmp_ln86_501_reg_1032_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_246_fu_793_p2 = (icmp_ln86_502_reg_1038_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_247_fu_862_p2 = (icmp_ln86_503_reg_1044_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_fu_412_p2 = (icmp_ln86_fu_286_p2 ^ 1'd1);

assign zext_ln117_54_fu_604_p1 = select_ln117_481_reg_1153;

assign zext_ln117_55_fu_651_p1 = select_ln117_485_fu_643_p3;

assign zext_ln117_56_fu_781_p1 = select_ln117_493_fu_773_p3;

assign zext_ln117_fu_503_p1 = or_ln117_478_fu_499_p2;

endmodule //conifer_jettag_accelerator_decision_function_19
