// Seed: 3115671105
module module_0 (
    input type_12 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    input supply0 id_8,
    output tri id_9,
    output wor id_10
);
  tri module_0 = id_6 == id_0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    input wire id_3,
    output tri1 id_4,
    input uwire id_5,
    output tri id_6,
    input uwire id_7,
    output uwire id_8,
    input wor id_9,
    output uwire id_10,
    output tri id_11,
    output wor id_12,
    output tri id_13,
    input tri id_14,
    output supply0 id_15,
    input tri0 id_16,
    input tri1 id_17,
    output tri0 id_18,
    input tri0 id_19,
    output supply1 id_20,
    input tri0 id_21,
    input tri0 id_22,
    input wand id_23,
    output wand id_24
);
  assign id_18 = 1;
  wire id_26;
  assign id_1  = 1'b0;
  assign id_20 = id_14 ? 1 : id_14;
  wire id_27;
  id_28 :
  assert property (@(posedge id_2) 1 == 1)
  else $display(1);
  module_0(
      id_3, id_22, id_16, id_7, id_9, id_21, id_3, id_22, id_5, id_18, id_4
  );
  assign id_28 = 1;
  wire id_29;
endmodule
