sata_phy_instance_init	,	F_42
parent	,	V_156
put_child	,	V_189
P2C_FORCE_SUSPENDM	,	V_71
P3D_RG_CDR_BIR_LTD1_VAL	,	F_16
U3P_USBPHYACR6	,	V_72
P3A_RG_PLL_DELTA_PE2H_VAL	,	F_33
of_match_node	,	F_72
SSUSB_SIFSLV_V1_U2PHY_COM	,	V_140
PA6_RG_U2_OTG_VBUSCMP_EN	,	V_78
RG_CDR_BIRLTR_GEN1_MSK	,	V_112
U3P_U3_PHYD_CDR1	,	V_46
P3A_RG_PLL_BC_PE2H_VAL	,	F_36
u3phya_ref	,	V_158
P3A_RG_PLL_BP_PE2H	,	V_101
bank	,	V_102
dev	,	V_30
phy_v1_banks_init	,	F_58
mtk_tphy_probe	,	F_71
P3A_RG_PLL_BC_PE2H	,	V_97
U3P_USBPHYACR2	,	V_66
U3P_USBPHYACR5	,	V_12
pcie_phy_instance_power_off	,	F_41
U3P_USBPHYACR0	,	V_60
PA6_RG_U2_SQTH_VAL	,	F_23
"failed to find appropriate phy\n"	,	L_7
P2C_RG_DATAIN	,	V_76
RG_T2_MIN_MSK	,	V_127
version	,	V_21
P3C_MCU_BUS_CK_GATE_EN	,	V_106
devm_of_phy_provider_register	,	F_86
P2C_RG_AVALID	,	V_80
P2F_RG_CYCLECNT	,	V_17
P3A_RG_TX_EIDLE_CM_VAL	,	F_14
of_node	,	V_169
args_count	,	V_166
GFP_KERNEL	,	V_184
"u3phya_ref"	,	L_11
device	,	V_161
U3P_U2PHYACR4	,	V_63
RG_CDR_BICLTD1_GEN1_MSK	,	V_123
P3A_RG_RX_DAC_MUX_VAL	,	F_13
mtk_phy_xlate	,	F_69
pdata	,	V_20
RG_CDR_BIRLTD0_GEN3_MSK	,	V_117
RG_CDR_BICLTR_GEN1_VAL	,	F_47
usleep_range	,	F_39
U3P_U2PHYDTM1	,	V_58
U3P_U2PHYDTM0	,	V_56
"failed to enable ref_clk\n"	,	L_5
device_node	,	V_163
phy_np	,	V_164
RG_LOCK_CNT_SEL_VAL	,	F_51
of_phandle_args	,	V_162
P2F_RG_FREQDET_EN	,	V_24
P2C_FORCE_UART_EN	,	V_57
chip	,	V_103
devm_ioremap_resource	,	F_78
P3D_RG_FWAKE_TH_VAL	,	F_17
P3C_FORCE_IP_SW_RST	,	V_105
hs_slew_rate_calibrate	,	F_1
RG_CDR_BC_GEN1_MSK	,	V_113
"failed to get address resource(id-%d)\n"	,	L_13
platform_device	,	V_171
of_node_put	,	F_88
ERR_PTR	,	F_70
"%s(%d)\n"	,	L_2
P3A_RG_XTAL_EXT_EN_U3_VAL	,	F_12
RG_CDR_BR_GEN2_VAL	,	F_48
__iomem	,	T_1
P3A_RG_PLL_IR_PE2H_VAL	,	F_37
P3D_RG_RXDET_STB2_SET	,	V_52
dev_dbg	,	F_9
"phy version is not supported\n"	,	L_9
P2C_RG_VBUSVALID	,	V_79
P2C_RG_DATAIN_VAL	,	F_22
u2_phy_instance_power_on	,	F_24
ret	,	V_157
res	,	V_180
P2C_RG_SIF_U2PLL_FORCE_ON	,	V_69
PTR_ERR_OR_ZERO	,	F_87
P2F_RG_CYCLECNT_VAL	,	F_5
PA6_RG_U2_BC11_SW_EN	,	V_73
PA2_RG_SIF_U2PLL_FORCE_EN	,	V_67
U3P_U3_PHYD_RXDET2	,	V_53
retval	,	V_182
U3P_U2FREQ_VALUE	,	V_26
PA5_RG_U2_HSTX_SRCTRL_VAL	,	F_10
U3P_U3_PHYD_RXDET1	,	V_51
PHY_TYPE_PCIE	,	V_142
U3P_U3_PHYA_DA_REG0	,	V_39
P3A_RG_PLL_DELTA1_PE2H_VAL	,	F_32
U3P_U3_PHYA_DA_REG4	,	V_95
port	,	V_181
SSUSB_SIFSLV_V2_U2FREQ	,	V_149
U3P_U3_PHYA_DA_REG7	,	V_100
U3P_U3_PHYA_DA_REG6	,	V_98
tphy	,	V_2
U3P_U3_PHYA_DA_REG5	,	V_92
platform_get_resource	,	F_77
RG_T2_MAX_VAL	,	F_54
U3P_U3_PHYA_REG6	,	V_43
P3A_RG_PLL_IR_PE2H	,	V_99
ANA_EQ_EYE_CTRL_SIGNAL5	,	V_116
nphys	,	V_167
MTK_PHY_V2	,	V_170
MTK_PHY_V1	,	V_22
pcie_phy_instance_init	,	F_27
ANA_EQ_EYE_CTRL_SIGNAL4	,	V_114
SSUSB_SIFSLV_V2_U3PHYA	,	V_154
SSUSB_SIFSLV_V2_U3PHYD	,	V_153
PA6_RG_U2_SQTH	,	V_74
U3P_U3_PHYA_REG1	,	V_84
ANA_EQ_EYE_CTRL_SIGNAL1	,	V_133
"failed to remap phy regs\n"	,	L_14
U3P_U3_PHYA_REG0	,	V_86
RG_LOCK_CNT_SEL_MSK	,	V_125
dev_err	,	F_59
"failed to enable u3phya_ref\n"	,	L_4
SSUSB_SIFSLV_V1_SPLLC	,	V_143
sif_res	,	V_179
provider	,	V_177
"failed to remap sif regs\n"	,	L_10
RG_CDR_BIRLTD0_GEN1_MSK	,	V_115
pcie_phy_instance_power_on	,	F_40
SSUSB_SIFSLV_V2_U2PHY_COM	,	V_150
RG_CDR_BICLTR_GEN1_MSK	,	V_119
SSUSB_SIFSLV_V2_MISC	,	V_148
of_device_id	,	V_173
U3P_U3_PHYA_REG9	,	V_41
misc	,	V_136
P3A_RG_PLL_DELTA1_PE2H	,	V_89
RG_CDR_BR_GEN2_MSK	,	V_120
mtk_phy_instance	,	V_3
devm_clk_get	,	F_81
PA5_RG_U2_HS_100U_U3_EN	,	V_62
P2C_RG_XCVRSEL	,	V_75
clk_disable_unprepare	,	F_68
sif_base	,	V_137
P2C_RG_SESSEND	,	V_81
U3P_SPLLC_XTALCTL3	,	V_35
P2F_RG_MONCLK_SEL_VAL	,	F_6
"phy:%d, fm_out:%d, calib:%d\n"	,	L_1
P3D_RG_CDR_BIR_LTD0_VAL	,	F_15
P3C_REG_IP_SW_RST	,	V_107
RG_TG_MIN_VAL	,	F_53
ENOMEM	,	V_185
RG_T2_MAX_MSK	,	V_129
dev_get_drvdata	,	F_63
P3A_RG_PLL_DELTA_PE2H	,	V_91
P3A_RG_PLL_IC_PE2H_VAL	,	F_35
RG_CDR_BICLTD0_GEN1_MSK	,	V_122
"ref"	,	L_15
mtk_phy_init	,	F_61
P2F_RG_MONCLK_SEL	,	V_18
phy_get_drvdata	,	F_62
U3P_FM_DET_CYCLE_CNT	,	V_19
P3A_RG_CLKDRV_AMP_VAL	,	F_30
phy_provider	,	V_176
tmp	,	V_11
P2F_RG_FRCK_EN	,	V_15
DIV_ROUND_CLOSEST	,	F_8
mtk_phy_exit	,	F_67
"failed to create phy\n"	,	L_12
calibration_val	,	V_9
U3P_SR_COEF_DIVISOR	,	V_29
RG_IDRV_0DB_GEN1_MSK	,	V_132
"failed to get ref_clk(id-%d)\n"	,	L_16
phys	,	V_168
P3A_RG_XTAL_EXT_PE2H_VAL	,	F_29
PHYD_CTRL_SIGNAL_MODE4	,	V_121
index	,	V_23
P3A_RG_RX_DAC_MUX	,	V_42
SSUSB_SIFSLV_V2_SPLLC	,	V_151
U3P_U3_PHYD_LFPS1	,	V_49
P3C_RG_SWRST_U3_PHYD	,	V_110
child_np	,	V_175
P2C_DTM0_PART_MASK	,	V_77
mtk_phy_power_off	,	F_66
U3P_U2FREQ_FMMONR1	,	V_14
P3A_RG_CLKDRV_OFF_VAL	,	F_31
RG_CDR_BIRLTD0_GEN1_VAL	,	F_45
phya	,	V_38
__func__	,	V_55
phyd	,	V_45
PHYD_DESIGN_OPTION2	,	V_124
PHYD_DESIGN_OPTION9	,	V_126
XC3_RG_U3_FRC_XTAL_RX_PWD	,	V_37
P3A_RG_PLL_BP_PE2H_VAL	,	F_38
mtk_tphy_id_table	,	V_183
of_address_to_resource	,	F_84
U3D_U2PHYDCR0	,	V_68
SSUSB_SIFSLV_V2_CHIP	,	V_152
"incompatible PHY type\n"	,	L_3
P3D_RG_FWAKE_TH	,	V_50
U3P_SLEW_RATE_COEF	,	V_28
u2_phy_instance_init	,	F_20
RG_TG_MIN_MSK	,	V_128
PA5_RG_U2_HSTX_SRCAL_EN	,	V_13
P3A_RG_TX_EIDLE_CM	,	V_44
PA5_RG_U2_HSTX_SRCTRL	,	V_31
P2C_RG_UART_EN	,	V_59
P2C_RG_XCVRSEL_VAL	,	F_21
mtk_tphy_ops	,	V_190
P2C_U2_GPIO_CTR_MSK	,	V_64
for_each_child_of_node	,	F_82
clk_prepare_enable	,	F_64
RG_CDR_BICLTD0_GEN1_VAL	,	F_49
u2_phy_instance_exit	,	F_26
ANA_RG_CTRL_SIGNAL4	,	V_118
ANA_RG_CTRL_SIGNAL1	,	V_131
P2C_RG_SUSPENDM	,	V_70
P2F_USB_FM_VALID	,	V_25
EPROBE_DEFER	,	V_188
devm_phy_create	,	F_83
ANA_RG_CTRL_SIGNAL6	,	V_111
EINVAL	,	V_160
mtk_tphy	,	V_1
u2phy_banks	,	V_5
of_get_child_count	,	F_74
P3A_RG_CLKDRV_AMP	,	V_85
devm_kcalloc	,	F_75
udelay	,	F_4
u2_phy_instance_power_off	,	F_25
com	,	V_8
phy	,	V_155
instance	,	V_4
data	,	V_186
RG_TG_MAX_MSK	,	V_130
RG_CDR_BC_GEN1_VAL	,	F_44
P3A_RG_PLL_IC_PE2H	,	V_94
U3P_REF_CLK	,	V_27
P3A_RG_PLL_BR_PE2H_VAL	,	F_34
pdev	,	V_172
P3D_RG_RXDET_STB2_SET_VAL	,	F_18
u32	,	T_2
P3A_RG_PLL_DIVEN_PE2H	,	V_96
avoid_rx_sen_degradation	,	V_65
P3A_RG_CLKDRV_OFF	,	V_87
RG_CDR_BICLTD1_GEN1_VAL	,	F_50
P3D_RG_CDR_BIR_LTD0	,	V_47
P3D_RG_CDR_BIR_LTD1	,	V_48
RG_EQ_DLEQ_LFI_GEN1_MSK	,	V_134
XC3_RG_U3_XTAL_RX_PWD	,	V_36
resource	,	V_178
PHY_TYPE_USB2	,	V_135
PHY_TYPE_USB3	,	V_141
PTR_ERR	,	F_80
u3_phy_instance_init	,	F_11
P3A_RG_XTAL_EXT_EN_U3	,	V_40
RG_T2_MIN_VAL	,	F_52
PHY_TYPE_SATA	,	V_147
P3D_RG_RXDET_STB2_SET_P3_VAL	,	F_19
port_base	,	V_139
fmreg	,	V_7
platform_set_drvdata	,	F_76
devm_kzalloc	,	F_73
phy_v2_banks_init	,	F_60
P3A_RG_PLL_BR_PE2H	,	V_93
np	,	V_165
SSUSB_SIFSLV_V1_U3PHYA	,	V_146
u2_banks	,	V_6
SSUSB_SIFSLV_V1_U3PHYD	,	V_145
P3A_RG_XTAL_EXT_PE1H	,	V_82
u3phy_banks	,	V_32
readl_poll_timeout	,	F_7
RG_EQ_DLEQ_LFI_GEN1_VAL	,	F_57
PA0_RG_USB20_INTR_EN	,	V_61
SSUSB_SIFSLV_V1_CHIP	,	V_144
mtk_phy_power_on	,	F_65
phy_set_drvdata	,	F_85
RG_CDR_BIRLTD0_GEN3_VAL	,	F_46
"unsupported device type: %d\n"	,	L_8
U3P_U3_PHYA_DA_REG25	,	V_90
IORESOURCE_MEM	,	V_187
P3D_RG_RXDET_STB2_SET_P3	,	V_54
ref_clk	,	V_159
u3_banks	,	V_33
U3P_U3_PHYA_DA_REG20	,	V_88
U3P_U3_CHIP_GPIO_CTLD	,	V_104
U3P_U3_CHIP_GPIO_CTLE	,	V_108
U3P_U2FREQ_FMCR0	,	V_16
readl	,	F_2
RG_CDR_BIRLTR_GEN1_VAL	,	F_43
writel	,	F_3
P3A_RG_XTAL_EXT_PE2H	,	V_83
match	,	V_174
RG_TG_MAX_VAL	,	F_55
fm_out	,	V_10
spllc	,	V_34
P3C_RG_SWRST_U3_PHYD_FORCE_EN	,	V_109
"invalid number of cells in 'phy' property\n"	,	L_6
P3A_RG_XTAL_EXT_PE1H_VAL	,	F_28
SSUSB_SIFSLV_V1_U2FREQ	,	V_138
RG_IDRV_0DB_GEN1_VAL	,	F_56
IS_ERR	,	F_79
