Danny reason why l1 stats and memory stats arent the same
  when the mem gets a miss it counts the fetch as an extra memory access so
    l1 will get 2 acesses(miss/fetch) for every 1 cache miss