// Seed: 335919793
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_2 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_5;
  reg  id_6;
  module_0(
      id_3, id_5, id_3, id_2
  );
  wor  id_7;
  wire id_8;
  always @(1 or posedge 1) begin
    $display(1 ? 1 : id_3, id_7);
    id_6 <= ((1));
    assign id_1 = 1;
    disable id_9;
  end
endmodule
