{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1565553946150 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1565553946150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 11 22:05:45 2019 " "Processing started: Sun Aug 11 22:05:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1565553946150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1565553946150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX " "Command: quartus_map --read_settings_files=on --write_settings_files=off DLX -c DLX" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1565553946150 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1565553948439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dlx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DLX-RTL " "Found design unit 1: DLX-RTL" {  } { { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949062 ""} { "Info" "ISGN_ENTITY_NAME" "1 DLX " "Found entity 1: DLX" {  } { { "DLX.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553949062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949065 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553949065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rejestry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rejestry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Rejestry-RTL " "Found design unit 1: Rejestry-RTL" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949075 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rejestry " "Found entity 1: Rejestry" {  } { { "rejestry.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/rejestry.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553949075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uklad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uklad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uklad-RTL " "Found design unit 1: uklad-RTL" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949078 ""} { "Info" "ISGN_ENTITY_NAME" "1 uklad " "Found entity 1: uklad" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553949078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sterowanie.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sterowanie.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sterowanie-RTL " "Found design unit 1: sterowanie-RTL" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949084 ""} { "Info" "ISGN_ENTITY_NAME" "1 sterowanie " "Found entity 1: sterowanie" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553949084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553949084 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DLX " "Elaborating entity \"DLX\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1565553949176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sterowanie sterowanie:c1 " "Elaborating entity \"sterowanie\" for hierarchy \"sterowanie:c1\"" {  } { { "DLX.vhd" "c1" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553949180 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sadr sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Sadr\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949184 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sbb sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Sbb\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949184 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sba sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Sba\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949184 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sbc sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Sbc\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949184 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Salu sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Salu\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949184 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Sid sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Sid\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949185 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zapis sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"zapis\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949185 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "odczyt sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"odczyt\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949185 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIRa sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"SIRa\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949185 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIRb sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"SIRb\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949185 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIRc sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"SIRc\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949185 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIRadr sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"SIRadr\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Smar sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Smar\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Smbr sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"Smbr\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "WRout sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"WRout\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "RDout sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"RDout\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "INTA sterowanie.vhd(166) " "VHDL Process Statement warning at sterowanie.vhd(166): inferring latch(es) for signal or variable \"INTA\", which holds its previous value in one or more paths through the process" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "INTA sterowanie.vhd(166) " "Inferred latch for \"INTA\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RDout sterowanie.vhd(166) " "Inferred latch for \"RDout\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRout sterowanie.vhd(166) " "Inferred latch for \"WRout\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Smbr sterowanie.vhd(166) " "Inferred latch for \"Smbr\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949186 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Smar sterowanie.vhd(166) " "Inferred latch for \"Smar\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRadr\[0\] sterowanie.vhd(166) " "Inferred latch for \"SIRadr\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRadr\[1\] sterowanie.vhd(166) " "Inferred latch for \"SIRadr\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRc\[0\] sterowanie.vhd(166) " "Inferred latch for \"SIRc\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRc\[1\] sterowanie.vhd(166) " "Inferred latch for \"SIRc\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRc\[2\] sterowanie.vhd(166) " "Inferred latch for \"SIRc\[2\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRb\[0\] sterowanie.vhd(166) " "Inferred latch for \"SIRb\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRb\[1\] sterowanie.vhd(166) " "Inferred latch for \"SIRb\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRa\[0\] sterowanie.vhd(166) " "Inferred latch for \"SIRa\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIRa\[1\] sterowanie.vhd(166) " "Inferred latch for \"SIRa\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "odczyt\[0\] sterowanie.vhd(166) " "Inferred latch for \"odczyt\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949187 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "odczyt\[1\] sterowanie.vhd(166) " "Inferred latch for \"odczyt\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zapis\[0\] sterowanie.vhd(166) " "Inferred latch for \"zapis\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zapis\[1\] sterowanie.vhd(166) " "Inferred latch for \"zapis\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zapis\[2\] sterowanie.vhd(166) " "Inferred latch for \"zapis\[2\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sid\[0\] sterowanie.vhd(166) " "Inferred latch for \"Sid\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sid\[1\] sterowanie.vhd(166) " "Inferred latch for \"Sid\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Salu\[0\] sterowanie.vhd(166) " "Inferred latch for \"Salu\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Salu\[1\] sterowanie.vhd(166) " "Inferred latch for \"Salu\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Salu\[2\] sterowanie.vhd(166) " "Inferred latch for \"Salu\[2\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Salu\[3\] sterowanie.vhd(166) " "Inferred latch for \"Salu\[3\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949188 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Salu\[4\] sterowanie.vhd(166) " "Inferred latch for \"Salu\[4\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbc\[0\] sterowanie.vhd(166) " "Inferred latch for \"Sbc\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbc\[1\] sterowanie.vhd(166) " "Inferred latch for \"Sbc\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbc\[2\] sterowanie.vhd(166) " "Inferred latch for \"Sbc\[2\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbc\[3\] sterowanie.vhd(166) " "Inferred latch for \"Sbc\[3\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbc\[4\] sterowanie.vhd(166) " "Inferred latch for \"Sbc\[4\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sba\[0\] sterowanie.vhd(166) " "Inferred latch for \"Sba\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sba\[1\] sterowanie.vhd(166) " "Inferred latch for \"Sba\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sba\[2\] sterowanie.vhd(166) " "Inferred latch for \"Sba\[2\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sba\[3\] sterowanie.vhd(166) " "Inferred latch for \"Sba\[3\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949189 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sba\[4\] sterowanie.vhd(166) " "Inferred latch for \"Sba\[4\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbb\[0\] sterowanie.vhd(166) " "Inferred latch for \"Sbb\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbb\[1\] sterowanie.vhd(166) " "Inferred latch for \"Sbb\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbb\[2\] sterowanie.vhd(166) " "Inferred latch for \"Sbb\[2\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbb\[3\] sterowanie.vhd(166) " "Inferred latch for \"Sbb\[3\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sbb\[4\] sterowanie.vhd(166) " "Inferred latch for \"Sbb\[4\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadr\[0\] sterowanie.vhd(166) " "Inferred latch for \"Sadr\[0\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadr\[1\] sterowanie.vhd(166) " "Inferred latch for \"Sadr\[1\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949190 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadr\[2\] sterowanie.vhd(166) " "Inferred latch for \"Sadr\[2\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949191 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadr\[3\] sterowanie.vhd(166) " "Inferred latch for \"Sadr\[3\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949191 "|DLX|sterowanie:c1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sadr\[4\] sterowanie.vhd(166) " "Inferred latch for \"Sadr\[4\]\" at sterowanie.vhd(166)" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 166 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949191 "|DLX|sterowanie:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:c2 " "Elaborating entity \"ALU\" for hierarchy \"ALU:c2\"" {  } { { "DLX.vhd" "c2" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553949193 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wy ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"wy\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949196 "|DLX|ALU:c2"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wyU ALU.vhd(19) " "VHDL Process Statement warning at ALU.vhd(19): inferring latch(es) for signal or variable \"wyU\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949196 "|DLX|ALU:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wyU\[32\] ALU.vhd(19) " "Inferred latch for \"wyU\[32\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949196 "|DLX|ALU:c2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wy\[32\] ALU.vhd(19) " "Inferred latch for \"wy\[32\]\" at ALU.vhd(19)" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949196 "|DLX|ALU:c2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rejestry Rejestry:c3 " "Elaborating entity \"Rejestry\" for hierarchy \"Rejestry:c3\"" {  } { { "DLX.vhd" "c3" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553949198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uklad uklad:c4 " "Elaborating entity \"uklad\" for hierarchy \"uklad:c4\"" {  } { { "DLX.vhd" "c4" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/DLX.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553949240 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAR uklad.vhd(24) " "VHDL Process Statement warning at uklad.vhd(24): inferring latch(es) for signal or variable \"MAR\", which holds its previous value in one or more paths through the process" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949242 "|DLX|uklad:c4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MBRout uklad.vhd(24) " "VHDL Process Statement warning at uklad.vhd(24): inferring latch(es) for signal or variable \"MBRout\", which holds its previous value in one or more paths through the process" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949242 "|DLX|uklad:c4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MBRin uklad.vhd(24) " "VHDL Process Statement warning at uklad.vhd(24): inferring latch(es) for signal or variable \"MBRin\", which holds its previous value in one or more paths through the process" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949242 "|DLX|uklad:c4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Dzap uklad.vhd(24) " "VHDL Process Statement warning at uklad.vhd(24): inferring latch(es) for signal or variable \"Dzap\", which holds its previous value in one or more paths through the process" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[0\] uklad.vhd(24) " "Inferred latch for \"Dzap\[0\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[1\] uklad.vhd(24) " "Inferred latch for \"Dzap\[1\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[2\] uklad.vhd(24) " "Inferred latch for \"Dzap\[2\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[3\] uklad.vhd(24) " "Inferred latch for \"Dzap\[3\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[4\] uklad.vhd(24) " "Inferred latch for \"Dzap\[4\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[5\] uklad.vhd(24) " "Inferred latch for \"Dzap\[5\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[6\] uklad.vhd(24) " "Inferred latch for \"Dzap\[6\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[7\] uklad.vhd(24) " "Inferred latch for \"Dzap\[7\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[8\] uklad.vhd(24) " "Inferred latch for \"Dzap\[8\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[9\] uklad.vhd(24) " "Inferred latch for \"Dzap\[9\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[10\] uklad.vhd(24) " "Inferred latch for \"Dzap\[10\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[11\] uklad.vhd(24) " "Inferred latch for \"Dzap\[11\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[12\] uklad.vhd(24) " "Inferred latch for \"Dzap\[12\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[13\] uklad.vhd(24) " "Inferred latch for \"Dzap\[13\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949243 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[14\] uklad.vhd(24) " "Inferred latch for \"Dzap\[14\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[15\] uklad.vhd(24) " "Inferred latch for \"Dzap\[15\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[16\] uklad.vhd(24) " "Inferred latch for \"Dzap\[16\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[17\] uklad.vhd(24) " "Inferred latch for \"Dzap\[17\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[18\] uklad.vhd(24) " "Inferred latch for \"Dzap\[18\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[19\] uklad.vhd(24) " "Inferred latch for \"Dzap\[19\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[20\] uklad.vhd(24) " "Inferred latch for \"Dzap\[20\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[21\] uklad.vhd(24) " "Inferred latch for \"Dzap\[21\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[22\] uklad.vhd(24) " "Inferred latch for \"Dzap\[22\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[23\] uklad.vhd(24) " "Inferred latch for \"Dzap\[23\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[24\] uklad.vhd(24) " "Inferred latch for \"Dzap\[24\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[25\] uklad.vhd(24) " "Inferred latch for \"Dzap\[25\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[26\] uklad.vhd(24) " "Inferred latch for \"Dzap\[26\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[27\] uklad.vhd(24) " "Inferred latch for \"Dzap\[27\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[28\] uklad.vhd(24) " "Inferred latch for \"Dzap\[28\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[29\] uklad.vhd(24) " "Inferred latch for \"Dzap\[29\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949244 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[30\] uklad.vhd(24) " "Inferred latch for \"Dzap\[30\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Dzap\[31\] uklad.vhd(24) " "Inferred latch for \"Dzap\[31\]\" at uklad.vhd(24)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[0\] uklad.vhd(33) " "Inferred latch for \"MBRin\[0\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[1\] uklad.vhd(33) " "Inferred latch for \"MBRin\[1\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[2\] uklad.vhd(33) " "Inferred latch for \"MBRin\[2\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[3\] uklad.vhd(33) " "Inferred latch for \"MBRin\[3\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[4\] uklad.vhd(33) " "Inferred latch for \"MBRin\[4\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[5\] uklad.vhd(33) " "Inferred latch for \"MBRin\[5\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[6\] uklad.vhd(33) " "Inferred latch for \"MBRin\[6\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[7\] uklad.vhd(33) " "Inferred latch for \"MBRin\[7\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[8\] uklad.vhd(33) " "Inferred latch for \"MBRin\[8\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[9\] uklad.vhd(33) " "Inferred latch for \"MBRin\[9\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[10\] uklad.vhd(33) " "Inferred latch for \"MBRin\[10\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[11\] uklad.vhd(33) " "Inferred latch for \"MBRin\[11\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[12\] uklad.vhd(33) " "Inferred latch for \"MBRin\[12\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949245 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[13\] uklad.vhd(33) " "Inferred latch for \"MBRin\[13\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[14\] uklad.vhd(33) " "Inferred latch for \"MBRin\[14\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[15\] uklad.vhd(33) " "Inferred latch for \"MBRin\[15\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[16\] uklad.vhd(33) " "Inferred latch for \"MBRin\[16\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[17\] uklad.vhd(33) " "Inferred latch for \"MBRin\[17\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[18\] uklad.vhd(33) " "Inferred latch for \"MBRin\[18\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[19\] uklad.vhd(33) " "Inferred latch for \"MBRin\[19\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[20\] uklad.vhd(33) " "Inferred latch for \"MBRin\[20\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[21\] uklad.vhd(33) " "Inferred latch for \"MBRin\[21\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[22\] uklad.vhd(33) " "Inferred latch for \"MBRin\[22\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[23\] uklad.vhd(33) " "Inferred latch for \"MBRin\[23\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[24\] uklad.vhd(33) " "Inferred latch for \"MBRin\[24\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[25\] uklad.vhd(33) " "Inferred latch for \"MBRin\[25\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[26\] uklad.vhd(33) " "Inferred latch for \"MBRin\[26\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[27\] uklad.vhd(33) " "Inferred latch for \"MBRin\[27\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949246 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[28\] uklad.vhd(33) " "Inferred latch for \"MBRin\[28\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[29\] uklad.vhd(33) " "Inferred latch for \"MBRin\[29\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[30\] uklad.vhd(33) " "Inferred latch for \"MBRin\[30\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRin\[31\] uklad.vhd(33) " "Inferred latch for \"MBRin\[31\]\" at uklad.vhd(33)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[0\] uklad.vhd(31) " "Inferred latch for \"MBRout\[0\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[1\] uklad.vhd(31) " "Inferred latch for \"MBRout\[1\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[2\] uklad.vhd(31) " "Inferred latch for \"MBRout\[2\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[3\] uklad.vhd(31) " "Inferred latch for \"MBRout\[3\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[4\] uklad.vhd(31) " "Inferred latch for \"MBRout\[4\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[5\] uklad.vhd(31) " "Inferred latch for \"MBRout\[5\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[6\] uklad.vhd(31) " "Inferred latch for \"MBRout\[6\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[7\] uklad.vhd(31) " "Inferred latch for \"MBRout\[7\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[8\] uklad.vhd(31) " "Inferred latch for \"MBRout\[8\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[9\] uklad.vhd(31) " "Inferred latch for \"MBRout\[9\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[10\] uklad.vhd(31) " "Inferred latch for \"MBRout\[10\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[11\] uklad.vhd(31) " "Inferred latch for \"MBRout\[11\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949247 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[12\] uklad.vhd(31) " "Inferred latch for \"MBRout\[12\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[13\] uklad.vhd(31) " "Inferred latch for \"MBRout\[13\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[14\] uklad.vhd(31) " "Inferred latch for \"MBRout\[14\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[15\] uklad.vhd(31) " "Inferred latch for \"MBRout\[15\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[16\] uklad.vhd(31) " "Inferred latch for \"MBRout\[16\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[17\] uklad.vhd(31) " "Inferred latch for \"MBRout\[17\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[18\] uklad.vhd(31) " "Inferred latch for \"MBRout\[18\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[19\] uklad.vhd(31) " "Inferred latch for \"MBRout\[19\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[20\] uklad.vhd(31) " "Inferred latch for \"MBRout\[20\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[21\] uklad.vhd(31) " "Inferred latch for \"MBRout\[21\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[22\] uklad.vhd(31) " "Inferred latch for \"MBRout\[22\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[23\] uklad.vhd(31) " "Inferred latch for \"MBRout\[23\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[24\] uklad.vhd(31) " "Inferred latch for \"MBRout\[24\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[25\] uklad.vhd(31) " "Inferred latch for \"MBRout\[25\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949248 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[26\] uklad.vhd(31) " "Inferred latch for \"MBRout\[26\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[27\] uklad.vhd(31) " "Inferred latch for \"MBRout\[27\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[28\] uklad.vhd(31) " "Inferred latch for \"MBRout\[28\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[29\] uklad.vhd(31) " "Inferred latch for \"MBRout\[29\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[30\] uklad.vhd(31) " "Inferred latch for \"MBRout\[30\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MBRout\[31\] uklad.vhd(31) " "Inferred latch for \"MBRout\[31\]\" at uklad.vhd(31)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 31 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[0\] uklad.vhd(29) " "Inferred latch for \"MAR\[0\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[1\] uklad.vhd(29) " "Inferred latch for \"MAR\[1\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[2\] uklad.vhd(29) " "Inferred latch for \"MAR\[2\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[3\] uklad.vhd(29) " "Inferred latch for \"MAR\[3\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[4\] uklad.vhd(29) " "Inferred latch for \"MAR\[4\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[5\] uklad.vhd(29) " "Inferred latch for \"MAR\[5\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[6\] uklad.vhd(29) " "Inferred latch for \"MAR\[6\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[7\] uklad.vhd(29) " "Inferred latch for \"MAR\[7\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949249 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[8\] uklad.vhd(29) " "Inferred latch for \"MAR\[8\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[9\] uklad.vhd(29) " "Inferred latch for \"MAR\[9\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[10\] uklad.vhd(29) " "Inferred latch for \"MAR\[10\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[11\] uklad.vhd(29) " "Inferred latch for \"MAR\[11\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[12\] uklad.vhd(29) " "Inferred latch for \"MAR\[12\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[13\] uklad.vhd(29) " "Inferred latch for \"MAR\[13\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[14\] uklad.vhd(29) " "Inferred latch for \"MAR\[14\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[15\] uklad.vhd(29) " "Inferred latch for \"MAR\[15\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[16\] uklad.vhd(29) " "Inferred latch for \"MAR\[16\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[17\] uklad.vhd(29) " "Inferred latch for \"MAR\[17\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[18\] uklad.vhd(29) " "Inferred latch for \"MAR\[18\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[19\] uklad.vhd(29) " "Inferred latch for \"MAR\[19\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[20\] uklad.vhd(29) " "Inferred latch for \"MAR\[20\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[21\] uklad.vhd(29) " "Inferred latch for \"MAR\[21\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[22\] uklad.vhd(29) " "Inferred latch for \"MAR\[22\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949250 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[23\] uklad.vhd(29) " "Inferred latch for \"MAR\[23\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[24\] uklad.vhd(29) " "Inferred latch for \"MAR\[24\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[25\] uklad.vhd(29) " "Inferred latch for \"MAR\[25\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[26\] uklad.vhd(29) " "Inferred latch for \"MAR\[26\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[27\] uklad.vhd(29) " "Inferred latch for \"MAR\[27\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[28\] uklad.vhd(29) " "Inferred latch for \"MAR\[28\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[29\] uklad.vhd(29) " "Inferred latch for \"MAR\[29\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[30\] uklad.vhd(29) " "Inferred latch for \"MAR\[30\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAR\[31\] uklad.vhd(29) " "Inferred latch for \"MAR\[31\]\" at uklad.vhd(29)" {  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1565553949251 "|DLX|uklad:c4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:c2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:c2\|Div0\"" {  } { { "ALU.vhd" "Div0" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553964634 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:c2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:c2\|Mult1\"" {  } { { "ALU.vhd" "Mult1" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553964634 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:c2\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:c2\|Div1\"" {  } { { "ALU.vhd" "Div1" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553964634 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ALU:c2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ALU:c2\|Mult0\"" {  } { { "ALU.vhd" "Mult0" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553964634 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1565553964634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:c2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:c2\|lpm_divide:Div0\"" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553964698 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:c2\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:c2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553964699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 33 " "Parameter \"LPM_WIDTHD\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553964699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553964699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553964699 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553964699 ""}  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565553964699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pto.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pto.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pto " "Found entity 1: lpm_divide_pto" {  } { { "db/lpm_divide_pto.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/lpm_divide_pto.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553964783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553964783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_6dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_6dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_6dg " "Found entity 1: abs_divider_6dg" {  } { { "db/abs_divider_6dg.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/abs_divider_6dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553964806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553964806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553964927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553964927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553965041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553965041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553965126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553965126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_1s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_1s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_1s9 " "Found entity 1: lpm_abs_1s9" {  } { { "db/lpm_abs_1s9.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/lpm_abs_1s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553965146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553965146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:c2\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"ALU:c2\|lpm_mult:Mult1\"" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:c2\|lpm_mult:Mult1 " "Instantiated megafunction \"ALU:c2\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965198 ""}  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565553965198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553965277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553965277 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:c2\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"ALU:c2\|lpm_divide:Div1\"" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553965290 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:c2\|lpm_divide:Div1 " "Instantiated megafunction \"ALU:c2\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 33 " "Parameter \"LPM_WIDTHD\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965291 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965291 ""}  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565553965291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553965376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553965376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553965398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553965398 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:c2\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ALU:c2\|lpm_mult:Mult0\"" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:c2\|lpm_mult:Mult0 " "Instantiated megafunction \"ALU:c2\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1565553965426 ""}  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1565553965426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_h1t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_h1t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_h1t " "Found entity 1: mult_h1t" {  } { { "db/mult_h1t.tdf" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/db/mult_h1t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1565553965513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1565553965513 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "62 " "Ignored 62 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "62 " "Ignored 62 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1565553969852 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1565553969852 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[0\] " "Latch uklad:c4\|MAR\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970260 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[1\] " "Latch uklad:c4\|MAR\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970260 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[2\] " "Latch uklad:c4\|MAR\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970260 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970260 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[3\] " "Latch uklad:c4\|MAR\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970261 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[4\] " "Latch uklad:c4\|MAR\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970261 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[5\] " "Latch uklad:c4\|MAR\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970261 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[6\] " "Latch uklad:c4\|MAR\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970261 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[7\] " "Latch uklad:c4\|MAR\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970261 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[8\] " "Latch uklad:c4\|MAR\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970261 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970261 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[9\] " "Latch uklad:c4\|MAR\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970262 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[10\] " "Latch uklad:c4\|MAR\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970262 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[11\] " "Latch uklad:c4\|MAR\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970262 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[12\] " "Latch uklad:c4\|MAR\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970262 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[13\] " "Latch uklad:c4\|MAR\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970262 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970262 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[14\] " "Latch uklad:c4\|MAR\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970263 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[15\] " "Latch uklad:c4\|MAR\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970263 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[16\] " "Latch uklad:c4\|MAR\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970263 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[17\] " "Latch uklad:c4\|MAR\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970263 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[18\] " "Latch uklad:c4\|MAR\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970263 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970263 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[19\] " "Latch uklad:c4\|MAR\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970264 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[20\] " "Latch uklad:c4\|MAR\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970264 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[21\] " "Latch uklad:c4\|MAR\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970264 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[22\] " "Latch uklad:c4\|MAR\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970264 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[23\] " "Latch uklad:c4\|MAR\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970264 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[24\] " "Latch uklad:c4\|MAR\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970264 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970264 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[25\] " "Latch uklad:c4\|MAR\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970265 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[26\] " "Latch uklad:c4\|MAR\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970265 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[27\] " "Latch uklad:c4\|MAR\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970265 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[28\] " "Latch uklad:c4\|MAR\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970265 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[29\] " "Latch uklad:c4\|MAR\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970265 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[30\] " "Latch uklad:c4\|MAR\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970265 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970265 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uklad:c4\|MAR\[31\] " "Latch uklad:c4\|MAR\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ALU:c2\|ZF " "Ports D and ENA on the latch are fed by the same signal ALU:c2\|ZF" {  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 111 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970266 ""}  } { { "uklad.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/uklad.vhd" 29 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:c2\|wy\[32\] " "Latch ALU:c2\|wy\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sterowanie:c1\|WideOr20 " "Ports D and ENA on the latch are fed by the same signal sterowanie:c1\|WideOr20" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 168 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970266 ""}  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970266 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "ALU:c2\|wyU\[32\] " "Latch ALU:c2\|wyU\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA sterowanie:c1\|state.m40 " "Ports D and ENA on the latch are fed by the same signal sterowanie:c1\|state.m40" {  } { { "sterowanie.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/sterowanie.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1565553970267 ""}  } { { "ALU.vhd" "" { Text "E:/GIT/FPGA/VHDL/DLX_processor/DLX/ALU.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1565553970267 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1565553991708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1565553991708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9201 " "Implemented 9201 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "35 " "Implemented 35 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1565553992442 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1565553992442 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9095 " "Implemented 9095 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1565553992442 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1565553992442 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1565553992442 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 92 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 92 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1565553992510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 11 22:06:32 2019 " "Processing ended: Sun Aug 11 22:06:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1565553992510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1565553992510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1565553992510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1565553992510 ""}
