# Loading project tb
# reading /home/tyler/altera/16.0/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project tb
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
# Compile of tb.v was successful.
# Compile of spi_master.v failed with 1 errors.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 1 failed with 1 error.
# Compile of tb.v was successful.
# Compile of spi_master.v was successful with warnings.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
vsim work.tb
# vsim work.tb 
# Start time: 20:41:38 on Mar 25,2019
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(104): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(117): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(130): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(142): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb/SPIM_0/*
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of spi_master.v was successful with warnings.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(104): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(117): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(130): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(142): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(104): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(117): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(130): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(142): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(104): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(117): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(130): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(142): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(104): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(117): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(130): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(142): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(104): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(22).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(117): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(130): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(142): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(106): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(23).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(120): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(133): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(145): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
run
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(106): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(23).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(120): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(133): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(145): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
# Compile of tb.v was successful.
# Compile of spi_master.v was successful.
# Compile of serial_ck.v was successful.
# Compile of serial_rx.v was successful.
# Compile of serial_tx.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 6 compiles, 0 failed with no errors.
restart
# Loading work.tb
# Loading work.spi_master
# Loading work.iter_integer_linear_calc
# Loading work.serial_ck
# Loading work.serial_rx
# Loading work.serial_tx
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(103): [PCDPC] - Port size (32) does not match connection size (56) for port 'x'. The port definition is at: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v(23).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/IILC_SCLK_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(117): [PCDPC] - Port size (8) does not match connection size (32) for port 'ncyc'. The port definition is at: /home/tyler/verilib/serial_ck/serial_ck.v(16).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_CK_0 File: /home/tyler/verilib/serial_ck/serial_ck.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(130): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_rx/serial_rx.v(21).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_RX_0 File: /home/tyler/verilib/serial_rx/serial_rx.v
# ** Warning: (vsim-3015) /home/tyler/verilib/spi_master/spi_master.v(142): [PCDPC] - Port size (256) does not match connection size (32) for port 'data'. The port definition is at: /home/tyler/verilib/serial_tx/serial_tx.v(17).
#    Time: 0 ns  Iteration: 0  Instance: /tb/SPIM_0/SERIAL_TX_0 File: /home/tyler/verilib/serial_tx/serial_tx.v
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
run
# End time: 21:54:56 on Mar 25,2019, Elapsed time: 1:13:18
# Errors: 0, Warnings: 37
# Closing project /home/tyler/verilib/spi_master/sim/modelsim_ase/tb.mpf
# reading /home/tyler/altera/16.0/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project tb
# Compile of tb.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 2 compiles, 0 failed with no errors.





































vsim work.tb
# vsim work.tb 
# Start time: 21:56:12 on Mar 25,2019
# Loading work.tb
# Loading work.iter_integer_linear_calc
# ** Warning: (vsim-3017) /home/tyler/verilib/iter_integer_linear_cal/sim/tb.v(50): [TFMPC] - Too few port connections. Expected 8, found 7.
#    Time: 0 ns  Iteration: 0  Instance: /tb/IILC_0 File: /home/tyler/verilib/iter_integer_linear_cal/iter_integer_linear_calc.v
# ** Warning: (vsim-3722) /home/tyler/verilib/iter_integer_linear_cal/sim/tb.v(50): [TFMPC] - Missing connection for port 'wr'.
# WARNING: No extended dataflow license exists
# Compile of tb.v was successful.
# Compile of iter_integer_linear_calc.v was successful.
# 2 compiles, 0 failed with no errors.
vsim work.tb
# End time: 21:58:13 on Mar 25,2019, Elapsed time: 0:02:01
# Errors: 0, Warnings: 3
# vsim work.tb 
# Start time: 21:58:13 on Mar 25,2019
# Loading work.tb
# Loading work.iter_integer_linear_calc
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb/IILC_0/*
run
# 
# ------------------------------------------------------
# Test Case: TEST_CASE_1
run
run
run
run
run
# End time: 22:08:25 on Mar 25,2019, Elapsed time: 0:10:12
# Errors: 0, Warnings: 1
