#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun Apr  1 12:13:59 2018
# Process ID: 17988
# Current directory: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7256
# Log file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/vivado.log
# Journal file: C:/Users/aptay/AppData/Roaming/Xilinx/Vivado\vivado.jou
#-----------------------------------------------------------
WARNING: [Common 17-1271] The MYVIVADO environment variable specifies an invalid location 'C:\Xilinx\Vivado\2017.3\patches\AR70065\vivado'
start_gui
open_project C:/hdl_projects/arty_s7/arty_s7.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
open_project: Time (s): cpu = 00:00:44 ; elapsed = 00:00:39 . Memory (MB): peak = 1033.691 ; gain = 285.551
update_compile_order -fileset sources_1
open_bd_design {C:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:mig_7series:4.0 - mig_7series_0
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_0
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_mig_7series_0_81M
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- digilentinc.com:IP:PmodMTDS:1.0 - PmodMTDS_0
Adding cell -- digilentinc.com:IP:PmodGPS:1.1 - PmodGPS_0
Adding cell -- digilentinc.com:IP:PmodNAV:1.0 - PmodNAV_0
Adding cell -- digilentinc.com:IP:PmodHYGRO:1.0 - PmodHYGRO_0
Adding cell -- digilentinc.com:IP:PmodALS:1.0 - PmodALS_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:ila:6.2 - ila_0
INFO: [xilinx.com:ip:ila:6.2-6] /ila_0: Xilinx recommends using the System ILA IP in IP Integrator. The System ILA IP is functionally equivalent to an ILA and offers additional benefits in debugging interfaces both within IP Integrator and the Hardware Manager. Consult the Programming and Debug User Guide UG908 for further details.
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /mig_7series_0/sys_rst(rst)
WARNING: [BD 41-1731] Type mismatch between connected pins: /axi_timer_0/interrupt(intr) and /ila_0/probe0(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/design_1.bd>
open_bd_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 1144.055 ; gain = 96.207
the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

the value of str is 0.000 

set_property location {5 1948 56} [get_bd_cells microblaze_0]
set_property location {5 1943 502} [get_bd_cells PmodMTDS_0]
set_property location {5 1974 663} [get_bd_cells PmodGPS_0]
WARNING: [IP_Flow 19-465] param 'Component_Name' already exists. Ignoring.
WARNING: [IP_Flow 19-465] param 'Component_Name' already exists. Ignoring.
regenerate_bd_layout -routing
regenerate_bd_layout
save_bd_design
Wrote  : <C:/hdl_projects/arty_s7/arty_s7.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
archive_project C:/hdl_projects/arty_s7.xpr.zip -temp_dir C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17988-DESKTOP-HQKVQ13 -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17988-DESKTOP-HQKVQ13' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/hdl_projects/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/aptay/AppData/Roaming/Xilinx/Vivado/.Xil/Vivado-17988-DESKTOP-HQKVQ13/PrjAr/_X_'.
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_mig_7series_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_smc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_clk_wiz_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_microblaze_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ilmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_rst_mig_7series_0_81M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_mdm_1_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dlmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_dlmb_v10_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_microblaze_0_xlconcat_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ilmb_bram_if_cntlr_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_lmb_bram_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_microblaze_0_axi_intc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_uartlite_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_PmodMTDS_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_PmodGPS_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_PmodALS_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_PmodNAV_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_PmodHYGRO_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_axi_timer_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_xlconstant_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'design_1_ila_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'design_1_mig_7series_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_clk_wiz_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_rst_mig_7series_0_81M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_mdm_1_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_dlmb_v10_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_xlconcat_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ilmb_bram_if_cntlr_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_lmb_bram_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_microblaze_0_axi_intc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_uartlite_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_PmodMTDS_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_PmodGPS_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_PmodALS_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_PmodNAV_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_PmodHYGRO_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_axi_timer_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_xlconstant_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'design_1_ila_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_PmodALS_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_PmodALS_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_PmodGPS_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_PmodGPS_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_PmodHYGRO_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_PmodHYGRO_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_PmodMTDS_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_PmodMTDS_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_PmodNAV_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_PmodNAV_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_timer_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_timer_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_axi_uartlite_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_clk_wiz_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_dlmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_dlmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ila_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_bram_if_cntlr_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_ilmb_v10_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_ilmb_v10_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_lmb_bram_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mdm_1_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_axi_intc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_microblaze_0_xlconcat_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_microblaze_0_xlconcat_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_mig_7series_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_rst_mig_7series_0_81M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_rst_mig_7series_0_81M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'design_1_xlconstant_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'design_1_xlconstant_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
