[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SequenceInst/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 511
LIB: work
FILE: ${SURELOG_DIR}/tests/SequenceInst/dut.sv
n<> u<510> t<Top_level_rule> c<1> l<1:1> el<31:1>
  n<> u<1> t<Null_rule> p<510> s<509> l<1:1>
  n<> u<509> t<Source_text> p<510> c<508> l<1:1> el<30:10>
    n<> u<508> t<Description> p<509> c<507> l<1:1> el<30:10>
      n<> u<507> t<Module_declaration> p<508> c<43> l<1:1> el<30:10>
        n<> u<43> t<Module_ansi_header> p<507> c<2> s<55> l<1:1> el<1:46>
          n<module> u<2> t<Module_keyword> p<43> s<3> l<1:1> el<1:7>
          n<m> u<3> t<STRING_CONST> p<43> s<4> l<1:8> el<1:9>
          n<> u<4> t<Package_import_declaration_list> p<43> s<42> l<1:9> el<1:9>
          n<> u<42> t<Port_declaration_list> p<43> c<11> l<1:9> el<1:45>
            n<> u<11> t<Ansi_port_declaration> p<42> c<9> s<16> l<1:10> el<1:17>
              n<> u<9> t<Net_port_header> p<11> c<8> s<10> l<1:10> el<1:15>
                n<> u<8> t<Net_port_type> p<9> c<7> l<1:10> el<1:15>
                  n<> u<7> t<Data_type_or_implicit> p<8> c<6> l<1:10> el<1:15>
                    n<> u<6> t<Data_type> p<7> c<5> l<1:10> el<1:15>
                      n<> u<5> t<IntVec_TypeLogic> p<6> l<1:10> el<1:15>
              n<a> u<10> t<STRING_CONST> p<11> l<1:16> el<1:17>
            n<> u<16> t<Ansi_port_declaration> p<42> c<14> s<21> l<1:19> el<1:20>
              n<> u<14> t<Net_port_header> p<16> c<13> s<15> l<1:19> el<1:19>
                n<> u<13> t<Net_port_type> p<14> c<12> l<1:19> el<1:19>
                  n<> u<12> t<Data_type_or_implicit> p<13> l<1:19> el<1:19>
              n<b> u<15> t<STRING_CONST> p<16> l<1:19> el<1:20>
            n<> u<21> t<Ansi_port_declaration> p<42> c<19> s<26> l<1:22> el<1:23>
              n<> u<19> t<Net_port_header> p<21> c<18> s<20> l<1:22> el<1:22>
                n<> u<18> t<Net_port_type> p<19> c<17> l<1:22> el<1:22>
                  n<> u<17> t<Data_type_or_implicit> p<18> l<1:22> el<1:22>
              n<c> u<20> t<STRING_CONST> p<21> l<1:22> el<1:23>
            n<> u<26> t<Ansi_port_declaration> p<42> c<24> s<31> l<1:25> el<1:26>
              n<> u<24> t<Net_port_header> p<26> c<23> s<25> l<1:25> el<1:25>
                n<> u<23> t<Net_port_type> p<24> c<22> l<1:25> el<1:25>
                  n<> u<22> t<Data_type_or_implicit> p<23> l<1:25> el<1:25>
              n<d> u<25> t<STRING_CONST> p<26> l<1:25> el<1:26>
            n<> u<31> t<Ansi_port_declaration> p<42> c<29> s<36> l<1:28> el<1:32>
              n<> u<29> t<Net_port_header> p<31> c<28> s<30> l<1:28> el<1:28>
                n<> u<28> t<Net_port_type> p<29> c<27> l<1:28> el<1:28>
                  n<> u<27> t<Data_type_or_implicit> p<28> l<1:28> el<1:28>
              n<rst1> u<30> t<STRING_CONST> p<31> l<1:28> el<1:32>
            n<> u<36> t<Ansi_port_declaration> p<42> c<34> s<41> l<1:34> el<1:38>
              n<> u<34> t<Net_port_header> p<36> c<33> s<35> l<1:34> el<1:34>
                n<> u<33> t<Net_port_type> p<34> c<32> l<1:34> el<1:34>
                  n<> u<32> t<Data_type_or_implicit> p<33> l<1:34> el<1:34>
              n<clk1> u<35> t<STRING_CONST> p<36> l<1:34> el<1:38>
            n<> u<41> t<Ansi_port_declaration> p<42> c<39> l<1:40> el<1:44>
              n<> u<39> t<Net_port_header> p<41> c<38> s<40> l<1:40> el<1:40>
                n<> u<38> t<Net_port_type> p<39> c<37> l<1:40> el<1:40>
                  n<> u<37> t<Data_type_or_implicit> p<38> l<1:40> el<1:40>
              n<clk2> u<40> t<STRING_CONST> p<41> l<1:40> el<1:44>
        n<> u<55> t<Non_port_module_item> p<507> c<54> s<69> l<3:3> el<3:13>
          n<> u<54> t<Module_or_generate_item> p<55> c<53> l<3:3> el<3:13>
            n<> u<53> t<Module_common_item> p<54> c<52> l<3:3> el<3:13>
              n<> u<52> t<Module_or_generate_item_declaration> p<53> c<51> l<3:3> el<3:13>
                n<> u<51> t<Package_or_generate_item_declaration> p<52> c<50> l<3:3> el<3:13>
                  n<> u<50> t<Data_declaration> p<51> c<49> l<3:3> el<3:13>
                    n<> u<49> t<Variable_declaration> p<50> c<45> l<3:3> el<3:13>
                      n<> u<45> t<Data_type> p<49> c<44> s<48> l<3:3> el<3:8>
                        n<> u<44> t<IntVec_TypeLogic> p<45> l<3:3> el<3:8>
                      n<> u<48> t<Variable_decl_assignment_list> p<49> c<47> l<3:9> el<3:12>
                        n<> u<47> t<Variable_decl_assignment> p<48> c<46> l<3:9> el<3:12>
                          n<rst> u<46> t<STRING_CONST> p<47> l<3:9> el<3:12>
        n<> u<69> t<Non_port_module_item> p<507> c<68> s<78> l<4:3> el<4:48>
          n<> u<68> t<Module_or_generate_item> p<69> c<67> l<4:3> el<4:48>
            n<> u<67> t<Module_common_item> p<68> c<66> l<4:3> el<4:48>
              n<> u<66> t<Module_or_generate_item_declaration> p<67> c<65> l<4:3> el<4:48>
                n<> u<65> t<Clocking_declaration> p<66> c<63> l<4:3> el<4:48>
                  n<> u<63> t<DEFAULT> p<65> s<62> l<4:3> el<4:10>
                  n<> u<62> t<Clocking_event> p<65> c<61> s<64> l<4:20> el<4:35>
                    n<> u<61> t<Event_expression> p<62> c<56> l<4:22> el<4:34>
                      n<> u<56> t<Edge_Negedge> p<61> s<60> l<4:22> el<4:29>
                      n<> u<60> t<Expression> p<61> c<59> l<4:30> el<4:34>
                        n<> u<59> t<Primary> p<60> c<58> l<4:30> el<4:34>
                          n<> u<58> t<Primary_literal> p<59> c<57> l<4:30> el<4:34>
                            n<clk1> u<57> t<STRING_CONST> p<58> l<4:30> el<4:34>
                  n<> u<64> t<ENDCLOCKING> p<65> l<4:37> el<4:48>
        n<> u<78> t<Non_port_module_item> p<507> c<77> s<175> l<5:3> el<5:28>
          n<> u<77> t<Module_or_generate_item> p<78> c<76> l<5:3> el<5:28>
            n<> u<76> t<Module_common_item> p<77> c<75> l<5:3> el<5:28>
              n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<5:3> el<5:28>
                n<> u<74> t<Expression_or_dist> p<75> c<73> l<5:23> el<5:27>
                  n<> u<73> t<Expression> p<74> c<72> l<5:23> el<5:27>
                    n<> u<72> t<Primary> p<73> c<71> l<5:23> el<5:27>
                      n<> u<71> t<Primary_literal> p<72> c<70> l<5:23> el<5:27>
                        n<rst1> u<70> t<STRING_CONST> p<71> l<5:23> el<5:27>
        n<> u<175> t<Non_port_module_item> p<507> c<174> s<273> l<7:3> el<10:14>
          n<> u<174> t<Module_or_generate_item> p<175> c<173> l<7:3> el<10:14>
            n<> u<173> t<Module_common_item> p<174> c<172> l<7:3> el<10:14>
              n<> u<172> t<Module_or_generate_item_declaration> p<173> c<171> l<7:3> el<10:14>
                n<> u<171> t<Package_or_generate_item_declaration> p<172> c<170> l<7:3> el<10:14>
                  n<> u<170> t<Assertion_item_declaration> p<171> c<169> l<7:3> el<10:14>
                    n<> u<169> t<Property_declaration> p<170> c<79> l<7:3> el<10:14>
                      n<p_triggers> u<79> t<STRING_CONST> p<169> s<127> l<7:12> el<7:22>
                      n<> u<127> t<Property_port_list> p<169> c<84> s<167> l<7:23> el<8:46>
                        n<> u<84> t<Property_port_item> p<127> c<82> s<89> l<7:23> el<7:34>
                          n<> u<82> t<Property_formal_type> p<84> c<81> s<83> l<7:23> el<7:23>
                            n<> u<81> t<SeqFormatType_Data> p<82> c<80> l<7:23> el<7:23>
                              n<> u<80> t<Data_type_or_implicit> p<81> l<7:23> el<7:23>
                          n<start_event> u<83> t<STRING_CONST> p<84> l<7:23> el<7:34>
                        n<> u<89> t<Property_port_item> p<127> c<87> s<94> l<7:36> el<7:45>
                          n<> u<87> t<Property_formal_type> p<89> c<86> s<88> l<7:36> el<7:36>
                            n<> u<86> t<SeqFormatType_Data> p<87> c<85> l<7:36> el<7:36>
                              n<> u<85> t<Data_type_or_implicit> p<86> l<7:36> el<7:36>
                          n<end_event> u<88> t<STRING_CONST> p<89> l<7:36> el<7:45>
                        n<> u<94> t<Property_port_item> p<127> c<92> s<110> l<7:47> el<7:51>
                          n<> u<92> t<Property_formal_type> p<94> c<91> s<93> l<7:47> el<7:47>
                            n<> u<91> t<SeqFormatType_Data> p<92> c<90> l<7:47> el<7:47>
                              n<> u<90> t<Data_type_or_implicit> p<91> l<7:47> el<7:47>
                          n<form> u<93> t<STRING_CONST> p<94> l<7:47> el<7:51>
                        n<> u<110> t<Property_port_item> p<127> c<97> s<126> l<7:53> el<7:74>
                          n<> u<97> t<Property_formal_type> p<110> c<96> s<98> l<7:53> el<7:53>
                            n<> u<96> t<SeqFormatType_Data> p<97> c<95> l<7:53> el<7:53>
                              n<> u<95> t<Data_type_or_implicit> p<96> l<7:53> el<7:53>
                          n<clk> u<98> t<STRING_CONST> p<110> s<109> l<7:53> el<7:56>
                          n<> u<109> t<Property_actual_arg> p<110> c<108> l<7:59> el<7:74>
                            n<> u<108> t<Property_expr> p<109> c<107> l<7:59> el<7:74>
                              n<> u<107> t<Sequence_expr> p<108> c<106> l<7:59> el<7:74>
                                n<> u<106> t<Expression_or_dist> p<107> c<105> l<7:59> el<7:74>
                                  n<> u<105> t<Expression> p<106> c<104> l<7:59> el<7:74>
                                    n<> u<104> t<Primary> p<105> c<103> l<7:59> el<7:74>
                                      n<> u<103> t<Complex_func_call> p<104> c<99> l<7:59> el<7:74>
                                        n<> u<99> t<Dollar_keyword> p<103> s<100> l<7:59> el<7:60>
                                        n<inferred_clock> u<100> t<STRING_CONST> p<103> s<102> l<7:60> el<7:74>
                                        n<> u<102> t<Select> p<103> c<101> l<7:74> el<7:74>
                                          n<> u<101> t<Bit_select> p<102> l<7:74> el<7:74>
                        n<> u<126> t<Property_port_item> p<127> c<113> l<8:23> el<8:46>
                          n<> u<113> t<Property_formal_type> p<126> c<112> s<114> l<8:23> el<8:23>
                            n<> u<112> t<SeqFormatType_Data> p<113> c<111> l<8:23> el<8:23>
                              n<> u<111> t<Data_type_or_implicit> p<112> l<8:23> el<8:23>
                          n<rst> u<114> t<STRING_CONST> p<126> s<125> l<8:23> el<8:26>
                          n<> u<125> t<Property_actual_arg> p<126> c<124> l<8:29> el<8:46>
                            n<> u<124> t<Property_expr> p<125> c<123> l<8:29> el<8:46>
                              n<> u<123> t<Sequence_expr> p<124> c<122> l<8:29> el<8:46>
                                n<> u<122> t<Expression_or_dist> p<123> c<121> l<8:29> el<8:46>
                                  n<> u<121> t<Expression> p<122> c<120> l<8:29> el<8:46>
                                    n<> u<120> t<Primary> p<121> c<119> l<8:29> el<8:46>
                                      n<> u<119> t<Complex_func_call> p<120> c<115> l<8:29> el<8:46>
                                        n<> u<115> t<Dollar_keyword> p<119> s<116> l<8:29> el<8:30>
                                        n<inferred_disable> u<116> t<STRING_CONST> p<119> s<118> l<8:30> el<8:46>
                                        n<> u<118> t<Select> p<119> c<117> l<8:46> el<8:46>
                                          n<> u<117> t<Bit_select> p<118> l<8:46> el<8:46>
                      n<> u<167> t<Property_spec> p<169> c<129> s<168> l<9:5> el<9:69>
                        n<> u<129> t<Clocking_event> p<167> c<128> s<134> l<9:5> el<9:9>
                          n<clk> u<128> t<STRING_CONST> p<129> l<9:6> el<9:9>
                        n<> u<134> t<Expression_or_dist> p<167> c<133> s<166> l<9:23> el<9:26>
                          n<> u<133> t<Expression> p<134> c<132> l<9:23> el<9:26>
                            n<> u<132> t<Primary> p<133> c<131> l<9:23> el<9:26>
                              n<> u<131> t<Primary_literal> p<132> c<130> l<9:23> el<9:26>
                                n<rst> u<130> t<STRING_CONST> p<131> l<9:23> el<9:26>
                        n<> u<166> t<Property_expr> p<167> c<157> l<9:28> el<9:69>
                          n<> u<157> t<Sequence_expr> p<166> c<156> s<165> l<9:28> el<9:60>
                            n<> u<156> t<Sequence_expr> p<157> c<140> l<9:29> el<9:59>
                              n<> u<140> t<Sequence_expr> p<156> c<139> s<142> l<9:29> el<9:40>
                                n<> u<139> t<Expression_or_dist> p<140> c<138> l<9:29> el<9:40>
                                  n<> u<138> t<Expression> p<139> c<137> l<9:29> el<9:40>
                                    n<> u<137> t<Primary> p<138> c<136> l<9:29> el<9:40>
                                      n<> u<136> t<Primary_literal> p<137> c<135> l<9:29> el<9:40>
                                        n<start_event> u<135> t<STRING_CONST> p<136> l<9:29> el<9:40>
                              n<> u<142> t<Cycle_delay_range> p<156> c<141> s<155> l<9:41> el<9:44>
                                n<##0> u<141> t<POUND_POUND_DELAY> p<142> l<9:41> el<9:44>
                              n<> u<155> t<Sequence_expr> p<156> c<147> l<9:45> el<9:59>
                                n<> u<147> t<Expression_or_dist> p<155> c<146> s<154> l<9:45> el<9:54>
                                  n<> u<146> t<Expression> p<147> c<145> l<9:45> el<9:54>
                                    n<> u<145> t<Primary> p<146> c<144> l<9:45> el<9:54>
                                      n<> u<144> t<Primary_literal> p<145> c<143> l<9:45> el<9:54>
                                        n<end_event> u<143> t<STRING_CONST> p<144> l<9:45> el<9:54>
                                n<> u<154> t<Boolean_abbrev> p<155> c<153> l<9:54> el<9:59>
                                  n<> u<153> t<Goto_repetition> p<154> c<152> l<9:54> el<9:59>
                                    n<> u<152> t<Const_or_range_expression> p<153> c<151> l<9:57> el<9:58>
                                      n<> u<151> t<Constant_expression> p<152> c<150> l<9:57> el<9:58>
                                        n<> u<150> t<Constant_primary> p<151> c<149> l<9:57> el<9:58>
                                          n<> u<149> t<Primary_literal> p<150> c<148> l<9:57> el<9:58>
                                            n<1> u<148> t<INT_CONST> p<149> l<9:57> el<9:58>
                          n<> u<165> t<NON_OVERLAP_IMPLY> p<166> s<164> l<9:61> el<9:64>
                          n<> u<164> t<Property_expr> p<166> c<163> l<9:65> el<9:69>
                            n<> u<163> t<Sequence_expr> p<164> c<162> l<9:65> el<9:69>
                              n<> u<162> t<Expression_or_dist> p<163> c<161> l<9:65> el<9:69>
                                n<> u<161> t<Expression> p<162> c<160> l<9:65> el<9:69>
                                  n<> u<160> t<Primary> p<161> c<159> l<9:65> el<9:69>
                                    n<> u<159> t<Primary_literal> p<160> c<158> l<9:65> el<9:69>
                                      n<form> u<158> t<STRING_CONST> p<159> l<9:65> el<9:69>
                      n<> u<168> t<ENDPROPERTY> p<169> l<10:3> el<10:14>
        n<> u<273> t<Non_port_module_item> p<507> c<272> s<306> l<12:3> el<14:14>
          n<> u<272> t<Module_or_generate_item> p<273> c<271> l<12:3> el<14:14>
            n<> u<271> t<Module_common_item> p<272> c<270> l<12:3> el<14:14>
              n<> u<270> t<Module_or_generate_item_declaration> p<271> c<269> l<12:3> el<14:14>
                n<> u<269> t<Package_or_generate_item_declaration> p<270> c<268> l<12:3> el<14:14>
                  n<> u<268> t<Assertion_item_declaration> p<269> c<267> l<12:3> el<14:14>
                    n<> u<267> t<Property_declaration> p<268> c<176> l<12:3> el<14:14>
                      n<p_multiclock> u<176> t<STRING_CONST> p<267> s<223> l<12:12> el<12:24>
                      n<> u<223> t<Property_port_list> p<267> c<181> s<265> l<12:25> el<12:71>
                        n<> u<181> t<Property_port_item> p<223> c<179> s<197> l<12:25> el<12:29>
                          n<> u<179> t<Property_formal_type> p<181> c<178> s<180> l<12:25> el<12:25>
                            n<> u<178> t<SeqFormatType_Data> p<179> c<177> l<12:25> el<12:25>
                              n<> u<177> t<Data_type_or_implicit> p<178> l<12:25> el<12:25>
                          n<clkw> u<180> t<STRING_CONST> p<181> l<12:25> el<12:29>
                        n<> u<197> t<Property_port_item> p<223> c<184> s<202> l<12:31> el<12:53>
                          n<> u<184> t<Property_formal_type> p<197> c<183> s<185> l<12:31> el<12:31>
                            n<> u<183> t<SeqFormatType_Data> p<184> c<182> l<12:31> el<12:31>
                              n<> u<182> t<Data_type_or_implicit> p<183> l<12:31> el<12:31>
                          n<clkx> u<185> t<STRING_CONST> p<197> s<196> l<12:31> el<12:35>
                          n<> u<196> t<Property_actual_arg> p<197> c<195> l<12:38> el<12:53>
                            n<> u<195> t<Property_expr> p<196> c<194> l<12:38> el<12:53>
                              n<> u<194> t<Sequence_expr> p<195> c<193> l<12:38> el<12:53>
                                n<> u<193> t<Expression_or_dist> p<194> c<192> l<12:38> el<12:53>
                                  n<> u<192> t<Expression> p<193> c<191> l<12:38> el<12:53>
                                    n<> u<191> t<Primary> p<192> c<190> l<12:38> el<12:53>
                                      n<> u<190> t<Complex_func_call> p<191> c<186> l<12:38> el<12:53>
                                        n<> u<186> t<Dollar_keyword> p<190> s<187> l<12:38> el<12:39>
                                        n<inferred_clock> u<187> t<STRING_CONST> p<190> s<189> l<12:39> el<12:53>
                                        n<> u<189> t<Select> p<190> c<188> l<12:53> el<12:53>
                                          n<> u<188> t<Bit_select> p<189> l<12:53> el<12:53>
                        n<> u<202> t<Property_port_item> p<223> c<200> s<207> l<12:55> el<12:59>
                          n<> u<200> t<Property_formal_type> p<202> c<199> s<201> l<12:55> el<12:55>
                            n<> u<199> t<SeqFormatType_Data> p<200> c<198> l<12:55> el<12:55>
                              n<> u<198> t<Data_type_or_implicit> p<199> l<12:55> el<12:55>
                          n<clky> u<201> t<STRING_CONST> p<202> l<12:55> el<12:59>
                        n<> u<207> t<Property_port_item> p<223> c<205> s<212> l<12:61> el<12:62>
                          n<> u<205> t<Property_formal_type> p<207> c<204> s<206> l<12:61> el<12:61>
                            n<> u<204> t<SeqFormatType_Data> p<205> c<203> l<12:61> el<12:61>
                              n<> u<203> t<Data_type_or_implicit> p<204> l<12:61> el<12:61>
                          n<w> u<206> t<STRING_CONST> p<207> l<12:61> el<12:62>
                        n<> u<212> t<Property_port_item> p<223> c<210> s<217> l<12:64> el<12:65>
                          n<> u<210> t<Property_formal_type> p<212> c<209> s<211> l<12:64> el<12:64>
                            n<> u<209> t<SeqFormatType_Data> p<210> c<208> l<12:64> el<12:64>
                              n<> u<208> t<Data_type_or_implicit> p<209> l<12:64> el<12:64>
                          n<x> u<211> t<STRING_CONST> p<212> l<12:64> el<12:65>
                        n<> u<217> t<Property_port_item> p<223> c<215> s<222> l<12:67> el<12:68>
                          n<> u<215> t<Property_formal_type> p<217> c<214> s<216> l<12:67> el<12:67>
                            n<> u<214> t<SeqFormatType_Data> p<215> c<213> l<12:67> el<12:67>
                              n<> u<213> t<Data_type_or_implicit> p<214> l<12:67> el<12:67>
                          n<y> u<216> t<STRING_CONST> p<217> l<12:67> el<12:68>
                        n<> u<222> t<Property_port_item> p<223> c<220> l<12:70> el<12:71>
                          n<> u<220> t<Property_formal_type> p<222> c<219> s<221> l<12:70> el<12:70>
                            n<> u<219> t<SeqFormatType_Data> p<220> c<218> l<12:70> el<12:70>
                              n<> u<218> t<Data_type_or_implicit> p<219> l<12:70> el<12:70>
                          n<z> u<221> t<STRING_CONST> p<222> l<12:70> el<12:71>
                      n<> u<265> t<Property_spec> p<267> c<225> s<266> l<13:5> el<13:42>
                        n<> u<225> t<Clocking_event> p<265> c<224> s<264> l<13:5> el<13:10>
                          n<clkw> u<224> t<STRING_CONST> p<225> l<13:6> el<13:10>
                        n<> u<264> t<Property_expr> p<265> c<243> l<13:11> el<13:42>
                          n<> u<243> t<Sequence_expr> p<264> c<231> s<263> l<13:11> el<13:24>
                            n<> u<231> t<Sequence_expr> p<243> c<230> s<233> l<13:11> el<13:12>
                              n<> u<230> t<Expression_or_dist> p<231> c<229> l<13:11> el<13:12>
                                n<> u<229> t<Expression> p<230> c<228> l<13:11> el<13:12>
                                  n<> u<228> t<Primary> p<229> c<227> l<13:11> el<13:12>
                                    n<> u<227> t<Primary_literal> p<228> c<226> l<13:11> el<13:12>
                                      n<w> u<226> t<STRING_CONST> p<227> l<13:11> el<13:12>
                            n<> u<233> t<Cycle_delay_range> p<243> c<232> s<242> l<13:13> el<13:16>
                              n<##1> u<232> t<POUND_POUND_DELAY> p<233> l<13:13> el<13:16>
                            n<> u<242> t<Sequence_expr> p<243> c<235> l<13:17> el<13:24>
                              n<> u<235> t<Clocking_event> p<242> c<234> s<241> l<13:17> el<13:22>
                                n<clkx> u<234> t<STRING_CONST> p<235> l<13:18> el<13:22>
                              n<> u<241> t<Sequence_expr> p<242> c<240> l<13:23> el<13:24>
                                n<> u<240> t<Expression_or_dist> p<241> c<239> l<13:23> el<13:24>
                                  n<> u<239> t<Expression> p<240> c<238> l<13:23> el<13:24>
                                    n<> u<238> t<Primary> p<239> c<237> l<13:23> el<13:24>
                                      n<> u<237> t<Primary_literal> p<238> c<236> l<13:23> el<13:24>
                                        n<x> u<236> t<STRING_CONST> p<237> l<13:23> el<13:24>
                          n<> u<263> t<NON_OVERLAP_IMPLY> p<264> s<262> l<13:25> el<13:28>
                          n<> u<262> t<Property_expr> p<264> c<261> l<13:29> el<13:42>
                            n<> u<261> t<Sequence_expr> p<262> c<245> l<13:29> el<13:42>
                              n<> u<245> t<Clocking_event> p<261> c<244> s<260> l<13:29> el<13:34>
                                n<clky> u<244> t<STRING_CONST> p<245> l<13:30> el<13:34>
                              n<> u<260> t<Sequence_expr> p<261> c<251> l<13:35> el<13:42>
                                n<> u<251> t<Sequence_expr> p<260> c<250> s<253> l<13:35> el<13:36>
                                  n<> u<250> t<Expression_or_dist> p<251> c<249> l<13:35> el<13:36>
                                    n<> u<249> t<Expression> p<250> c<248> l<13:35> el<13:36>
                                      n<> u<248> t<Primary> p<249> c<247> l<13:35> el<13:36>
                                        n<> u<247> t<Primary_literal> p<248> c<246> l<13:35> el<13:36>
                                          n<y> u<246> t<STRING_CONST> p<247> l<13:35> el<13:36>
                                n<> u<253> t<Cycle_delay_range> p<260> c<252> s<259> l<13:37> el<13:40>
                                  n<##1> u<252> t<POUND_POUND_DELAY> p<253> l<13:37> el<13:40>
                                n<> u<259> t<Sequence_expr> p<260> c<258> l<13:41> el<13:42>
                                  n<> u<258> t<Expression_or_dist> p<259> c<257> l<13:41> el<13:42>
                                    n<> u<257> t<Expression> p<258> c<256> l<13:41> el<13:42>
                                      n<> u<256> t<Primary> p<257> c<255> l<13:41> el<13:42>
                                        n<> u<255> t<Primary_literal> p<256> c<254> l<13:41> el<13:42>
                                          n<z> u<254> t<STRING_CONST> p<255> l<13:41> el<13:42>
                      n<> u<266> t<ENDPROPERTY> p<267> l<14:3> el<14:14>
        n<> u<306> t<Non_port_module_item> p<507> c<305> s<359> l<16:3> el<16:45>
          n<> u<305> t<Module_or_generate_item> p<306> c<304> l<16:3> el<16:45>
            n<> u<304> t<Module_common_item> p<305> c<303> l<16:3> el<16:45>
              n<> u<303> t<Assertion_item> p<304> c<302> l<16:3> el<16:45>
                n<> u<302> t<Concurrent_assertion_item> p<303> c<274> l<16:3> el<16:45>
                  n<a1> u<274> t<STRING_CONST> p<302> s<301> l<16:3> el<16:5>
                  n<> u<301> t<Concurrent_assertion_statement> p<302> c<300> l<16:7> el<16:45>
                    n<> u<300> t<Assert_property_statement> p<301> c<297> l<16:7> el<16:45>
                      n<> u<297> t<Property_spec> p<300> c<296> s<299> l<16:24> el<16:43>
                        n<> u<296> t<Property_expr> p<297> c<295> l<16:24> el<16:43>
                          n<> u<295> t<Sequence_expr> p<296> c<294> l<16:24> el<16:43>
                            n<> u<294> t<Expression_or_dist> p<295> c<293> l<16:24> el<16:43>
                              n<> u<293> t<Expression> p<294> c<292> l<16:24> el<16:43>
                                n<> u<292> t<Primary> p<293> c<291> l<16:24> el<16:43>
                                  n<> u<291> t<Complex_func_call> p<292> c<275> l<16:24> el<16:43>
                                    n<p_triggers> u<275> t<STRING_CONST> p<291> s<290> l<16:24> el<16:34>
                                    n<> u<290> t<Argument_list> p<291> c<279> l<16:35> el<16:42>
                                      n<> u<279> t<Expression> p<290> c<278> s<284> l<16:35> el<16:36>
                                        n<> u<278> t<Primary> p<279> c<277> l<16:35> el<16:36>
                                          n<> u<277> t<Primary_literal> p<278> c<276> l<16:35> el<16:36>
                                            n<a> u<276> t<STRING_CONST> p<277> l<16:35> el<16:36>
                                      n<> u<284> t<Argument> p<290> c<283> s<289> l<16:38> el<16:39>
                                        n<> u<283> t<Expression> p<284> c<282> l<16:38> el<16:39>
                                          n<> u<282> t<Primary> p<283> c<281> l<16:38> el<16:39>
                                            n<> u<281> t<Primary_literal> p<282> c<280> l<16:38> el<16:39>
                                              n<b> u<280> t<STRING_CONST> p<281> l<16:38> el<16:39>
                                      n<> u<289> t<Argument> p<290> c<288> l<16:41> el<16:42>
                                        n<> u<288> t<Expression> p<289> c<287> l<16:41> el<16:42>
                                          n<> u<287> t<Primary> p<288> c<286> l<16:41> el<16:42>
                                            n<> u<286> t<Primary_literal> p<287> c<285> l<16:41> el<16:42>
                                              n<c> u<285> t<STRING_CONST> p<286> l<16:41> el<16:42>
                      n<> u<299> t<Action_block> p<300> c<298> l<16:44> el<16:45>
                        n<> u<298> t<Statement_or_null> p<299> l<16:44> el<16:45>
        n<> u<359> t<Non_port_module_item> p<507> c<358> s<443> l<18:3> el<18:66>
          n<> u<358> t<Module_or_generate_item> p<359> c<357> l<18:3> el<18:66>
            n<> u<357> t<Module_common_item> p<358> c<356> l<18:3> el<18:66>
              n<> u<356> t<Assertion_item> p<357> c<355> l<18:3> el<18:66>
                n<> u<355> t<Concurrent_assertion_item> p<356> c<307> l<18:3> el<18:66>
                  n<a2> u<307> t<STRING_CONST> p<355> s<354> l<18:3> el<18:5>
                  n<> u<354> t<Concurrent_assertion_statement> p<355> c<353> l<18:7> el<18:66>
                    n<> u<353> t<Assert_property_statement> p<354> c<350> l<18:7> el<18:66>
                      n<> u<350> t<Property_spec> p<353> c<349> s<352> l<18:24> el<18:63>
                        n<> u<349> t<Property_expr> p<350> c<348> l<18:24> el<18:63>
                          n<> u<348> t<Sequence_expr> p<349> c<347> l<18:24> el<18:63>
                            n<> u<347> t<Sequence_instance> p<348> c<310> l<18:24> el<18:63>
                              n<> u<310> t<Ps_or_hierarchical_sequence_identifier> p<347> c<309> s<346> l<18:24> el<18:34>
                                n<> u<309> t<Ps_or_hierarchical_array_identifier> p<310> c<308> l<18:24> el<18:34>
                                  n<p_triggers> u<308> t<STRING_CONST> p<309> l<18:24> el<18:34>
                              n<> u<346> t<Sequence_argument_list> p<347> c<345> l<18:35> el<18:62>
                                n<> u<345> t<Sequence_actual_arg> p<346> c<344> l<18:35> el<18:62>
                                  n<> u<344> t<Event_expression> p<345> c<337> l<18:35> el<18:62>
                                    n<> u<337> t<Event_expression> p<344> c<329> s<338> l<18:35> el<18:56>
                                      n<> u<329> t<Event_expression> p<337> c<322> s<330> l<18:35> el<18:42>
                                        n<> u<322> t<Event_expression> p<329> c<315> s<323> l<18:35> el<18:39>
                                          n<> u<315> t<Event_expression> p<322> c<314> s<316> l<18:35> el<18:36>
                                            n<> u<314> t<Expression> p<315> c<313> l<18:35> el<18:36>
                                              n<> u<313> t<Primary> p<314> c<312> l<18:35> el<18:36>
                                                n<> u<312> t<Primary_literal> p<313> c<311> l<18:35> el<18:36>
                                                  n<a> u<311> t<STRING_CONST> p<312> l<18:35> el<18:36>
                                          n<> u<316> t<Comma_operator> p<322> s<321> l<18:36> el<18:37>
                                          n<> u<321> t<Event_expression> p<322> c<320> l<18:38> el<18:39>
                                            n<> u<320> t<Expression> p<321> c<319> l<18:38> el<18:39>
                                              n<> u<319> t<Primary> p<320> c<318> l<18:38> el<18:39>
                                                n<> u<318> t<Primary_literal> p<319> c<317> l<18:38> el<18:39>
                                                  n<b> u<317> t<STRING_CONST> p<318> l<18:38> el<18:39>
                                        n<> u<323> t<Comma_operator> p<329> s<328> l<18:39> el<18:40>
                                        n<> u<328> t<Event_expression> p<329> c<327> l<18:41> el<18:42>
                                          n<> u<327> t<Expression> p<328> c<326> l<18:41> el<18:42>
                                            n<> u<326> t<Primary> p<327> c<325> l<18:41> el<18:42>
                                              n<> u<325> t<Primary_literal> p<326> c<324> l<18:41> el<18:42>
                                                n<c> u<324> t<STRING_CONST> p<325> l<18:41> el<18:42>
                                      n<> u<330> t<Comma_operator> p<337> s<336> l<18:42> el<18:43>
                                      n<> u<336> t<Event_expression> p<337> c<331> l<18:44> el<18:56>
                                        n<> u<331> t<Edge_Posedge> p<336> s<335> l<18:44> el<18:51>
                                        n<> u<335> t<Expression> p<336> c<334> l<18:52> el<18:56>
                                          n<> u<334> t<Primary> p<335> c<333> l<18:52> el<18:56>
                                            n<> u<333> t<Primary_literal> p<334> c<332> l<18:52> el<18:56>
                                              n<clk1> u<332> t<STRING_CONST> p<333> l<18:52> el<18:56>
                                    n<> u<338> t<Comma_operator> p<344> s<343> l<18:56> el<18:57>
                                    n<> u<343> t<Event_expression> p<344> c<342> l<18:58> el<18:62>
                                      n<> u<342> t<Expression> p<343> c<341> l<18:58> el<18:62>
                                        n<> u<341> t<Primary> p<342> c<340> l<18:58> el<18:62>
                                          n<> u<340> t<Primary_literal> p<341> c<339> l<18:58> el<18:62>
                                            n<> u<339> t<Number_1Tickb0> p<340> l<18:58> el<18:62>
                      n<> u<352> t<Action_block> p<353> c<351> l<18:65> el<18:66>
                        n<> u<351> t<Statement_or_null> p<352> l<18:65> el<18:66>
        n<> u<443> t<Non_port_module_item> p<507> c<442> s<505> l<20:3> el<26:6>
          n<> u<442> t<Module_or_generate_item> p<443> c<441> l<20:3> el<26:6>
            n<> u<441> t<Module_common_item> p<442> c<440> l<20:3> el<26:6>
              n<> u<440> t<Always_construct> p<441> c<360> l<20:3> el<26:6>
                n<> u<360> t<ALWAYS> p<440> s<439> l<20:3> el<20:9>
                n<> u<439> t<Statement> p<440> c<438> l<20:10> el<26:6>
                  n<> u<438> t<Statement_item> p<439> c<437> l<20:10> el<26:6>
                    n<> u<437> t<Procedural_timing_control_statement> p<438> c<376> l<20:10> el<26:6>
                      n<> u<376> t<Procedural_timing_control> p<437> c<375> s<436> l<20:10> el<20:40>
                        n<> u<375> t<Event_control> p<376> c<374> l<20:10> el<20:40>
                          n<> u<374> t<Event_expression> p<375> c<366> l<20:12> el<20:39>
                            n<> u<366> t<Event_expression> p<374> c<361> s<367> l<20:12> el<20:24>
                              n<> u<361> t<Edge_Posedge> p<366> s<365> l<20:12> el<20:19>
                              n<> u<365> t<Expression> p<366> c<364> l<20:20> el<20:24>
                                n<> u<364> t<Primary> p<365> c<363> l<20:20> el<20:24>
                                  n<> u<363> t<Primary_literal> p<364> c<362> l<20:20> el<20:24>
                                    n<clk2> u<362> t<STRING_CONST> p<363> l<20:20> el<20:24>
                            n<> u<367> t<Or_operator> p<374> s<373> l<20:25> el<20:27>
                            n<> u<373> t<Event_expression> p<374> c<368> l<20:28> el<20:39>
                              n<> u<368> t<Edge_Posedge> p<373> s<372> l<20:28> el<20:35>
                              n<> u<372> t<Expression> p<373> c<371> l<20:36> el<20:39>
                                n<> u<371> t<Primary> p<372> c<370> l<20:36> el<20:39>
                                  n<> u<370> t<Primary_literal> p<371> c<369> l<20:36> el<20:39>
                                    n<rst> u<369> t<STRING_CONST> p<370> l<20:36> el<20:39>
                      n<> u<436> t<Statement_or_null> p<437> c<435> l<20:41> el<26:6>
                        n<> u<435> t<Statement> p<436> c<434> l<20:41> el<26:6>
                          n<> u<434> t<Statement_item> p<435> c<433> l<20:41> el<26:6>
                            n<> u<433> t<Seq_block> p<434> c<431> l<20:41> el<26:6>
                              n<> u<431> t<Statement_or_null> p<433> c<430> s<432> l<21:5> el<25:8>
                                n<> u<430> t<Statement> p<431> c<429> l<21:5> el<25:8>
                                  n<> u<429> t<Statement_item> p<430> c<428> l<21:5> el<25:8>
                                    n<> u<428> t<Conditional_statement> p<429> c<382> l<21:5> el<25:8>
                                      n<> u<382> t<Cond_predicate> p<428> c<381> s<390> l<21:9> el<21:12>
                                        n<> u<381> t<Expression_or_cond_pattern> p<382> c<380> l<21:9> el<21:12>
                                          n<> u<380> t<Expression> p<381> c<379> l<21:9> el<21:12>
                                            n<> u<379> t<Primary> p<380> c<378> l<21:9> el<21:12>
                                              n<> u<378> t<Primary_literal> p<379> c<377> l<21:9> el<21:12>
                                                n<rst> u<377> t<STRING_CONST> p<378> l<21:9> el<21:12>
                                      n<> u<390> t<Statement_or_null> p<428> c<389> s<427> l<22:7> el<22:10>
                                        n<> u<389> t<Statement> p<390> c<388> l<22:7> el<22:10>
                                          n<> u<388> t<Statement_item> p<389> c<387> l<22:7> el<22:10>
                                            n<> u<387> t<Procedural_timing_control_statement> p<388> c<385> l<22:7> el<22:10>
                                              n<> u<385> t<Procedural_timing_control> p<387> c<384> s<386> l<22:7> el<22:9>
                                                n<> u<384> t<Delay_control> p<385> c<383> l<22:7> el<22:9>
                                                  n<#5> u<383> t<INT_CONST> p<384> l<22:7> el<22:9>
                                              n<> u<386> t<Statement_or_null> p<387> l<22:9> el<22:10>
                                      n<> u<427> t<Statement_or_null> p<428> c<426> l<23:10> el<25:8>
                                        n<> u<426> t<Statement> p<427> c<425> l<23:10> el<25:8>
                                          n<> u<425> t<Statement_item> p<426> c<424> l<23:10> el<25:8>
                                            n<> u<424> t<Seq_block> p<425> c<422> l<23:10> el<25:8>
                                              n<> u<422> t<Statement_or_null> p<424> c<421> s<423> l<24:7> el<24:49>
                                                n<> u<421> t<Statement> p<422> c<391> l<24:7> el<24:49>
                                                  n<a3> u<391> t<STRING_CONST> p<421> s<420> l<24:7> el<24:9>
                                                  n<> u<420> t<Statement_item> p<421> c<419> l<24:11> el<24:49>
                                                    n<> u<419> t<Procedural_assertion_statement> p<420> c<418> l<24:11> el<24:49>
                                                      n<> u<418> t<Concurrent_assertion_statement> p<419> c<417> l<24:11> el<24:49>
                                                        n<> u<417> t<Assert_property_statement> p<418> c<414> l<24:11> el<24:49>
                                                          n<> u<414> t<Property_spec> p<417> c<413> s<416> l<24:28> el<24:47>
                                                            n<> u<413> t<Property_expr> p<414> c<412> l<24:28> el<24:47>
                                                              n<> u<412> t<Sequence_expr> p<413> c<411> l<24:28> el<24:47>
                                                                n<> u<411> t<Expression_or_dist> p<412> c<410> l<24:28> el<24:47>
                                                                  n<> u<410> t<Expression> p<411> c<409> l<24:28> el<24:47>
                                                                    n<> u<409> t<Primary> p<410> c<408> l<24:28> el<24:47>
                                                                      n<> u<408> t<Complex_func_call> p<409> c<392> l<24:28> el<24:47>
                                                                        n<p_triggers> u<392> t<STRING_CONST> p<408> s<407> l<24:28> el<24:38>
                                                                        n<> u<407> t<Argument_list> p<408> c<396> l<24:39> el<24:46>
                                                                          n<> u<396> t<Expression> p<407> c<395> s<401> l<24:39> el<24:40>
                                                                            n<> u<395> t<Primary> p<396> c<394> l<24:39> el<24:40>
                                                                              n<> u<394> t<Primary_literal> p<395> c<393> l<24:39> el<24:40>
                                                                                n<a> u<393> t<STRING_CONST> p<394> l<24:39> el<24:40>
                                                                          n<> u<401> t<Argument> p<407> c<400> s<406> l<24:42> el<24:43>
                                                                            n<> u<400> t<Expression> p<401> c<399> l<24:42> el<24:43>
                                                                              n<> u<399> t<Primary> p<400> c<398> l<24:42> el<24:43>
                                                                                n<> u<398> t<Primary_literal> p<399> c<397> l<24:42> el<24:43>
                                                                                  n<b> u<397> t<STRING_CONST> p<398> l<24:42> el<24:43>
                                                                          n<> u<406> t<Argument> p<407> c<405> l<24:45> el<24:46>
                                                                            n<> u<405> t<Expression> p<406> c<404> l<24:45> el<24:46>
                                                                              n<> u<404> t<Primary> p<405> c<403> l<24:45> el<24:46>
                                                                                n<> u<403> t<Primary_literal> p<404> c<402> l<24:45> el<24:46>
                                                                                  n<c> u<402> t<STRING_CONST> p<403> l<24:45> el<24:46>
                                                          n<> u<416> t<Action_block> p<417> c<415> l<24:48> el<24:49>
                                                            n<> u<415> t<Statement_or_null> p<416> l<24:48> el<24:49>
                                              n<> u<423> t<END> p<424> l<25:5> el<25:8>
                              n<> u<432> t<END> p<433> l<26:3> el<26:6>
        n<> u<505> t<Non_port_module_item> p<507> c<504> s<506> l<28:3> el<28:79>
          n<> u<504> t<Module_or_generate_item> p<505> c<503> l<28:3> el<28:79>
            n<> u<503> t<Module_common_item> p<504> c<502> l<28:3> el<28:79>
              n<> u<502> t<Assertion_item> p<503> c<501> l<28:3> el<28:79>
                n<> u<501> t<Concurrent_assertion_item> p<502> c<444> l<28:3> el<28:79>
                  n<a4> u<444> t<STRING_CONST> p<501> s<500> l<28:3> el<28:5>
                  n<> u<500> t<Concurrent_assertion_statement> p<501> c<499> l<28:7> el<28:79>
                    n<> u<499> t<Assert_property_statement> p<500> c<496> l<28:7> el<28:79>
                      n<> u<496> t<Property_spec> p<499> c<495> s<498> l<28:23> el<28:76>
                        n<> u<495> t<Property_expr> p<496> c<494> l<28:23> el<28:76>
                          n<> u<494> t<Sequence_expr> p<495> c<493> l<28:23> el<28:76>
                            n<> u<493> t<Sequence_instance> p<494> c<447> l<28:23> el<28:76>
                              n<> u<447> t<Ps_or_hierarchical_sequence_identifier> p<493> c<446> s<492> l<28:23> el<28:35>
                                n<> u<446> t<Ps_or_hierarchical_array_identifier> p<447> c<445> l<28:23> el<28:35>
                                  n<p_multiclock> u<445> t<STRING_CONST> p<446> l<28:23> el<28:35>
                              n<> u<492> t<Sequence_argument_list> p<493> c<454> l<28:36> el<28:75>
                                n<> u<454> t<Sequence_actual_arg> p<492> c<453> s<455> l<28:36> el<28:48>
                                  n<> u<453> t<Event_expression> p<454> c<448> l<28:36> el<28:48>
                                    n<> u<448> t<Edge_Negedge> p<453> s<452> l<28:36> el<28:43>
                                    n<> u<452> t<Expression> p<453> c<451> l<28:44> el<28:48>
                                      n<> u<451> t<Primary> p<452> c<450> l<28:44> el<28:48>
                                        n<> u<450> t<Primary_literal> p<451> c<449> l<28:44> el<28:48>
                                          n<clk2> u<449> t<STRING_CONST> p<450> l<28:44> el<28:48>
                                n<> u<455> t<Sequence_arg> p<492> s<491> l<28:50> el<28:50>
                                n<> u<491> t<Sequence_arg> p<492> c<490> l<28:52> el<28:75>
                                  n<> u<490> t<Sequence_actual_arg> p<491> c<489> l<28:52> el<28:75>
                                    n<> u<489> t<Event_expression> p<490> c<482> l<28:52> el<28:75>
                                      n<> u<482> t<Event_expression> p<489> c<475> s<483> l<28:52> el<28:72>
                                        n<> u<475> t<Event_expression> p<482> c<468> s<476> l<28:52> el<28:69>
                                          n<> u<468> t<Event_expression> p<475> c<461> s<469> l<28:52> el<28:66>
                                            n<> u<461> t<Event_expression> p<468> c<456> s<462> l<28:52> el<28:64>
                                              n<> u<456> t<Edge_Posedge> p<461> s<460> l<28:52> el<28:59>
                                              n<> u<460> t<Expression> p<461> c<459> l<28:60> el<28:64>
                                                n<> u<459> t<Primary> p<460> c<458> l<28:60> el<28:64>
                                                  n<> u<458> t<Primary_literal> p<459> c<457> l<28:60> el<28:64>
                                                    n<clk1> u<457> t<STRING_CONST> p<458> l<28:60> el<28:64>
                                            n<> u<462> t<Comma_operator> p<468> s<467> l<28:64> el<28:65>
                                            n<> u<467> t<Event_expression> p<468> c<466> l<28:65> el<28:66>
                                              n<> u<466> t<Expression> p<467> c<465> l<28:65> el<28:66>
                                                n<> u<465> t<Primary> p<466> c<464> l<28:65> el<28:66>
                                                  n<> u<464> t<Primary_literal> p<465> c<463> l<28:65> el<28:66>
                                                    n<a> u<463> t<STRING_CONST> p<464> l<28:65> el<28:66>
                                          n<> u<469> t<Comma_operator> p<475> s<474> l<28:66> el<28:67>
                                          n<> u<474> t<Event_expression> p<475> c<473> l<28:68> el<28:69>
                                            n<> u<473> t<Expression> p<474> c<472> l<28:68> el<28:69>
                                              n<> u<472> t<Primary> p<473> c<471> l<28:68> el<28:69>
                                                n<> u<471> t<Primary_literal> p<472> c<470> l<28:68> el<28:69>
                                                  n<b> u<470> t<STRING_CONST> p<471> l<28:68> el<28:69>
                                        n<> u<476> t<Comma_operator> p<482> s<481> l<28:69> el<28:70>
                                        n<> u<481> t<Event_expression> p<482> c<480> l<28:71> el<28:72>
                                          n<> u<480> t<Expression> p<481> c<479> l<28:71> el<28:72>
                                            n<> u<479> t<Primary> p<480> c<478> l<28:71> el<28:72>
                                              n<> u<478> t<Primary_literal> p<479> c<477> l<28:71> el<28:72>
                                                n<c> u<477> t<STRING_CONST> p<478> l<28:71> el<28:72>
                                      n<> u<483> t<Comma_operator> p<489> s<488> l<28:72> el<28:73>
                                      n<> u<488> t<Event_expression> p<489> c<487> l<28:74> el<28:75>
                                        n<> u<487> t<Expression> p<488> c<486> l<28:74> el<28:75>
                                          n<> u<486> t<Primary> p<487> c<485> l<28:74> el<28:75>
                                            n<> u<485> t<Primary_literal> p<486> c<484> l<28:74> el<28:75>
                                              n<d> u<484> t<STRING_CONST> p<485> l<28:74> el<28:75>
                      n<> u<498> t<Action_block> p<499> c<497> l<28:78> el<28:79>
                        n<> u<497> t<Statement_or_null> p<498> l<28:78> el<28:79>
        n<> u<506> t<ENDMODULE> p<507> l<30:1> el<30:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SequenceInst/dut.sv:1:1: No timescale set for "m".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SequenceInst/dut.sv:1:1: Compile module "work@m".
[WRN:CP0310] ${SURELOG_DIR}/tests/SequenceInst/dut.sv:1:16: Port "a" definition missing its direction (input, output, inout),
there are 6 more instances of this message.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
Assert                                                 4
Begin                                                  2
ClockedSeq                                             2
ClockingBlock                                          1
Constant                                               4
DelayControl                                           1
Design                                                 1
EventControl                                           2
FuncCall                                               2
Identifier                                             4
IfElse                                                 1
LogicNet                                               8
LogicTypespec                                         15
Module                                                 1
ModuleTypespec                                         1
Operation                                             18
Port                                                   7
PropFormalDecl                                        12
PropertyDecl                                           2
PropertyInst                                           2
PropertySpec                                           6
RefObj                                                35
RefTypespec                                           15
SequenceInst                                           2
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SequenceInst/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@m)
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:work@m
  |vpiPropertyDecl:
  \_PropertyDecl: (work@m.p_triggers), line:7:3, endln:10:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:p_triggers
    |vpiFullName:work@m.p_triggers
    |vpiPropFormalDecl:
    \_PropFormalDecl: (start_event), line:7:23, endln:7:34
      |vpiParent:
      \_PropertyDecl: (work@m.p_triggers), line:7:3, endln:10:14
      |vpiName:start_event
    |vpiPropFormalDecl:
    \_PropFormalDecl: (end_event), line:7:36, endln:7:45
      |vpiParent:
      \_PropertyDecl: (work@m.p_triggers), line:7:3, endln:10:14
      |vpiName:end_event
    |vpiPropFormalDecl:
    \_PropFormalDecl: (form), line:7:47, endln:7:51
      |vpiParent:
      \_PropertyDecl: (work@m.p_triggers), line:7:3, endln:10:14
      |vpiName:form
    |vpiPropFormalDecl:
    \_PropFormalDecl: (clk), line:7:53, endln:7:56
      |vpiParent:
      \_PropertyDecl: (work@m.p_triggers), line:7:3, endln:10:14
      |vpiName:clk
    |vpiPropFormalDecl:
    \_PropFormalDecl: (rst), line:8:23, endln:8:26
      |vpiParent:
      \_PropertyDecl: (work@m.p_triggers), line:7:3, endln:10:14
      |vpiName:rst
    |vpiPropertySpec:
    \_PropertySpec: , line:9:5, endln:9:69
      |vpiParent:
      \_PropertyDecl: (work@m.p_triggers), line:7:3, endln:10:14
      |vpiClockingEvent:
      \_RefObj: (work@m.p_triggers.clk), line:9:5, endln:9:9
        |vpiParent:
        \_PropertySpec: , line:9:5, endln:9:69
        |vpiName:clk
        |vpiFullName:work@m.p_triggers.clk
        |vpiActual:
        \_LogicNet: (work@m.clk), line:9:5, endln:9:9
      |vpiPropertyExpr:
      \_RefObj: (work@m.p_triggers.rst), line:9:23, endln:9:26
        |vpiParent:
        \_PropertySpec: , line:9:5, endln:9:69
        |vpiName:rst
        |vpiFullName:work@m.p_triggers.rst
        |vpiActual:
        \_LogicNet: (work@m.rst), line:3:9, endln:3:12
  |vpiPropertyDecl:
  \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:p_multiclock
    |vpiFullName:work@m.p_multiclock
    |vpiPropFormalDecl:
    \_PropFormalDecl: (clkw), line:12:25, endln:12:29
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiName:clkw
    |vpiPropFormalDecl:
    \_PropFormalDecl: (clkx), line:12:31, endln:12:35
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiName:clkx
    |vpiPropFormalDecl:
    \_PropFormalDecl: (clky), line:12:55, endln:12:59
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiName:clky
    |vpiPropFormalDecl:
    \_PropFormalDecl: (w), line:12:61, endln:12:62
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiName:w
    |vpiPropFormalDecl:
    \_PropFormalDecl: (x), line:12:64, endln:12:65
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiName:x
    |vpiPropFormalDecl:
    \_PropFormalDecl: (y), line:12:67, endln:12:68
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiName:y
    |vpiPropFormalDecl:
    \_PropFormalDecl: (z), line:12:70, endln:12:71
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiName:z
    |vpiPropertySpec:
    \_PropertySpec: , line:13:5, endln:13:42
      |vpiParent:
      \_PropertyDecl: (work@m.p_multiclock), line:12:3, endln:14:14
      |vpiClockingEvent:
      \_RefObj: (work@m.p_multiclock.clkw), line:13:5, endln:13:10
        |vpiParent:
        \_PropertySpec: , line:13:5, endln:13:42
        |vpiName:clkw
        |vpiFullName:work@m.p_multiclock.clkw
        |vpiActual:
        \_LogicNet: (work@m.clkw), line:13:5, endln:13:10
      |vpiPropertyExpr:
      \_Operation: , line:13:11, endln:13:42
        |vpiParent:
        \_PropertySpec: , line:13:5, endln:13:42
        |vpiOpType:51
        |vpiOperand:
        \_Operation: , line:13:11, endln:13:24
          |vpiParent:
          \_Operation: , line:13:11, endln:13:42
          |vpiOpType:54
          |vpiOperand:
          \_RefObj: (work@m.p_multiclock.w), line:13:11, endln:13:12
            |vpiParent:
            \_Operation: , line:13:11, endln:13:24
            |vpiName:w
            |vpiFullName:work@m.p_multiclock.w
            |vpiActual:
            \_LogicNet: (work@m.w), line:13:11, endln:13:12
          |vpiOperand:
          \_Constant: , line:13:13, endln:13:16
            |vpiParent:
            \_Operation: , line:13:11, endln:13:24
            |vpiDecompile:1
            |vpiSize:64
            |UINT:1
            |vpiConstType:9
          |vpiOperand:
          \_ClockedSeq: , line:13:17, endln:13:24
            |vpiParent:
            \_Operation: , line:13:11, endln:13:24
            |vpiClockingEvent:
            \_RefObj: (work@m.p_multiclock.clkx), line:13:18, endln:13:22
              |vpiParent:
              \_ClockedSeq: , line:13:17, endln:13:24
              |vpiName:clkx
              |vpiFullName:work@m.p_multiclock.clkx
              |vpiActual:
              \_LogicNet: (work@m.clkx), line:13:18, endln:13:22
            |vpiSequenceExpr:
            \_RefObj: (work@m.p_multiclock.x), line:13:23, endln:13:24
              |vpiParent:
              \_ClockedSeq: , line:13:17, endln:13:24
              |vpiName:x
              |vpiFullName:work@m.p_multiclock.x
              |vpiActual:
              \_LogicNet: (work@m.x), line:13:23, endln:13:24
        |vpiOperand:
        \_ClockedSeq: , line:13:29, endln:13:42
          |vpiParent:
          \_Operation: , line:13:11, endln:13:42
          |vpiClockingEvent:
          \_RefObj: (work@m.p_multiclock.clky), line:13:30, endln:13:34
            |vpiParent:
            \_ClockedSeq: , line:13:29, endln:13:42
            |vpiName:clky
            |vpiFullName:work@m.p_multiclock.clky
            |vpiActual:
            \_LogicNet: (work@m.clky), line:13:30, endln:13:34
          |vpiSequenceExpr:
          \_Operation: , line:13:35, endln:13:42
            |vpiParent:
            \_ClockedSeq: , line:13:29, endln:13:42
            |vpiOpType:54
            |vpiOperand:
            \_RefObj: (work@m.p_multiclock.y), line:13:35, endln:13:36
              |vpiParent:
              \_Operation: , line:13:35, endln:13:42
              |vpiName:y
              |vpiFullName:work@m.p_multiclock.y
              |vpiActual:
              \_LogicNet: (work@m.y), line:13:35, endln:13:36
            |vpiOperand:
            \_Constant: , line:13:37, endln:13:40
              |vpiParent:
              \_Operation: , line:13:35, endln:13:42
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiOperand:
            \_RefObj: (work@m.p_multiclock.z), line:13:41, endln:13:42
              |vpiParent:
              \_Operation: , line:13:35, endln:13:42
              |vpiName:z
              |vpiFullName:work@m.p_multiclock.z
              |vpiActual:
              \_LogicNet: (work@m.z), line:13:41, endln:13:42
  |vpiConcurrentAssertions:
  \_Assert: (work@m.a1), line:16:7, endln:16:45
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a1
    |vpiFullName:work@m.a1
    |vpiProperty:
    \_PropertySpec: , line:16:24, endln:16:43
      |vpiParent:
      \_Assert: (work@m.a1), line:16:7, endln:16:45
      |vpiPropertyExpr:
      \_PropertyInst: (p_triggers), line:16:24, endln:16:43
        |vpiParent:
        \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
        |vpiArgument:
        \_RefObj: (work@m.p_triggers.a), line:16:35, endln:16:36
          |vpiParent:
          \_PropertyInst: (p_triggers), line:16:24, endln:16:43
          |vpiName:a
          |vpiFullName:work@m.p_triggers.a
          |vpiActual:
          \_LogicNet: (work@m.a), line:1:16, endln:1:17
        |vpiArgument:
        \_RefObj: (work@m.p_triggers.b), line:16:38, endln:16:39
          |vpiParent:
          \_PropertyInst: (p_triggers), line:16:24, endln:16:43
          |vpiName:b
          |vpiFullName:work@m.p_triggers.b
          |vpiActual:
          \_LogicNet: (work@m.b), line:1:19, endln:1:20
        |vpiArgument:
        \_RefObj: (work@m.p_triggers.c), line:16:41, endln:16:42
          |vpiParent:
          \_PropertyInst: (p_triggers), line:16:24, endln:16:43
          |vpiName:c
          |vpiFullName:work@m.p_triggers.c
          |vpiActual:
          \_LogicNet: (work@m.c), line:1:22, endln:1:23
        |vpiName:p_triggers
  |vpiConcurrentAssertions:
  \_Assert: (work@m.a2), line:18:7, endln:18:66
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a2
    |vpiFullName:work@m.a2
    |vpiProperty:
    \_PropertySpec: , line:18:24, endln:18:63
      |vpiParent:
      \_Assert: (work@m.a2), line:18:7, endln:18:66
      |vpiPropertyExpr:
      \_SequenceInst: (p_triggers), line:18:24, endln:18:63
        |vpiParent:
        \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
        |vpiArgument:
        \_Operation: , line:18:35, endln:18:62
          |vpiParent:
          \_SequenceInst: (p_triggers), line:18:24, endln:18:63
          |vpiOpType:37
          |vpiOperand:
          \_Operation: , line:18:35, endln:18:56
            |vpiParent:
            \_Operation: , line:18:35, endln:18:62
            |vpiOpType:37
            |vpiOperand:
            \_Operation: , line:18:35, endln:18:42
              |vpiParent:
              \_Operation: , line:18:35, endln:18:56
              |vpiOpType:37
              |vpiOperand:
              \_Operation: , line:18:35, endln:18:39
                |vpiParent:
                \_Operation: , line:18:35, endln:18:42
                |vpiOpType:37
                |vpiOperand:
                \_RefObj: (work@m.p_triggers.a), line:18:35, endln:18:36
                  |vpiParent:
                  \_Operation: , line:18:35, endln:18:39
                  |vpiName:a
                  |vpiFullName:work@m.p_triggers.a
                  |vpiActual:
                  \_LogicNet: (work@m.a), line:1:16, endln:1:17
                |vpiOperand:
                \_RefObj: (work@m.p_triggers.b), line:18:38, endln:18:39
                  |vpiParent:
                  \_Operation: , line:18:35, endln:18:39
                  |vpiName:b
                  |vpiFullName:work@m.p_triggers.b
                  |vpiActual:
                  \_LogicNet: (work@m.b), line:1:19, endln:1:20
              |vpiOperand:
              \_RefObj: (work@m.p_triggers.c), line:18:41, endln:18:42
                |vpiParent:
                \_Operation: , line:18:35, endln:18:42
                |vpiName:c
                |vpiFullName:work@m.p_triggers.c
                |vpiActual:
                \_LogicNet: (work@m.c), line:1:22, endln:1:23
            |vpiOperand:
            \_Operation: , line:18:44, endln:18:56
              |vpiParent:
              \_Operation: , line:18:35, endln:18:56
              |vpiOpType:39
              |vpiOperand:
              \_RefObj: (work@m.p_triggers.clk1), line:18:52, endln:18:56
                |vpiParent:
                \_Operation: , line:18:44, endln:18:56
                |vpiName:clk1
                |vpiFullName:work@m.p_triggers.clk1
                |vpiActual:
                \_LogicNet: (work@m.clk1), line:1:34, endln:1:38
          |vpiOperand:
          \_Constant: , line:18:58, endln:18:62
            |vpiParent:
            \_Operation: , line:18:35, endln:18:62
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
        |vpiName:p_triggers
  |vpiConcurrentAssertions:
  \_Assert: (work@m.a4), line:28:7, endln:28:79
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a4
    |vpiFullName:work@m.a4
    |vpiProperty:
    \_PropertySpec: , line:28:23, endln:28:76
      |vpiParent:
      \_Assert: (work@m.a4), line:28:7, endln:28:79
      |vpiPropertyExpr:
      \_SequenceInst: (p_multiclock), line:28:23, endln:28:76
        |vpiParent:
        \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
        |vpiArgument:
        \_Operation: , line:28:36, endln:28:48
          |vpiParent:
          \_SequenceInst: (p_multiclock), line:28:23, endln:28:76
          |vpiOpType:40
          |vpiOperand:
          \_RefObj: (work@m.p_multiclock.clk2), line:28:44, endln:28:48
            |vpiParent:
            \_Operation: , line:28:36, endln:28:48
            |vpiName:clk2
            |vpiFullName:work@m.p_multiclock.clk2
            |vpiActual:
            \_LogicNet: (work@m.clk2), line:1:40, endln:1:44
        |vpiArgument:
        \_Operation: , line:28:52, endln:28:75
          |vpiParent:
          \_SequenceInst: (p_multiclock), line:28:23, endln:28:76
          |vpiOpType:37
          |vpiOperand:
          \_Operation: , line:28:52, endln:28:72
            |vpiParent:
            \_Operation: , line:28:52, endln:28:75
            |vpiOpType:37
            |vpiOperand:
            \_Operation: , line:28:52, endln:28:69
              |vpiParent:
              \_Operation: , line:28:52, endln:28:72
              |vpiOpType:37
              |vpiOperand:
              \_Operation: , line:28:52, endln:28:66
                |vpiParent:
                \_Operation: , line:28:52, endln:28:69
                |vpiOpType:37
                |vpiOperand:
                \_Operation: , line:28:52, endln:28:64
                  |vpiParent:
                  \_Operation: , line:28:52, endln:28:66
                  |vpiOpType:39
                  |vpiOperand:
                  \_RefObj: (work@m.p_multiclock.clk1), line:28:60, endln:28:64
                    |vpiParent:
                    \_Operation: , line:28:52, endln:28:64
                    |vpiName:clk1
                    |vpiFullName:work@m.p_multiclock.clk1
                    |vpiActual:
                    \_LogicNet: (work@m.clk1), line:1:34, endln:1:38
                |vpiOperand:
                \_RefObj: (work@m.p_multiclock.a), line:28:65, endln:28:66
                  |vpiParent:
                  \_Operation: , line:28:52, endln:28:66
                  |vpiName:a
                  |vpiFullName:work@m.p_multiclock.a
                  |vpiActual:
                  \_LogicNet: (work@m.a), line:1:16, endln:1:17
              |vpiOperand:
              \_RefObj: (work@m.p_multiclock.b), line:28:68, endln:28:69
                |vpiParent:
                \_Operation: , line:28:52, endln:28:69
                |vpiName:b
                |vpiFullName:work@m.p_multiclock.b
                |vpiActual:
                \_LogicNet: (work@m.b), line:1:19, endln:1:20
            |vpiOperand:
            \_RefObj: (work@m.p_multiclock.c), line:28:71, endln:28:72
              |vpiParent:
              \_Operation: , line:28:52, endln:28:72
              |vpiName:c
              |vpiFullName:work@m.p_multiclock.c
              |vpiActual:
              \_LogicNet: (work@m.c), line:1:22, endln:1:23
          |vpiOperand:
          \_RefObj: (work@m.p_multiclock.d), line:28:74, endln:28:75
            |vpiParent:
            \_Operation: , line:28:52, endln:28:75
            |vpiName:d
            |vpiFullName:work@m.p_multiclock.d
            |vpiActual:
            \_LogicNet: (work@m.d), line:1:25, endln:1:26
        |vpiName:p_multiclock
  |vpiInternalScope:
  \_ClockingBlock: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:
    \_Identifier: (unnamed_clocking_block)
      |vpiParent:
      \_ClockingBlock: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
      |vpiName:unnamed_clocking_block
    |vpiFullName:work@m.unnamed_clocking_block
    |vpiClockingEvent:
    \_EventControl: , line:4:20, endln:4:35
      |vpiParent:
      \_ClockingBlock: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
      |vpiCondition:
      \_Operation: , line:4:22, endln:4:34
        |vpiParent:
        \_EventControl: , line:4:20, endln:4:35
        |vpiOpType:40
        |vpiOperand:
        \_RefObj: (work@m.unnamed_clocking_block.clk1), line:4:30, endln:4:34
          |vpiParent:
          \_Operation: , line:4:22, endln:4:34
          |vpiName:clk1
          |vpiFullName:work@m.unnamed_clocking_block.clk1
          |vpiActual:
          \_LogicNet: (work@m.clk1), line:1:34, endln:1:38
  |vpiTypedef:
  \_LogicTypespec: , line:1:10, endln:1:15
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
  |vpiImportTypespec:
  \_PropertyInst: (p_triggers), line:16:24, endln:16:43
  |vpiImportTypespec:
  \_SequenceInst: (p_triggers), line:18:24, endln:18:63
  |vpiImportTypespec:
  \_SequenceInst: (p_multiclock), line:28:23, endln:28:76
  |vpiImportTypespec:
  \_LogicTypespec: , line:1:10, endln:1:15
  |vpiImportTypespec:
  \_LogicNet: (work@m.b), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.b), line:1:10, endln:1:15
      |vpiParent:
      \_LogicNet: (work@m.b), line:1:19, endln:1:20
      |vpiFullName:work@m.b
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:b
    |vpiFullName:work@m.b
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.c), line:1:22, endln:1:23
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.c), line:1:10, endln:1:15
      |vpiParent:
      \_LogicNet: (work@m.c), line:1:22, endln:1:23
      |vpiFullName:work@m.c
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:c
    |vpiFullName:work@m.c
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.d), line:1:25, endln:1:26
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.d), line:1:10, endln:1:15
      |vpiParent:
      \_LogicNet: (work@m.d), line:1:25, endln:1:26
      |vpiFullName:work@m.d
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:d
    |vpiFullName:work@m.d
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.rst1), line:1:28, endln:1:32
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.rst1), line:1:10, endln:1:15
      |vpiParent:
      \_LogicNet: (work@m.rst1), line:1:28, endln:1:32
      |vpiFullName:work@m.rst1
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:rst1
    |vpiFullName:work@m.rst1
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.clk1), line:1:34, endln:1:38
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.clk1), line:1:10, endln:1:15
      |vpiParent:
      \_LogicNet: (work@m.clk1), line:1:34, endln:1:38
      |vpiFullName:work@m.clk1
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:clk1
    |vpiFullName:work@m.clk1
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.clk2), line:1:40, endln:1:44
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.clk2), line:1:10, endln:1:15
      |vpiParent:
      \_LogicNet: (work@m.clk2), line:1:40, endln:1:44
      |vpiFullName:work@m.clk2
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:clk2
    |vpiFullName:work@m.clk2
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.rst), line:3:9, endln:3:12
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.rst), line:3:3, endln:3:8
      |vpiParent:
      \_LogicNet: (work@m.rst), line:3:9, endln:3:12
      |vpiFullName:work@m.rst
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:rst
    |vpiFullName:work@m.rst
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicNet: (work@m.a), line:1:16, endln:1:17
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiTypespec:
    \_RefTypespec: (work@m.a), line:1:10, endln:1:15
      |vpiParent:
      \_LogicNet: (work@m.a), line:1:16, endln:1:17
      |vpiFullName:work@m.a
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
    |vpiName:a
    |vpiFullName:work@m.a
    |vpiNetType:36
  |vpiImportTypespec:
  \_Assert: (work@m.a1), line:16:7, endln:16:45
  |vpiImportTypespec:
  \_Assert: (work@m.a2), line:18:7, endln:18:66
  |vpiImportTypespec:
  \_Assert: (work@m.a4), line:28:7, endln:28:79
  |vpiImportTypespec:
  \_LogicNet: (work@m.clk), line:9:5, endln:9:9
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk
    |vpiFullName:work@m.clk
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.clkw), line:13:5, endln:13:10
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clkw
    |vpiFullName:work@m.clkw
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.w), line:13:11, endln:13:12
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:w
    |vpiFullName:work@m.w
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.clkx), line:13:18, endln:13:22
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clkx
    |vpiFullName:work@m.clkx
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.x), line:13:23, endln:13:24
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:x
    |vpiFullName:work@m.x
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.clky), line:13:30, endln:13:34
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clky
    |vpiFullName:work@m.clky
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.y), line:13:35, endln:13:36
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:y
    |vpiFullName:work@m.y
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicNet: (work@m.z), line:13:41, endln:13:42
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:z
    |vpiFullName:work@m.z
    |vpiNetType:1
  |vpiDefName:work@m
  |vpiNet:
  \_LogicNet: (work@m.b), line:1:19, endln:1:20
  |vpiNet:
  \_LogicNet: (work@m.c), line:1:22, endln:1:23
  |vpiNet:
  \_LogicNet: (work@m.d), line:1:25, endln:1:26
  |vpiNet:
  \_LogicNet: (work@m.rst1), line:1:28, endln:1:32
  |vpiNet:
  \_LogicNet: (work@m.clk1), line:1:34, endln:1:38
  |vpiNet:
  \_LogicNet: (work@m.clk2), line:1:40, endln:1:44
  |vpiNet:
  \_LogicNet: (work@m.rst), line:3:9, endln:3:12
  |vpiNet:
  \_LogicNet: (work@m.a), line:1:16, endln:1:17
  |vpiNet:
  \_LogicNet: (work@m.clk), line:9:5, endln:9:9
  |vpiNet:
  \_LogicNet: (work@m.clkw), line:13:5, endln:13:10
  |vpiNet:
  \_LogicNet: (work@m.w), line:13:11, endln:13:12
  |vpiNet:
  \_LogicNet: (work@m.clkx), line:13:18, endln:13:22
  |vpiNet:
  \_LogicNet: (work@m.x), line:13:23, endln:13:24
  |vpiNet:
  \_LogicNet: (work@m.clky), line:13:30, endln:13:34
  |vpiNet:
  \_LogicNet: (work@m.y), line:13:35, endln:13:36
  |vpiNet:
  \_LogicNet: (work@m.z), line:13:41, endln:13:42
  |vpiDefaultClocking:
  \_ClockingBlock: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
  |vpiPort:
  \_Port: (a), line:1:16, endln:1:17
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:a
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@m.a), line:1:10, endln:1:15
      |vpiParent:
      \_Port: (a), line:1:16, endln:1:17
      |vpiFullName:work@m.a
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
  |vpiPort:
  \_Port: (b), line:1:19, endln:1:20
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:b
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@m.b), line:1:10, endln:1:15
      |vpiParent:
      \_Port: (b), line:1:19, endln:1:20
      |vpiFullName:work@m.b
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
  |vpiPort:
  \_Port: (c), line:1:22, endln:1:23
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:c
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@m.c), line:1:10, endln:1:15
      |vpiParent:
      \_Port: (c), line:1:22, endln:1:23
      |vpiFullName:work@m.c
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
  |vpiPort:
  \_Port: (d), line:1:25, endln:1:26
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:d
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@m.d), line:1:10, endln:1:15
      |vpiParent:
      \_Port: (d), line:1:25, endln:1:26
      |vpiFullName:work@m.d
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
  |vpiPort:
  \_Port: (rst1), line:1:28, endln:1:32
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:rst1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@m.rst1), line:1:10, endln:1:15
      |vpiParent:
      \_Port: (rst1), line:1:28, endln:1:32
      |vpiFullName:work@m.rst1
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
  |vpiPort:
  \_Port: (clk1), line:1:34, endln:1:38
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk1
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@m.clk1), line:1:10, endln:1:15
      |vpiParent:
      \_Port: (clk1), line:1:34, endln:1:38
      |vpiFullName:work@m.clk1
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
  |vpiPort:
  \_Port: (clk2), line:1:40, endln:1:44
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiName:clk2
    |vpiDirection:3
    |vpiTypespec:
    \_RefTypespec: (work@m.clk2), line:1:10, endln:1:15
      |vpiParent:
      \_Port: (clk2), line:1:40, endln:1:44
      |vpiFullName:work@m.clk2
      |vpiActual:
      \_LogicTypespec: , line:1:10, endln:1:15
  |vpiProcess:
  \_Always: , line:20:3, endln:26:6
    |vpiParent:
    \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
    |vpiStmt:
    \_EventControl: , line:20:10, endln:20:40
      |vpiParent:
      \_Always: , line:20:3, endln:26:6
      |vpiCondition:
      \_Operation: , line:20:12, endln:20:39
        |vpiParent:
        \_EventControl: , line:20:10, endln:20:40
        |vpiOpType:35
        |vpiOperand:
        \_Operation: , line:20:12, endln:20:24
          |vpiParent:
          \_Operation: , line:20:12, endln:20:39
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@m.clk2), line:20:20, endln:20:24
            |vpiParent:
            \_Operation: , line:20:12, endln:20:24
            |vpiName:clk2
            |vpiFullName:work@m.clk2
            |vpiActual:
            \_LogicNet: (work@m.clk2), line:1:40, endln:1:44
        |vpiOperand:
        \_Operation: , line:20:28, endln:20:39
          |vpiParent:
          \_Operation: , line:20:12, endln:20:39
          |vpiOpType:39
          |vpiOperand:
          \_RefObj: (work@m.rst), line:20:36, endln:20:39
            |vpiParent:
            \_Operation: , line:20:28, endln:20:39
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_LogicNet: (work@m.rst), line:3:9, endln:3:12
      |vpiStmt:
      \_Begin: (work@m), line:20:41, endln:26:6
        |vpiParent:
        \_EventControl: , line:20:10, endln:20:40
        |vpiFullName:work@m
        |vpiStmt:
        \_IfElse: , line:21:5, endln:25:8
          |vpiParent:
          \_Begin: (work@m), line:20:41, endln:26:6
          |vpiCondition:
          \_RefObj: (work@m.rst), line:21:9, endln:21:12
            |vpiParent:
            \_IfElse: , line:21:5, endln:25:8
            |vpiName:rst
            |vpiFullName:work@m.rst
            |vpiActual:
            \_LogicNet: (work@m.rst), line:3:9, endln:3:12
          |vpiStmt:
          \_DelayControl: , line:22:7, endln:22:9
            |vpiParent:
            \_IfElse: , line:21:5, endln:25:8
            |#5
          |vpiElseStmt:
          \_Begin: (work@m), line:23:10, endln:25:8
            |vpiParent:
            \_IfElse: , line:21:5, endln:25:8
            |vpiFullName:work@m
            |vpiConcurrentAssertions:
            \_Assert: (work@m.a3), line:24:11, endln:24:49
              |vpiParent:
              \_Begin: (work@m), line:23:10, endln:25:8
              |vpiName:a3
              |vpiFullName:work@m.a3
              |vpiProperty:
              \_PropertySpec: , line:24:28, endln:24:47
                |vpiParent:
                \_Assert: (work@m.a3), line:24:11, endln:24:49
                |vpiPropertyExpr:
                \_PropertyInst: (p_triggers), line:24:28, endln:24:47
                  |vpiParent:
                  \_Begin: (work@m), line:23:10, endln:25:8
                  |vpiArgument:
                  \_RefObj: (work@m.p_triggers.a), line:24:39, endln:24:40
                    |vpiParent:
                    \_PropertyInst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:a
                    |vpiFullName:work@m.p_triggers.a
                    |vpiActual:
                    \_LogicNet: (work@m.a), line:1:16, endln:1:17
                  |vpiArgument:
                  \_RefObj: (work@m.p_triggers.b), line:24:42, endln:24:43
                    |vpiParent:
                    \_PropertyInst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:b
                    |vpiFullName:work@m.p_triggers.b
                    |vpiActual:
                    \_LogicNet: (work@m.b), line:1:19, endln:1:20
                  |vpiArgument:
                  \_RefObj: (work@m.p_triggers.c), line:24:45, endln:24:46
                    |vpiParent:
                    \_PropertyInst: (p_triggers), line:24:28, endln:24:47
                    |vpiName:c
                    |vpiFullName:work@m.p_triggers.c
                    |vpiActual:
                    \_LogicNet: (work@m.c), line:1:22, endln:1:23
                  |vpiName:p_triggers
            |vpiImportTypespec:
            \_PropertyInst: (p_triggers), line:24:28, endln:24:47
            |vpiImportTypespec:
            \_Assert: (work@m.a3), line:24:11, endln:24:49
            |vpiStmt:
            \_Assert: (work@m.a3), line:24:11, endln:24:49
    |vpiAlwaysType:1
  |vpiClockingBlock:
  \_ClockingBlock: (work@m.unnamed_clocking_block), line:4:3, endln:4:48
|vpiTypedef:
\_ModuleTypespec: (m)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:m
  |vpiModule:
  \_Module: work@m (work@m), file:${SURELOG_DIR}/tests/SequenceInst/dut.sv, line:1:1, endln:30:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
