
IO_Tile_1_17

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0



IO_Tile_2_17

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0



IO_Tile_3_17

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0



IO_Tile_4_17

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0



IO_Tile_5_17

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0



IO_Tile_6_17

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0



IO_Tile_7_17

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0



IO_Tile_8_17

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0



IO_Tile_9_17

 (3 6)  (469 279)  (469 279)  IO control bit: IOUP_IE_1

 (3 9)  (469 281)  (469 281)  IO control bit: IOUP_IE_0



IO_Tile_10_17

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0



IO_Tile_11_17

 (3 6)  (565 279)  (565 279)  IO control bit: IOUP_IE_1

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0



IO_Tile_12_17

 (3 6)  (619 279)  (619 279)  IO control bit: IOUP_IE_1

 (3 9)  (619 281)  (619 281)  IO control bit: IOUP_IE_0



IO_Tile_0_16

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



IO_Tile_13_16

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_15

 (3 6)  (649 246)  (649 246)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 249)  (649 249)  IO control bit: IORIGHT_IE_0



IO_Tile_0_14

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_14

 (3 6)  (649 230)  (649 230)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 233)  (649 233)  IO control bit: IORIGHT_IE_0



IO_Tile_0_13

 (3 6)  (14 214)  (14 214)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 217)  (14 217)  IO control bit: BIOLEFT_IE_0



LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13



LogicTile_5_13



LogicTile_6_13



LogicTile_7_13



LogicTile_8_13



LogicTile_9_13



RAM_Tile_10_13

 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (3 6)  (649 214)  (649 214)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 217)  (649 217)  IO control bit: IORIGHT_IE_0



IO_Tile_0_12

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0



LogicTile_1_12



LogicTile_2_12



RAM_Tile_3_12



LogicTile_4_12



LogicTile_5_12



LogicTile_6_12



LogicTile_7_12



LogicTile_8_12



LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12



IO_Tile_0_11

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_11

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 185)  (649 185)  IO control bit: IORIGHT_IE_0



IO_Tile_0_10

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0



IO_Tile_13_10

 (3 6)  (649 166)  (649 166)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 169)  (649 169)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_9

 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0



RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_9

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1

 (3 9)  (649 153)  (649 153)  IO control bit: GIORIGHT0_IE_0



IO_Tile_0_8

 (3 6)  (14 134)  (14 134)  IO control bit: GIOLEFT1_IE_1

 (3 9)  (14 137)  (14 137)  IO control bit: GIOLEFT1_IE_0



IO_Tile_13_8

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1

 (3 9)  (649 137)  (649 137)  IO control bit: GIORIGHT1_IE_0



IO_Tile_0_7

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



LogicTile_1_7

 (22 0)  (40 112)  (40 112)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (42 112)  (42 112)  routing T_1_7.bot_op_3 <X> T_1_7.lc_trk_g0_3
 (27 0)  (45 112)  (45 112)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (28 0)  (46 112)  (46 112)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (47 112)  (47 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 112)  (48 112)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (32 0)  (50 112)  (50 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (55 112)  (55 112)  LC_0 Logic Functioning bit
 (28 1)  (46 113)  (46 113)  routing T_1_7.lc_trk_g2_0 <X> T_1_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (47 113)  (47 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (48 113)  (48 113)  routing T_1_7.lc_trk_g3_6 <X> T_1_7.wire_logic_cluster/lc_0/in_1
 (31 1)  (49 113)  (49 113)  routing T_1_7.lc_trk_g0_3 <X> T_1_7.wire_logic_cluster/lc_0/in_3
 (32 1)  (50 113)  (50 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_2 input_2_0
 (33 1)  (51 113)  (51 113)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.input_2_0
 (35 1)  (53 113)  (53 113)  routing T_1_7.lc_trk_g2_2 <X> T_1_7.input_2_0
 (1 2)  (19 114)  (19 114)  routing T_1_7.glb_netwk_4 <X> T_1_7.wire_logic_cluster/lc_7/clk
 (2 2)  (20 114)  (20 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (14 2)  (32 114)  (32 114)  routing T_1_7.wire_logic_cluster/lc_4/out <X> T_1_7.lc_trk_g0_4
 (17 2)  (35 114)  (35 114)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (36 114)  (36 114)  routing T_1_7.wire_logic_cluster/lc_5/out <X> T_1_7.lc_trk_g0_5
 (31 2)  (49 114)  (49 114)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (50 114)  (50 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (52 114)  (52 114)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (36 2)  (54 114)  (54 114)  LC_1 Logic Functioning bit
 (37 2)  (55 114)  (55 114)  LC_1 Logic Functioning bit
 (41 2)  (59 114)  (59 114)  LC_1 Logic Functioning bit
 (43 2)  (61 114)  (61 114)  LC_1 Logic Functioning bit
 (50 2)  (68 114)  (68 114)  Cascade bit: LH_LC01_inmux02_5

 (17 3)  (35 115)  (35 115)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (31 3)  (49 115)  (49 115)  routing T_1_7.lc_trk_g1_7 <X> T_1_7.wire_logic_cluster/lc_1/in_3
 (36 3)  (54 115)  (54 115)  LC_1 Logic Functioning bit
 (37 3)  (55 115)  (55 115)  LC_1 Logic Functioning bit
 (40 3)  (58 115)  (58 115)  LC_1 Logic Functioning bit
 (42 3)  (60 115)  (60 115)  LC_1 Logic Functioning bit
 (15 4)  (33 116)  (33 116)  routing T_1_7.bot_op_1 <X> T_1_7.lc_trk_g1_1
 (17 4)  (35 116)  (35 116)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (25 4)  (43 116)  (43 116)  routing T_1_7.bnr_op_2 <X> T_1_7.lc_trk_g1_2
 (27 4)  (45 116)  (45 116)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (46 116)  (46 116)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 116)  (47 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 116)  (50 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (52 116)  (52 116)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (45 4)  (63 116)  (63 116)  LC_2 Logic Functioning bit
 (50 4)  (68 116)  (68 116)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (33 117)  (33 117)  routing T_1_7.bot_op_0 <X> T_1_7.lc_trk_g1_0
 (17 5)  (35 117)  (35 117)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (22 5)  (40 117)  (40 117)  Enable bit of Mux _local_links/g1_mux_2 => bnr_op_2 lc_trk_g1_2
 (25 5)  (43 117)  (43 117)  routing T_1_7.bnr_op_2 <X> T_1_7.lc_trk_g1_2
 (27 5)  (45 117)  (45 117)  routing T_1_7.lc_trk_g1_1 <X> T_1_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (47 117)  (47 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (48 117)  (48 117)  routing T_1_7.lc_trk_g3_2 <X> T_1_7.wire_logic_cluster/lc_2/in_1
 (31 5)  (49 117)  (49 117)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_2/in_3
 (38 5)  (56 117)  (56 117)  LC_2 Logic Functioning bit
 (39 5)  (57 117)  (57 117)  LC_2 Logic Functioning bit
 (40 5)  (58 117)  (58 117)  LC_2 Logic Functioning bit
 (41 5)  (59 117)  (59 117)  LC_2 Logic Functioning bit
 (42 5)  (60 117)  (60 117)  LC_2 Logic Functioning bit
 (43 5)  (61 117)  (61 117)  LC_2 Logic Functioning bit
 (17 6)  (35 118)  (35 118)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (36 118)  (36 118)  routing T_1_7.wire_logic_cluster/lc_5/out <X> T_1_7.lc_trk_g1_5
 (21 6)  (39 118)  (39 118)  routing T_1_7.wire_logic_cluster/lc_7/out <X> T_1_7.lc_trk_g1_7
 (22 6)  (40 118)  (40 118)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (43 118)  (43 118)  routing T_1_7.sp4_v_t_3 <X> T_1_7.lc_trk_g1_6
 (27 6)  (45 118)  (45 118)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (28 6)  (46 118)  (46 118)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 118)  (47 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (49 118)  (49 118)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (32 6)  (50 118)  (50 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (51 118)  (51 118)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (52 118)  (52 118)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (39 6)  (57 118)  (57 118)  LC_3 Logic Functioning bit
 (42 6)  (60 118)  (60 118)  LC_3 Logic Functioning bit
 (45 6)  (63 118)  (63 118)  LC_3 Logic Functioning bit
 (48 6)  (66 118)  (66 118)  Enable bit of Mux _out_links/OutMux0_3 => wire_logic_cluster/lc_3/out sp4_v_b_6
 (22 7)  (40 119)  (40 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (41 119)  (41 119)  routing T_1_7.sp4_v_t_3 <X> T_1_7.lc_trk_g1_6
 (25 7)  (43 119)  (43 119)  routing T_1_7.sp4_v_t_3 <X> T_1_7.lc_trk_g1_6
 (26 7)  (44 119)  (44 119)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 119)  (45 119)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 119)  (47 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (31 7)  (49 119)  (49 119)  routing T_1_7.lc_trk_g3_7 <X> T_1_7.wire_logic_cluster/lc_3/in_3
 (32 7)  (50 119)  (50 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (51 119)  (51 119)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.input_2_3
 (35 7)  (53 119)  (53 119)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.input_2_3
 (38 7)  (56 119)  (56 119)  LC_3 Logic Functioning bit
 (39 7)  (57 119)  (57 119)  LC_3 Logic Functioning bit
 (42 7)  (60 119)  (60 119)  LC_3 Logic Functioning bit
 (43 7)  (61 119)  (61 119)  LC_3 Logic Functioning bit
 (16 8)  (34 120)  (34 120)  routing T_1_7.sp4_v_t_12 <X> T_1_7.lc_trk_g2_1
 (17 8)  (35 120)  (35 120)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (36 120)  (36 120)  routing T_1_7.sp4_v_t_12 <X> T_1_7.lc_trk_g2_1
 (21 8)  (39 120)  (39 120)  routing T_1_7.wire_logic_cluster/lc_3/out <X> T_1_7.lc_trk_g2_3
 (22 8)  (40 120)  (40 120)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (43 120)  (43 120)  routing T_1_7.wire_logic_cluster/lc_2/out <X> T_1_7.lc_trk_g2_2
 (26 8)  (44 120)  (44 120)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (45 120)  (45 120)  routing T_1_7.lc_trk_g1_0 <X> T_1_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 120)  (47 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 120)  (50 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (52 120)  (52 120)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (45 8)  (63 120)  (63 120)  LC_4 Logic Functioning bit
 (16 9)  (34 121)  (34 121)  routing T_1_7.sp12_v_b_8 <X> T_1_7.lc_trk_g2_0
 (17 9)  (35 121)  (35 121)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (40 121)  (40 121)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (29 9)  (47 121)  (47 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (49 121)  (49 121)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (50 121)  (50 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (51 121)  (51 121)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.input_2_4
 (34 9)  (52 121)  (52 121)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.input_2_4
 (38 9)  (56 121)  (56 121)  LC_4 Logic Functioning bit
 (39 9)  (57 121)  (57 121)  LC_4 Logic Functioning bit
 (40 9)  (58 121)  (58 121)  LC_4 Logic Functioning bit
 (41 9)  (59 121)  (59 121)  LC_4 Logic Functioning bit
 (42 9)  (60 121)  (60 121)  LC_4 Logic Functioning bit
 (43 9)  (61 121)  (61 121)  LC_4 Logic Functioning bit
 (25 10)  (43 122)  (43 122)  routing T_1_7.wire_logic_cluster/lc_6/out <X> T_1_7.lc_trk_g2_6
 (27 10)  (45 122)  (45 122)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (46 122)  (46 122)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 122)  (47 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 122)  (50 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (51 122)  (51 122)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (34 10)  (52 122)  (52 122)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (53 122)  (53 122)  routing T_1_7.lc_trk_g0_5 <X> T_1_7.input_2_5
 (39 10)  (57 122)  (57 122)  LC_5 Logic Functioning bit
 (42 10)  (60 122)  (60 122)  LC_5 Logic Functioning bit
 (45 10)  (63 122)  (63 122)  LC_5 Logic Functioning bit
 (22 11)  (40 123)  (40 123)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (44 123)  (44 123)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (45 123)  (45 123)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (47 123)  (47 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (31 11)  (49 123)  (49 123)  routing T_1_7.lc_trk_g3_3 <X> T_1_7.wire_logic_cluster/lc_5/in_3
 (32 11)  (50 123)  (50 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (56 123)  (56 123)  LC_5 Logic Functioning bit
 (39 11)  (57 123)  (57 123)  LC_5 Logic Functioning bit
 (42 11)  (60 123)  (60 123)  LC_5 Logic Functioning bit
 (43 11)  (61 123)  (61 123)  LC_5 Logic Functioning bit
 (48 11)  (66 123)  (66 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (17 12)  (35 124)  (35 124)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (36 124)  (36 124)  routing T_1_7.wire_logic_cluster/lc_1/out <X> T_1_7.lc_trk_g3_1
 (22 12)  (40 124)  (40 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (43 124)  (43 124)  routing T_1_7.wire_logic_cluster/lc_2/out <X> T_1_7.lc_trk_g3_2
 (27 12)  (45 124)  (45 124)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 124)  (47 124)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (49 124)  (49 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 124)  (50 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (52 124)  (52 124)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (35 12)  (53 124)  (53 124)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.input_2_6
 (39 12)  (57 124)  (57 124)  LC_6 Logic Functioning bit
 (42 12)  (60 124)  (60 124)  LC_6 Logic Functioning bit
 (45 12)  (63 124)  (63 124)  LC_6 Logic Functioning bit
 (52 12)  (70 124)  (70 124)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (22 13)  (40 125)  (40 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (27 13)  (45 125)  (45 125)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (28 13)  (46 125)  (46 125)  routing T_1_7.lc_trk_g3_1 <X> T_1_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (47 125)  (47 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (48 125)  (48 125)  routing T_1_7.lc_trk_g1_2 <X> T_1_7.wire_logic_cluster/lc_6/in_1
 (31 13)  (49 125)  (49 125)  routing T_1_7.lc_trk_g1_6 <X> T_1_7.wire_logic_cluster/lc_6/in_3
 (32 13)  (50 125)  (50 125)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (51 125)  (51 125)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.input_2_6
 (35 13)  (53 125)  (53 125)  routing T_1_7.lc_trk_g2_6 <X> T_1_7.input_2_6
 (38 13)  (56 125)  (56 125)  LC_6 Logic Functioning bit
 (39 13)  (57 125)  (57 125)  LC_6 Logic Functioning bit
 (42 13)  (60 125)  (60 125)  LC_6 Logic Functioning bit
 (43 13)  (61 125)  (61 125)  LC_6 Logic Functioning bit
 (0 14)  (18 126)  (18 126)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 126)  (19 126)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 126)  (35 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (40 126)  (40 126)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (25 14)  (43 126)  (43 126)  routing T_1_7.wire_logic_cluster/lc_6/out <X> T_1_7.lc_trk_g3_6
 (27 14)  (45 126)  (45 126)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 126)  (47 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 126)  (48 126)  routing T_1_7.lc_trk_g1_5 <X> T_1_7.wire_logic_cluster/lc_7/in_1
 (31 14)  (49 126)  (49 126)  routing T_1_7.lc_trk_g0_4 <X> T_1_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (50 126)  (50 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (38 14)  (56 126)  (56 126)  LC_7 Logic Functioning bit
 (0 15)  (18 127)  (18 127)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 127)  (19 127)  routing T_1_7.lc_trk_g3_5 <X> T_1_7.wire_logic_cluster/lc_7/s_r
 (18 15)  (36 127)  (36 127)  routing T_1_7.sp4_r_v_b_45 <X> T_1_7.lc_trk_g3_5
 (22 15)  (40 127)  (40 127)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (44 127)  (44 127)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (46 127)  (46 127)  routing T_1_7.lc_trk_g2_3 <X> T_1_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (47 127)  (47 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (50 127)  (50 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (51 127)  (51 127)  routing T_1_7.lc_trk_g2_1 <X> T_1_7.input_2_7


LogicTile_2_7

 (1 2)  (73 114)  (73 114)  routing T_2_7.glb_netwk_4 <X> T_2_7.wire_logic_cluster/lc_7/clk
 (2 2)  (74 114)  (74 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (15 4)  (87 116)  (87 116)  routing T_2_7.lft_op_1 <X> T_2_7.lc_trk_g1_1
 (17 4)  (89 116)  (89 116)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (90 116)  (90 116)  routing T_2_7.lft_op_1 <X> T_2_7.lc_trk_g1_1
 (22 5)  (94 117)  (94 117)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (96 117)  (96 117)  routing T_2_7.bot_op_2 <X> T_2_7.lc_trk_g1_2
 (26 8)  (98 120)  (98 120)  routing T_2_7.lc_trk_g3_5 <X> T_2_7.wire_logic_cluster/lc_4/in_0
 (27 8)  (99 120)  (99 120)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 120)  (100 120)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 120)  (101 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 120)  (102 120)  routing T_2_7.lc_trk_g3_4 <X> T_2_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 120)  (104 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 120)  (106 120)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (108 120)  (108 120)  LC_4 Logic Functioning bit
 (37 8)  (109 120)  (109 120)  LC_4 Logic Functioning bit
 (38 8)  (110 120)  (110 120)  LC_4 Logic Functioning bit
 (41 8)  (113 120)  (113 120)  LC_4 Logic Functioning bit
 (43 8)  (115 120)  (115 120)  LC_4 Logic Functioning bit
 (45 8)  (117 120)  (117 120)  LC_4 Logic Functioning bit
 (51 8)  (123 120)  (123 120)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (27 9)  (99 121)  (99 121)  routing T_2_7.lc_trk_g3_5 <X> T_2_7.wire_logic_cluster/lc_4/in_0
 (28 9)  (100 121)  (100 121)  routing T_2_7.lc_trk_g3_5 <X> T_2_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (101 121)  (101 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (31 9)  (103 121)  (103 121)  routing T_2_7.lc_trk_g1_2 <X> T_2_7.wire_logic_cluster/lc_4/in_3
 (32 9)  (104 121)  (104 121)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_1 input_2_4
 (34 9)  (106 121)  (106 121)  routing T_2_7.lc_trk_g1_1 <X> T_2_7.input_2_4
 (37 9)  (109 121)  (109 121)  LC_4 Logic Functioning bit
 (38 9)  (110 121)  (110 121)  LC_4 Logic Functioning bit
 (39 9)  (111 121)  (111 121)  LC_4 Logic Functioning bit
 (40 9)  (112 121)  (112 121)  LC_4 Logic Functioning bit
 (41 9)  (113 121)  (113 121)  LC_4 Logic Functioning bit
 (42 9)  (114 121)  (114 121)  LC_4 Logic Functioning bit
 (43 9)  (115 121)  (115 121)  LC_4 Logic Functioning bit
 (14 14)  (86 126)  (86 126)  routing T_2_7.wire_logic_cluster/lc_4/out <X> T_2_7.lc_trk_g3_4
 (15 14)  (87 126)  (87 126)  routing T_2_7.sp4_v_t_32 <X> T_2_7.lc_trk_g3_5
 (16 14)  (88 126)  (88 126)  routing T_2_7.sp4_v_t_32 <X> T_2_7.lc_trk_g3_5
 (17 14)  (89 126)  (89 126)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (17 15)  (89 127)  (89 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_7

 (3 6)  (649 118)  (649 118)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 121)  (649 121)  IO control bit: IORIGHT_IE_0



IO_Tile_0_6

 (5 4)  (12 100)  (12 100)  routing T_0_6.span4_horz_29 <X> T_0_6.lc_trk_g0_5
 (6 4)  (11 100)  (11 100)  routing T_0_6.span4_horz_29 <X> T_0_6.lc_trk_g0_5
 (7 4)  (10 100)  (10 100)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_29 lc_trk_g0_5
 (8 5)  (9 101)  (9 101)  routing T_0_6.span4_horz_29 <X> T_0_6.lc_trk_g0_5
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 105)  (14 105)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 106)  (4 106)  routing T_0_6.lc_trk_g0_5 <X> T_0_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (16 14)  (1 110)  (1 110)  IOB_1 IO Functioning bit


LogicTile_1_6

 (15 0)  (33 96)  (33 96)  routing T_1_6.top_op_1 <X> T_1_6.lc_trk_g0_1
 (17 0)  (35 96)  (35 96)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (32 0)  (50 96)  (50 96)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (35 0)  (53 96)  (53 96)  routing T_1_6.lc_trk_g0_4 <X> T_1_6.input_2_0
 (36 0)  (54 96)  (54 96)  LC_0 Logic Functioning bit
 (37 0)  (55 96)  (55 96)  LC_0 Logic Functioning bit
 (38 0)  (56 96)  (56 96)  LC_0 Logic Functioning bit
 (39 0)  (57 96)  (57 96)  LC_0 Logic Functioning bit
 (44 0)  (62 96)  (62 96)  LC_0 Logic Functioning bit
 (18 1)  (36 97)  (36 97)  routing T_1_6.top_op_1 <X> T_1_6.lc_trk_g0_1
 (22 1)  (40 97)  (40 97)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (42 97)  (42 97)  routing T_1_6.top_op_2 <X> T_1_6.lc_trk_g0_2
 (25 1)  (43 97)  (43 97)  routing T_1_6.top_op_2 <X> T_1_6.lc_trk_g0_2
 (32 1)  (50 97)  (50 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (54 97)  (54 97)  LC_0 Logic Functioning bit
 (37 1)  (55 97)  (55 97)  LC_0 Logic Functioning bit
 (38 1)  (56 97)  (56 97)  LC_0 Logic Functioning bit
 (39 1)  (57 97)  (57 97)  LC_0 Logic Functioning bit
 (49 1)  (67 97)  (67 97)  Carry_In_Mux bit 

 (1 2)  (19 98)  (19 98)  routing T_1_6.glb_netwk_4 <X> T_1_6.wire_logic_cluster/lc_7/clk
 (2 2)  (20 98)  (20 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (29 2)  (47 98)  (47 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (50 98)  (50 98)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 98)  (54 98)  LC_1 Logic Functioning bit
 (37 2)  (55 98)  (55 98)  LC_1 Logic Functioning bit
 (38 2)  (56 98)  (56 98)  LC_1 Logic Functioning bit
 (39 2)  (57 98)  (57 98)  LC_1 Logic Functioning bit
 (44 2)  (62 98)  (62 98)  LC_1 Logic Functioning bit
 (14 3)  (32 99)  (32 99)  routing T_1_6.top_op_4 <X> T_1_6.lc_trk_g0_4
 (15 3)  (33 99)  (33 99)  routing T_1_6.top_op_4 <X> T_1_6.lc_trk_g0_4
 (17 3)  (35 99)  (35 99)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (48 99)  (48 99)  routing T_1_6.lc_trk_g0_2 <X> T_1_6.wire_logic_cluster/lc_1/in_1
 (36 3)  (54 99)  (54 99)  LC_1 Logic Functioning bit
 (37 3)  (55 99)  (55 99)  LC_1 Logic Functioning bit
 (38 3)  (56 99)  (56 99)  LC_1 Logic Functioning bit
 (39 3)  (57 99)  (57 99)  LC_1 Logic Functioning bit
 (21 4)  (39 100)  (39 100)  routing T_1_6.wire_logic_cluster/lc_3/out <X> T_1_6.lc_trk_g1_3
 (22 4)  (40 100)  (40 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (43 100)  (43 100)  routing T_1_6.wire_logic_cluster/lc_2/out <X> T_1_6.lc_trk_g1_2
 (27 4)  (45 100)  (45 100)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 100)  (47 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 100)  (50 100)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 100)  (54 100)  LC_2 Logic Functioning bit
 (37 4)  (55 100)  (55 100)  LC_2 Logic Functioning bit
 (38 4)  (56 100)  (56 100)  LC_2 Logic Functioning bit
 (39 4)  (57 100)  (57 100)  LC_2 Logic Functioning bit
 (44 4)  (62 100)  (62 100)  LC_2 Logic Functioning bit
 (45 4)  (63 100)  (63 100)  LC_2 Logic Functioning bit
 (22 5)  (40 101)  (40 101)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 101)  (48 101)  routing T_1_6.lc_trk_g1_2 <X> T_1_6.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 101)  (58 101)  LC_2 Logic Functioning bit
 (41 5)  (59 101)  (59 101)  LC_2 Logic Functioning bit
 (42 5)  (60 101)  (60 101)  LC_2 Logic Functioning bit
 (43 5)  (61 101)  (61 101)  LC_2 Logic Functioning bit
 (51 5)  (69 101)  (69 101)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (27 6)  (45 102)  (45 102)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 102)  (47 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 102)  (50 102)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (37 6)  (55 102)  (55 102)  LC_3 Logic Functioning bit
 (39 6)  (57 102)  (57 102)  LC_3 Logic Functioning bit
 (41 6)  (59 102)  (59 102)  LC_3 Logic Functioning bit
 (45 6)  (63 102)  (63 102)  LC_3 Logic Functioning bit
 (26 7)  (44 103)  (44 103)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (45 103)  (45 103)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (46 103)  (46 103)  routing T_1_6.lc_trk_g3_2 <X> T_1_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (47 103)  (47 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (48 103)  (48 103)  routing T_1_6.lc_trk_g1_3 <X> T_1_6.wire_logic_cluster/lc_3/in_1
 (32 7)  (50 103)  (50 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (39 7)  (57 103)  (57 103)  LC_3 Logic Functioning bit
 (41 7)  (59 103)  (59 103)  LC_3 Logic Functioning bit
 (43 7)  (61 103)  (61 103)  LC_3 Logic Functioning bit
 (14 10)  (32 106)  (32 106)  routing T_1_6.sp4_h_r_36 <X> T_1_6.lc_trk_g2_4
 (15 11)  (33 107)  (33 107)  routing T_1_6.sp4_h_r_36 <X> T_1_6.lc_trk_g2_4
 (16 11)  (34 107)  (34 107)  routing T_1_6.sp4_h_r_36 <X> T_1_6.lc_trk_g2_4
 (17 11)  (35 107)  (35 107)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (25 12)  (43 108)  (43 108)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g3_2
 (22 13)  (40 109)  (40 109)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (42 109)  (42 109)  routing T_1_6.rgt_op_2 <X> T_1_6.lc_trk_g3_2
 (0 14)  (18 110)  (18 110)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 110)  (19 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (19 111)  (19 111)  routing T_1_6.lc_trk_g2_4 <X> T_1_6.wire_logic_cluster/lc_7/s_r


LogicTile_2_6

 (1 2)  (73 98)  (73 98)  routing T_2_6.glb_netwk_4 <X> T_2_6.wire_logic_cluster/lc_7/clk
 (2 2)  (74 98)  (74 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (10 2)  (82 98)  (82 98)  routing T_2_6.sp4_v_b_8 <X> T_2_6.sp4_h_l_36
 (26 2)  (98 98)  (98 98)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (32 2)  (104 98)  (104 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (106 98)  (106 98)  routing T_2_6.lc_trk_g1_1 <X> T_2_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (108 98)  (108 98)  LC_1 Logic Functioning bit
 (39 2)  (111 98)  (111 98)  LC_1 Logic Functioning bit
 (41 2)  (113 98)  (113 98)  LC_1 Logic Functioning bit
 (42 2)  (114 98)  (114 98)  LC_1 Logic Functioning bit
 (45 2)  (117 98)  (117 98)  LC_1 Logic Functioning bit
 (14 3)  (86 99)  (86 99)  routing T_2_6.sp4_h_r_4 <X> T_2_6.lc_trk_g0_4
 (15 3)  (87 99)  (87 99)  routing T_2_6.sp4_h_r_4 <X> T_2_6.lc_trk_g0_4
 (16 3)  (88 99)  (88 99)  routing T_2_6.sp4_h_r_4 <X> T_2_6.lc_trk_g0_4
 (17 3)  (89 99)  (89 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (27 3)  (99 99)  (99 99)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 99)  (101 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (109 99)  (109 99)  LC_1 Logic Functioning bit
 (38 3)  (110 99)  (110 99)  LC_1 Logic Functioning bit
 (40 3)  (112 99)  (112 99)  LC_1 Logic Functioning bit
 (43 3)  (115 99)  (115 99)  LC_1 Logic Functioning bit
 (48 3)  (120 99)  (120 99)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (9 4)  (81 100)  (81 100)  routing T_2_6.sp4_h_l_36 <X> T_2_6.sp4_h_r_4
 (10 4)  (82 100)  (82 100)  routing T_2_6.sp4_h_l_36 <X> T_2_6.sp4_h_r_4
 (17 4)  (89 100)  (89 100)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (90 100)  (90 100)  routing T_2_6.wire_logic_cluster/lc_1/out <X> T_2_6.lc_trk_g1_1
 (21 4)  (93 100)  (93 100)  routing T_2_6.wire_logic_cluster/lc_3/out <X> T_2_6.lc_trk_g1_3
 (22 4)  (94 100)  (94 100)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (99 100)  (99 100)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 100)  (101 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 100)  (102 100)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_2/in_1
 (32 4)  (104 100)  (104 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 100)  (106 100)  routing T_2_6.lc_trk_g1_0 <X> T_2_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 100)  (108 100)  LC_2 Logic Functioning bit
 (38 4)  (110 100)  (110 100)  LC_2 Logic Functioning bit
 (15 5)  (87 101)  (87 101)  routing T_2_6.bot_op_0 <X> T_2_6.lc_trk_g1_0
 (17 5)  (89 101)  (89 101)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (36 5)  (108 101)  (108 101)  LC_2 Logic Functioning bit
 (37 5)  (109 101)  (109 101)  LC_2 Logic Functioning bit
 (38 5)  (110 101)  (110 101)  LC_2 Logic Functioning bit
 (39 5)  (111 101)  (111 101)  LC_2 Logic Functioning bit
 (40 5)  (112 101)  (112 101)  LC_2 Logic Functioning bit
 (42 5)  (114 101)  (114 101)  LC_2 Logic Functioning bit
 (12 6)  (84 102)  (84 102)  routing T_2_6.sp4_v_t_40 <X> T_2_6.sp4_h_l_40
 (14 6)  (86 102)  (86 102)  routing T_2_6.wire_logic_cluster/lc_4/out <X> T_2_6.lc_trk_g1_4
 (27 6)  (99 102)  (99 102)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 102)  (101 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (103 102)  (103 102)  routing T_2_6.lc_trk_g2_4 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (104 102)  (104 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (105 102)  (105 102)  routing T_2_6.lc_trk_g2_4 <X> T_2_6.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 102)  (109 102)  LC_3 Logic Functioning bit
 (39 6)  (111 102)  (111 102)  LC_3 Logic Functioning bit
 (41 6)  (113 102)  (113 102)  LC_3 Logic Functioning bit
 (45 6)  (117 102)  (117 102)  LC_3 Logic Functioning bit
 (50 6)  (122 102)  (122 102)  Cascade bit: LH_LC03_inmux02_5

 (11 7)  (83 103)  (83 103)  routing T_2_6.sp4_v_t_40 <X> T_2_6.sp4_h_l_40
 (17 7)  (89 103)  (89 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (28 7)  (100 103)  (100 103)  routing T_2_6.lc_trk_g2_1 <X> T_2_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (101 103)  (101 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (102 103)  (102 103)  routing T_2_6.lc_trk_g1_3 <X> T_2_6.wire_logic_cluster/lc_3/in_1
 (39 7)  (111 103)  (111 103)  LC_3 Logic Functioning bit
 (41 7)  (113 103)  (113 103)  LC_3 Logic Functioning bit
 (43 7)  (115 103)  (115 103)  LC_3 Logic Functioning bit
 (15 8)  (87 104)  (87 104)  routing T_2_6.tnl_op_1 <X> T_2_6.lc_trk_g2_1
 (17 8)  (89 104)  (89 104)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (31 8)  (103 104)  (103 104)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (104 104)  (104 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (106 104)  (106 104)  routing T_2_6.lc_trk_g1_4 <X> T_2_6.wire_logic_cluster/lc_4/in_3
 (40 8)  (112 104)  (112 104)  LC_4 Logic Functioning bit
 (41 8)  (113 104)  (113 104)  LC_4 Logic Functioning bit
 (42 8)  (114 104)  (114 104)  LC_4 Logic Functioning bit
 (43 8)  (115 104)  (115 104)  LC_4 Logic Functioning bit
 (45 8)  (117 104)  (117 104)  LC_4 Logic Functioning bit
 (18 9)  (90 105)  (90 105)  routing T_2_6.tnl_op_1 <X> T_2_6.lc_trk_g2_1
 (40 9)  (112 105)  (112 105)  LC_4 Logic Functioning bit
 (41 9)  (113 105)  (113 105)  LC_4 Logic Functioning bit
 (42 9)  (114 105)  (114 105)  LC_4 Logic Functioning bit
 (43 9)  (115 105)  (115 105)  LC_4 Logic Functioning bit
 (13 10)  (85 106)  (85 106)  routing T_2_6.sp4_v_b_8 <X> T_2_6.sp4_v_t_45
 (14 10)  (86 106)  (86 106)  routing T_2_6.bnl_op_4 <X> T_2_6.lc_trk_g2_4
 (14 11)  (86 107)  (86 107)  routing T_2_6.bnl_op_4 <X> T_2_6.lc_trk_g2_4
 (17 11)  (89 107)  (89 107)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (1 14)  (73 110)  (73 110)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (73 111)  (73 111)  routing T_2_6.lc_trk_g0_4 <X> T_2_6.wire_logic_cluster/lc_7/s_r


IO_Tile_13_6

 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0



IO_Tile_0_5

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5

 (29 0)  (47 80)  (47 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (48 80)  (48 80)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (35 0)  (53 80)  (53 80)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_0
 (44 0)  (62 80)  (62 80)  LC_0 Logic Functioning bit
 (30 1)  (48 81)  (48 81)  routing T_1_5.lc_trk_g0_7 <X> T_1_5.wire_logic_cluster/lc_0/in_1
 (32 1)  (50 81)  (50 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (51 81)  (51 81)  routing T_1_5.lc_trk_g2_4 <X> T_1_5.input_2_0
 (1 2)  (19 82)  (19 82)  routing T_1_5.glb_netwk_4 <X> T_1_5.wire_logic_cluster/lc_7/clk
 (2 2)  (20 82)  (20 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_4 wire_logic_cluster/lc_7/clk
 (22 2)  (40 82)  (40 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_r_v_b_31 lc_trk_g0_7
 (32 2)  (50 82)  (50 82)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (54 82)  (54 82)  LC_1 Logic Functioning bit
 (39 2)  (57 82)  (57 82)  LC_1 Logic Functioning bit
 (41 2)  (59 82)  (59 82)  LC_1 Logic Functioning bit
 (42 2)  (60 82)  (60 82)  LC_1 Logic Functioning bit
 (44 2)  (62 82)  (62 82)  LC_1 Logic Functioning bit
 (45 2)  (63 82)  (63 82)  LC_1 Logic Functioning bit
 (21 3)  (39 83)  (39 83)  routing T_1_5.sp4_r_v_b_31 <X> T_1_5.lc_trk_g0_7
 (32 3)  (50 83)  (50 83)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (51 83)  (51 83)  routing T_1_5.lc_trk_g2_1 <X> T_1_5.input_2_1
 (37 3)  (55 83)  (55 83)  LC_1 Logic Functioning bit
 (38 3)  (56 83)  (56 83)  LC_1 Logic Functioning bit
 (40 3)  (58 83)  (58 83)  LC_1 Logic Functioning bit
 (43 3)  (61 83)  (61 83)  LC_1 Logic Functioning bit
 (25 4)  (43 84)  (43 84)  routing T_1_5.wire_logic_cluster/lc_2/out <X> T_1_5.lc_trk_g1_2
 (27 4)  (45 84)  (45 84)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (47 84)  (47 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (50 84)  (50 84)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (54 84)  (54 84)  LC_2 Logic Functioning bit
 (37 4)  (55 84)  (55 84)  LC_2 Logic Functioning bit
 (38 4)  (56 84)  (56 84)  LC_2 Logic Functioning bit
 (39 4)  (57 84)  (57 84)  LC_2 Logic Functioning bit
 (44 4)  (62 84)  (62 84)  LC_2 Logic Functioning bit
 (45 4)  (63 84)  (63 84)  LC_2 Logic Functioning bit
 (22 5)  (40 85)  (40 85)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (48 85)  (48 85)  routing T_1_5.lc_trk_g1_2 <X> T_1_5.wire_logic_cluster/lc_2/in_1
 (40 5)  (58 85)  (58 85)  LC_2 Logic Functioning bit
 (41 5)  (59 85)  (59 85)  LC_2 Logic Functioning bit
 (42 5)  (60 85)  (60 85)  LC_2 Logic Functioning bit
 (43 5)  (61 85)  (61 85)  LC_2 Logic Functioning bit
 (25 6)  (43 86)  (43 86)  routing T_1_5.wire_logic_cluster/lc_6/out <X> T_1_5.lc_trk_g1_6
 (28 6)  (46 86)  (46 86)  routing T_1_5.lc_trk_g2_0 <X> T_1_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (47 86)  (47 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (50 86)  (50 86)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (54 86)  (54 86)  LC_3 Logic Functioning bit
 (37 6)  (55 86)  (55 86)  LC_3 Logic Functioning bit
 (38 6)  (56 86)  (56 86)  LC_3 Logic Functioning bit
 (39 6)  (57 86)  (57 86)  LC_3 Logic Functioning bit
 (44 6)  (62 86)  (62 86)  LC_3 Logic Functioning bit
 (22 7)  (40 87)  (40 87)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (36 7)  (54 87)  (54 87)  LC_3 Logic Functioning bit
 (37 7)  (55 87)  (55 87)  LC_3 Logic Functioning bit
 (38 7)  (56 87)  (56 87)  LC_3 Logic Functioning bit
 (39 7)  (57 87)  (57 87)  LC_3 Logic Functioning bit
 (51 7)  (69 87)  (69 87)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (17 8)  (35 88)  (35 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (36 88)  (36 88)  routing T_1_5.wire_logic_cluster/lc_1/out <X> T_1_5.lc_trk_g2_1
 (22 8)  (40 88)  (40 88)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (42 88)  (42 88)  routing T_1_5.tnr_op_3 <X> T_1_5.lc_trk_g2_3
 (25 8)  (43 88)  (43 88)  routing T_1_5.sp4_v_t_23 <X> T_1_5.lc_trk_g2_2
 (28 8)  (46 88)  (46 88)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (47 88)  (47 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (50 88)  (50 88)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (54 88)  (54 88)  LC_4 Logic Functioning bit
 (37 8)  (55 88)  (55 88)  LC_4 Logic Functioning bit
 (38 8)  (56 88)  (56 88)  LC_4 Logic Functioning bit
 (39 8)  (57 88)  (57 88)  LC_4 Logic Functioning bit
 (44 8)  (62 88)  (62 88)  LC_4 Logic Functioning bit
 (2 9)  (20 89)  (20 89)  Column buffer control bit: LH_colbuf_cntl_4

 (14 9)  (32 89)  (32 89)  routing T_1_5.sp12_v_b_16 <X> T_1_5.lc_trk_g2_0
 (16 9)  (34 89)  (34 89)  routing T_1_5.sp12_v_b_16 <X> T_1_5.lc_trk_g2_0
 (17 9)  (35 89)  (35 89)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_16 lc_trk_g2_0
 (22 9)  (40 89)  (40 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (41 89)  (41 89)  routing T_1_5.sp4_v_t_23 <X> T_1_5.lc_trk_g2_2
 (25 9)  (43 89)  (43 89)  routing T_1_5.sp4_v_t_23 <X> T_1_5.lc_trk_g2_2
 (30 9)  (48 89)  (48 89)  routing T_1_5.lc_trk_g2_3 <X> T_1_5.wire_logic_cluster/lc_4/in_1
 (36 9)  (54 89)  (54 89)  LC_4 Logic Functioning bit
 (37 9)  (55 89)  (55 89)  LC_4 Logic Functioning bit
 (38 9)  (56 89)  (56 89)  LC_4 Logic Functioning bit
 (39 9)  (57 89)  (57 89)  LC_4 Logic Functioning bit
 (25 10)  (43 90)  (43 90)  routing T_1_5.sp4_v_b_30 <X> T_1_5.lc_trk_g2_6
 (28 10)  (46 90)  (46 90)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (47 90)  (47 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (50 90)  (50 90)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (54 90)  (54 90)  LC_5 Logic Functioning bit
 (37 10)  (55 90)  (55 90)  LC_5 Logic Functioning bit
 (38 10)  (56 90)  (56 90)  LC_5 Logic Functioning bit
 (39 10)  (57 90)  (57 90)  LC_5 Logic Functioning bit
 (44 10)  (62 90)  (62 90)  LC_5 Logic Functioning bit
 (15 11)  (33 91)  (33 91)  routing T_1_5.tnr_op_4 <X> T_1_5.lc_trk_g2_4
 (17 11)  (35 91)  (35 91)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (40 91)  (40 91)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_30 lc_trk_g2_6
 (23 11)  (41 91)  (41 91)  routing T_1_5.sp4_v_b_30 <X> T_1_5.lc_trk_g2_6
 (30 11)  (48 91)  (48 91)  routing T_1_5.lc_trk_g2_2 <X> T_1_5.wire_logic_cluster/lc_5/in_1
 (36 11)  (54 91)  (54 91)  LC_5 Logic Functioning bit
 (37 11)  (55 91)  (55 91)  LC_5 Logic Functioning bit
 (38 11)  (56 91)  (56 91)  LC_5 Logic Functioning bit
 (39 11)  (57 91)  (57 91)  LC_5 Logic Functioning bit
 (53 11)  (71 91)  (71 91)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (27 12)  (45 92)  (45 92)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (47 92)  (47 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (48 92)  (48 92)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (32 12)  (50 92)  (50 92)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (54 92)  (54 92)  LC_6 Logic Functioning bit
 (37 12)  (55 92)  (55 92)  LC_6 Logic Functioning bit
 (38 12)  (56 92)  (56 92)  LC_6 Logic Functioning bit
 (39 12)  (57 92)  (57 92)  LC_6 Logic Functioning bit
 (44 12)  (62 92)  (62 92)  LC_6 Logic Functioning bit
 (45 12)  (63 92)  (63 92)  LC_6 Logic Functioning bit
 (52 12)  (70 92)  (70 92)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (30 13)  (48 93)  (48 93)  routing T_1_5.lc_trk_g1_6 <X> T_1_5.wire_logic_cluster/lc_6/in_1
 (40 13)  (58 93)  (58 93)  LC_6 Logic Functioning bit
 (41 13)  (59 93)  (59 93)  LC_6 Logic Functioning bit
 (42 13)  (60 93)  (60 93)  LC_6 Logic Functioning bit
 (43 13)  (61 93)  (61 93)  LC_6 Logic Functioning bit
 (0 14)  (18 94)  (18 94)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 94)  (19 94)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (35 94)  (35 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (28 14)  (46 94)  (46 94)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (47 94)  (47 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (48 94)  (48 94)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (32 14)  (50 94)  (50 94)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (54 94)  (54 94)  LC_7 Logic Functioning bit
 (37 14)  (55 94)  (55 94)  LC_7 Logic Functioning bit
 (38 14)  (56 94)  (56 94)  LC_7 Logic Functioning bit
 (39 14)  (57 94)  (57 94)  LC_7 Logic Functioning bit
 (44 14)  (62 94)  (62 94)  LC_7 Logic Functioning bit
 (0 15)  (18 95)  (18 95)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 95)  (19 95)  routing T_1_5.lc_trk_g3_5 <X> T_1_5.wire_logic_cluster/lc_7/s_r
 (30 15)  (48 95)  (48 95)  routing T_1_5.lc_trk_g2_6 <X> T_1_5.wire_logic_cluster/lc_7/in_1
 (36 15)  (54 95)  (54 95)  LC_7 Logic Functioning bit
 (37 15)  (55 95)  (55 95)  LC_7 Logic Functioning bit
 (38 15)  (56 95)  (56 95)  LC_7 Logic Functioning bit
 (39 15)  (57 95)  (57 95)  LC_7 Logic Functioning bit
 (53 15)  (71 95)  (71 95)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_2_5

 (15 0)  (87 80)  (87 80)  routing T_2_5.lft_op_1 <X> T_2_5.lc_trk_g0_1
 (17 0)  (89 80)  (89 80)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (90 80)  (90 80)  routing T_2_5.lft_op_1 <X> T_2_5.lc_trk_g0_1
 (22 0)  (94 80)  (94 80)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (96 80)  (96 80)  routing T_2_5.top_op_3 <X> T_2_5.lc_trk_g0_3
 (25 0)  (97 80)  (97 80)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (29 0)  (101 80)  (101 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (104 80)  (104 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (108 80)  (108 80)  LC_0 Logic Functioning bit
 (21 1)  (93 81)  (93 81)  routing T_2_5.top_op_3 <X> T_2_5.lc_trk_g0_3
 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.lft_op_2 <X> T_2_5.lc_trk_g0_2
 (27 1)  (99 81)  (99 81)  routing T_2_5.lc_trk_g1_1 <X> T_2_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (101 81)  (101 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (31 1)  (103 81)  (103 81)  routing T_2_5.lc_trk_g0_3 <X> T_2_5.wire_logic_cluster/lc_0/in_3
 (32 1)  (104 81)  (104 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (107 81)  (107 81)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.input_2_0
 (15 4)  (87 84)  (87 84)  routing T_2_5.top_op_1 <X> T_2_5.lc_trk_g1_1
 (17 4)  (89 84)  (89 84)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (18 5)  (90 85)  (90 85)  routing T_2_5.top_op_1 <X> T_2_5.lc_trk_g1_1
 (2 9)  (74 89)  (74 89)  Column buffer control bit: LH_colbuf_cntl_4



RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5



LogicTile_5_5



LogicTile_6_5



LogicTile_7_5



LogicTile_8_5



LogicTile_9_5



RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5



LogicTile_12_5



IO_Tile_13_5

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 6)  (14 70)  (14 70)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: BIOLEFT_IE_0



LogicTile_1_4



LogicTile_2_4



RAM_Tile_3_4



LogicTile_4_4



LogicTile_5_4



LogicTile_6_4



LogicTile_7_4



LogicTile_8_4



LogicTile_9_4



RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4



IO_Tile_13_4

 (3 6)  (649 70)  (649 70)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0



IO_Tile_0_3

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 6)  (649 54)  (649 54)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0



IO_Tile_0_2

 (2 1)  (15 33)  (15 33)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (3 9)  (14 41)  (14 41)  IO control bit: BIOLEFT_IE_0



LogicTile_2_2

 (12 11)  (84 43)  (84 43)  routing T_2_2.sp4_h_l_45 <X> T_2_2.sp4_v_t_45


IO_Tile_13_2

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



GlobalNetwork_0_0

 (0 2)  (330 145)  (330 145)  routing T_0_0.padin_4 <X> T_0_0.glb_netwk_4


IO_Tile_1_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (3 6)  (99 8)  (99 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (99 6)  (99 6)  IO control bit: BIODOWN_IE_0



IO_Tile_3_0

 (3 6)  (153 8)  (153 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (153 6)  (153 6)  IO control bit: BIODOWN_IE_0



IO_Tile_4_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (195 6)  (195 6)  IO control bit: BIODOWN_IE_0



IO_Tile_5_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 6)  (303 8)  (303 8)  IO control bit: GIODOWN1_IE_1

 (3 9)  (303 6)  (303 6)  IO control bit: GIODOWN1_IE_0



IO_Tile_7_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (3 9)  (361 6)  (361 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_8_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0



IO_Tile_10_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0



IO_Tile_11_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


