
---------- Begin Simulation Statistics ----------
final_tick                                 2913408500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 106933                       # Simulator instruction rate (inst/s)
host_mem_usage                                 705960                       # Number of bytes of host memory used
host_op_rate                                   191535                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    93.52                       # Real time elapsed on the host
host_tick_rate                               31153908                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911679                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002913                       # Number of seconds simulated
sim_ticks                                  2913408500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4846733                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4229362                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911679                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.582682                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.582682                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12296315                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6923748                       # number of floating regfile writes
system.cpu.idleCycles                          141381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                14039                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1111024                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.130983                       # Inst execution rate
system.cpu.iew.exec_refs                      2774964                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     482635                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  167948                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2306833                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 25                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1242                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               491830                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18508957                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2292329                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20231                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18243668                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1275                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 40453                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  12295                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 42286                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            145                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10075                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           3964                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24996845                       # num instructions consuming a value
system.cpu.iew.wb_count                      18230595                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.572850                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14319455                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.128739                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18235510                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18630694                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9625536                       # number of integer regfile writes
system.cpu.ipc                               1.716203                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.716203                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            316869      1.73%      1.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9832937     53.84%     55.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1789      0.01%     55.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101161      0.55%     56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              424612      2.32%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3168      0.02%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               850784      4.66%     63.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     63.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7388      0.04%     63.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848345      4.64%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2642      0.01%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405564      7.70%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702996      3.85%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984239      5.39%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               739425      4.05%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              476139      2.61%     91.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1558117      8.53%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7616      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18263901                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7359607                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14719041                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7355580                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7408941                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      158199                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008662                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  155754     98.45%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.46% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     77      0.05%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.51% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     47      0.03%     98.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    14      0.01%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   43      0.03%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.57% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1268      0.80%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   683      0.43%     99.80% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                92      0.06%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              218      0.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10745624                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27654631                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10875015                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11697302                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18508930                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18263901                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  27                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          597158                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2236                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              9                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1047732                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5685437                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.212401                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.105097                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              573360     10.08%     10.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              734120     12.91%     23.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1089243     19.16%     42.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              905390     15.92%     58.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              879811     15.47%     73.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              477326      8.40%     81.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              571784     10.06%     92.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              336677      5.92%     97.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              117726      2.07%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5685437                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.134455                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3427                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1563                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2306833                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              491830                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6104049                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5826818                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1557                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6486                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21682                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16289                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          520                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33602                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            520                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1171012                       # Number of BP lookups
system.cpu.branchPred.condPredicted            721181                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             12755                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               348169                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  345003                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.090671                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  144941                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          147885                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141953                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             5932                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1084                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          587920                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11819                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5602243                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.197234                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.897705                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          825750     14.74%     14.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1608232     28.71%     43.45% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          743899     13.28%     56.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          464764      8.30%     65.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          155268      2.77%     67.79% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          297249      5.31%     73.10% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          155922      2.78%     75.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430764      7.69%     83.57% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          920395     16.43%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5602243                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911679                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712967                       # Number of memory references committed
system.cpu.commit.loads                       2242684                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090188                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334339                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675584                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142859                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304874      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580380     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422338      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2262      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846514      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4818      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846633      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          884      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1405003      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702543      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983489      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692034      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463876      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550650      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911679                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        920395                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2587303                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2587303                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2587303                       # number of overall hits
system.cpu.dcache.overall_hits::total         2587303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26648                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26648                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26648                       # number of overall misses
system.cpu.dcache.overall_misses::total         26648                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1541135993                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1541135993                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1541135993                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1541135993                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2613951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2613951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2613951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2613951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010195                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010195                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010195                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57833.082896                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57833.082896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57833.082896                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57833.082896                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        18240                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               496                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    36.774194                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11002                       # number of writebacks
system.cpu.dcache.writebacks::total             11002                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11967                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11967                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14681                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    944104493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    944104493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    944104493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    944104493                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005616                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005616                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005616                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005616                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64307.914515                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64307.914515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64307.914515                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64307.914515                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14169                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2127707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2127707                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15939                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    788687500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    788687500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2143646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2143646                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007435                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49481.617416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49481.617416                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11962                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3977                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    202599500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    202599500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001855                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50942.796077                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50942.796077                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459596                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10709                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    752448493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    752448493                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470305                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022770                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70263.189187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70263.189187                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10704                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    741504993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    741504993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022760                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022760                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69273.635370                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69273.635370                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.369073                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2601984                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14681                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            177.234793                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.369073                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989002                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5242583                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5242583                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   699942                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2610813                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1058371                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1304016                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  12295                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               339728                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1395                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18645849                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  6843                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2291532                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      482661                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           571                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           716                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1315293                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10418395                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1171012                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             631897                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4352647                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   27280                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  516                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3289                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1240952                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4046                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5685437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.312879                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.556204                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2533404     44.56%     44.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   265291      4.67%     49.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   374245      6.58%     55.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   115974      2.04%     57.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   224910      3.96%     61.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   120901      2.13%     63.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    86501      1.52%     65.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   263379      4.63%     70.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1700832     29.92%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5685437                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200969                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.788008                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1237409                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1237409                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1237409                       # number of overall hits
system.cpu.icache.overall_hits::total         1237409                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3542                       # number of overall misses
system.cpu.icache.overall_misses::total          3542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    207194000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    207194000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    207194000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    207194000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1240951                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1240951                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1240951                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1240951                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002854                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002854                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002854                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002854                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58496.329757                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58496.329757                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58496.329757                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58496.329757                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          698                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.625000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2120                       # number of writebacks
system.cpu.icache.writebacks::total              2120                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          910                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          910                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          910                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          910                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2632                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2632                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2632                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2632                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    158897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    158897000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    158897000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    158897000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002121                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002121                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002121                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002121                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60371.200608                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60371.200608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60371.200608                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60371.200608                       # average overall mshr miss latency
system.cpu.icache.replacements                   2120                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1237409                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1237409                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    207194000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    207194000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1240951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1240951                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002854                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58496.329757                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58496.329757                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          910                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          910                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2632                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    158897000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    158897000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002121                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60371.200608                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60371.200608                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.427692                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1240041                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2632                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            471.140198                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.427692                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989117                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2484534                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2484534                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1241451                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           720                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      147418                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   64133                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   74                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 145                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21544                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   24                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2913408500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  12295                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1084468                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  276479                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3308                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1973096                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2335791                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18591046                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3081                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1871668                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   1823                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 163202                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            21278393                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    43132143                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 19364402                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12335380                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388214                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   890031                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      62                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5309552                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23176715                       # The number of ROB reads
system.cpu.rob.writes                        37082925                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911679                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  473                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1642                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2115                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 473                       # number of overall hits
system.l2.overall_hits::.cpu.data                1642                       # number of overall hits
system.l2.overall_hits::total                    2115                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2157                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13039                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15196                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2157                       # number of overall misses
system.l2.overall_misses::.cpu.data             13039                       # number of overall misses
system.l2.overall_misses::total                 15196                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    149873500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    904471500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1054345000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    149873500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    904471500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1054345000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2630                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14681                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17311                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2630                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14681                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17311                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.820152                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.888155                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.877823                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.820152                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.888155                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.877823                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 69482.382939                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69366.630877                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69383.061332                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 69482.382939                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69366.630877                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69383.061332                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2362                       # number of writebacks
system.l2.writebacks::total                      2362                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13039                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15196                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13039                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15196                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    127832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    771115500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    898948000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    127832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    771115500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    898948000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.820152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.888155                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.877823                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.820152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.888155                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.877823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 59264.024108                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59139.159445                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59156.883390                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 59264.024108                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59139.159445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59156.883390                       # average overall mshr miss latency
system.l2.replacements                           7006                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11002                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11002                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11002                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2116                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               251                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   251                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10453                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10453                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    722724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     722724000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10704                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976551                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69140.342485                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69140.342485                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10453                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    615783000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    615783000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976551                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 58909.690998                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 58909.690998                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                473                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2157                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    149873500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    149873500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2630                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.820152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.820152                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 69482.382939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 69482.382939                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2157                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    127832500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    127832500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.820152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.820152                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 59264.024108                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 59264.024108                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1391                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    181747500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    181747500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3977                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.650239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.650239                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 70281.322506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 70281.322506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    155332500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    155332500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.650239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.650239                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60066.705336                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60066.705336                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7096.481344                       # Cycle average of tags in use
system.l2.tags.total_refs                       33590                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15198                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.210159                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.617184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1231.224949                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5864.639211                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000075                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.150296                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.715898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.866270                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3361                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4458                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    283918                       # Number of tag accesses
system.l2.tags.data_accesses                   283918                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2362.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13033.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000941563500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          134                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          134                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33397                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2212                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15196                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2362                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15196                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2362                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.81                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15196                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2362                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13504                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1242                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      94                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          134                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     113.350746                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     40.542542                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    543.651360                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           125     93.28%     93.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      5.97%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           134                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.507463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.484128                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.890605                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               34     25.37%     25.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               98     73.13%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.49%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           134                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  972544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               151168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    333.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     51.89                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2913367000                       # Total gap between requests
system.mem_ctrls.avgGap                     165928.18                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       138048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       834112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       150144                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 47383674.482998177409                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 286301079.989297747612                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51535512.441870063543                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2157                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13039                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2362                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     56651500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    340888500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  59702803000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     26264.02                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26143.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25276377.22                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       138048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        972544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       138048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       138048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       151168                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       151168                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13039                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15196                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2362                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     47383674                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    286432884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        333816559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     47383674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     47383674                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     51886991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        51886991                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     51886991                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     47383674                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    286432884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       385703550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15190                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2346                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1142                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          957                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          826                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          866                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          962                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          952                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          881                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1043                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           65                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           74                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          108                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          229                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          247                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          110                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           22                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               112727500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75950000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          397540000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7421.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26171.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13227                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1962                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.08                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.63                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   478.363171                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   313.222701                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   365.225689                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          452     19.27%     19.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          437     18.63%     37.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          250     10.66%     48.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          176      7.50%     56.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          177      7.54%     63.60% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          103      4.39%     67.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           89      3.79%     71.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          340     14.49%     86.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          322     13.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2346                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                972160                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             150144                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              333.684754                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.535512                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.01                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.40                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8675100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4607130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54892320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6269220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    895091520                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    364987680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1564398330                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.964978                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    940221000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1875947500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8082480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4295940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53564280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5976900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 229875360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    938033040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    328826400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1568654400                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.425834                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    846141250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     97240000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1970027250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4743                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2362                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4124                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10453                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10453                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4743                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36878                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1123712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1123712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1123712                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15196                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15196    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15196                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7782500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18995000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6609                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13364                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10704                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10704                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2632                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3977                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7382                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43531                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 50913                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       304000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1643712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1947712                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            7008                       # Total snoops (count)
system.tol2bus.snoopTraffic                    151296                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24319                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021876                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.146281                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23787     97.81%     97.81% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    532      2.19%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24319                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2913408500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           29923000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3949497                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22022498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
