LIBRARY ieee;
USE ieee.std_logic_1164.all;

ENTITY mux3 IS
PORT ( 
	U,V,W: IN STD_LOGIC_VECTOR (1 DOWNTO 0);
    S0,S1 : IN STD_LOGIC;
	M: OUT STD_LOGIC_VECTOR (1 DOWNTO 0)
	);
END mux3;

ARCHITECTURE mux3_arch OF mux3 IS
BEGIN
process(U,V,W,S0,S1)
	begin
		mux1_loop : for I in 0 to 3 loop
		M(I) <= (NOT(S) AND X(I)) OR (S AND Y(I));	
	end loop mux1_loop;
	
	
end process;

END mux3_arch;