[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  17095       tick       2194715        974786        915365       2194715 
      2  17095       tick       4496250       2144886       2120946       4496250 
      3  17095       tick       4496959       2146127       2128647       4496959 
      4  17095       tick       4496575       2144311       2128632       4496575 
      5  17095       tick       4490577       2144233       2125990       4490577 
      6  17095       tick       4492158       2145082       2126437       4492158 
      7  17095       tick       4487235       2141653       2121297       4487235 
      8  17095       tick       4496591       2145688       2130351       4496591 
      9  17095       tick       4476852       2136313       2114801       4476852 
     10  17095       tick       4491910       2143405       2123251       4491910 
     11  17095       tick       4494297       2144540       2124886       4494297 
     12  17095       tick       4497098       2144535       2127802       4497098 
     13  17095       tick       4496267       2144512       2128857       4496267 
     14  17095       tick       4495572       2145578       2129106       4495572 
     15  17095       tick       4496533       2145176       2128591       4496533 
     16  17095       tick       4493656       2144451       2125795       4493656 
     17  17095       tick       4491339       2143676       2123102       4491339 
     18  17095       tick       4487336       2142249       2124784       4487336 
     19  17095       tick       4489627       2144087       2127818       4489627 
     20  17095       tick       4490771       2141947       2122506       4490771 
     21  17095       exit             0             0             0             0 
