// Seed: 1588383099
module module_0;
  wire id_1, id_2, id_3, id_4, id_5, id_6;
  module_3 modCall_1 ();
  assign module_2.id_2 = 0;
  wire id_7;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    inout logic id_0,
    input wand id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply1 id_4
);
  wand id_6 = -1;
  final id_0 <= #id_1 -1'b0;
  or primCall (id_0, id_1, id_3, id_4, id_6);
  assign id_2 = id_1;
  assign id_0 = 1;
  module_0 modCall_1 ();
endmodule
module module_3;
  id_1(
      .id_0(id_2), .id_1(1), .id_2(id_2), .id_3(1), .id_4(1 - id_3.id_2 || 1), .id_5(1)
  );
endmodule
