verilog xil_defaultlib "../../../bd/design_1/ipshared/04cc/hdl/sample_generator_v1_0_M_AXIS.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/04cc/hdl/sample_generator_v1_0_S_AXIS.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ipshared/04cc/hdl/sample_generator_v1_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_sample_generator_0_0/sim/design_1_sample_generator_0_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/hdl/design_1.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/7e3a/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/2ad9/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/39ca/hdl/verilog" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/6eb1/hdl" --include "../../../../project_2.srcs/sources_1/bd/design_1/ipshared/1d61/hdl"
verilog xil_defaultlib "glbl.v"
nosort
