5 18 1fd81 3 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (define5.vcd) 2 -o (define5.cdd) 2 -v (define5.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 define5.v 5 23 1 
2 1 9 9 9 250025 1 1 1004 0 0 1 1 c
2 2 9 9 9 140014 1 1 1004 0 0 1 1 b
2 3 9 9 9 a000a 1 1 1004 0 0 1 1 a
2 4 9 9 9 a0014 1 8 1184 2 3 1 18 0 1 1 1 0 0
2 5 9 9 9 90026 1 8 201184 1 4 1 18 0 1 1 1 0 0
2 6 9 9 9 50005 0 1 1410 0 0 1 1 d
2 7 9 9 9 50026 2 36 6 5 6
1 a 1 7 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 7 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 7 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 9 60005 1 0 0 0 1 17 1 1 0 0 0 0
4 7 f 7 7 7
3 1 main.u$0 "main.u$0" 0 define5.v 11 21 1 
