INFO: [VRFC 10-2263] Analyzing Verilog file "E:/summer_homework/Lab_10/Lab_10.srcs/sources_1/new/control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/summer_homework/Lab_10/Lab_10.srcs/sim_1/new/TestBench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestBench
