MIPS A
"PodWWNaA WseANa SyncdWRNaA FreANa"
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Ws Fr
Orig=PodWWNaA WseANa SyncdWRNaA FreANa

{

0:rx=x; 0:ry=y;
1:ry=y; 1:rx=x;

}

 P0                | P1                ;
 li r2,1           | li r2,2           ;
 sw r2,0( rx)      | sw r2,0( ry)      ;
 li r3,1           | sync              ;
 Loop00:           | Loop01:           ;
 ll r4,0( ry)      | ll r3,0( rx)      ;
 ori r9992,r3,0      | ori r9992,r3,0      ;
 sc r9992,0( ry)     | sc r9992,0( rx)     ;
 beq r9992,0,Loop00 | beq r9992,0,Loop01 ;
exists
(x=1 /\ y=2 /\ 0:r4=0 /\ 1:r3=0)

