[2025-09-17 18:33:10] START suite=cs trace=cassandra_phase1_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 5366973 heartbeat IPC: 1.863 cumulative IPC: 1.863 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 9156443 heartbeat IPC: 2.639 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 40 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 9156443 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 40 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 9156443 cumulative IPC: 2.184 (Simulation time: 00 hr 01 min 40 sec)
Heartbeat CPU 0 instructions: 30000008 cycles: 21721975 heartbeat IPC: 0.7958 cumulative IPC: 0.7958 (Simulation time: 00 hr 03 min 07 sec)
Heartbeat CPU 0 instructions: 40000011 cycles: 34532401 heartbeat IPC: 0.7806 cumulative IPC: 0.7881 (Simulation time: 00 hr 04 min 39 sec)
Heartbeat CPU 0 instructions: 50000012 cycles: 46945471 heartbeat IPC: 0.8056 cumulative IPC: 0.7939 (Simulation time: 00 hr 06 min 01 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 60680768 heartbeat IPC: 0.7281 cumulative IPC: 0.7763 (Simulation time: 00 hr 07 min 29 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 74192654 heartbeat IPC: 0.7401 cumulative IPC: 0.7688 (Simulation time: 00 hr 08 min 58 sec)
Heartbeat CPU 0 instructions: 80000013 cycles: 87993683 heartbeat IPC: 0.7246 cumulative IPC: 0.7611 (Simulation time: 00 hr 10 min 18 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 102377023 heartbeat IPC: 0.6952 cumulative IPC: 0.7509 (Simulation time: 00 hr 11 min 38 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 116066336 heartbeat IPC: 0.7305 cumulative IPC: 0.7483 (Simulation time: 00 hr 12 min 57 sec)
Heartbeat CPU 0 instructions: 110000019 cycles: 128985943 heartbeat IPC: 0.774 cumulative IPC: 0.7511 (Simulation time: 00 hr 14 min 17 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 133738774 cumulative IPC: 0.7477 (Simulation time: 00 hr 15 min 32 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 133738774 cumulative IPC: 0.7477 (Simulation time: 00 hr 15 min 32 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase1_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7477 instructions: 100000000 cycles: 133738774
CPU 0 Branch Prediction Accuracy: 98.95% MPKI: 0.03167 Average ROB Occupancy at Mispredict: 1.456e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00403
BRANCH_INDIRECT: 0.02644
BRANCH_CONDITIONAL: 0.0012
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4804979
LQ_STALL: 188796
SQ_STALL: 306547


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 184.68463
REPLAY_LOAD: 92.2098
NON_REPLAY_LOAD: 26.724407

== Total ==
ADDR_TRANS: 1638522
REPLAY_LOAD: 2124606
NON_REPLAY_LOAD: 1041851

== Counts ==
ADDR_TRANS: 8872
REPLAY_LOAD: 23041
NON_REPLAY_LOAD: 38985

cpu0->cpu0_STLB TOTAL        ACCESS:     657756 HIT:     422292 MISS:     235464 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:     657756 HIT:     422292 MISS:     235464 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 232.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    2481715 HIT:     987748 MISS:    1493967 MSHR_MERGE:     131380
cpu0->cpu0_L2C LOAD         ACCESS:    1044110 HIT:     357207 MISS:     686903 MSHR_MERGE:      23850
cpu0->cpu0_L2C RFO          ACCESS:     106018 HIT:      39925 MISS:      66093 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     595825 HIT:     256927 MISS:     338898 MSHR_MERGE:     107528
cpu0->cpu0_L2C WRITE        ACCESS:     272528 HIT:     272224 MISS:        304 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     463234 HIT:      61465 MISS:     401769 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     439737 ISSUED:     439737 USEFUL:     143513 USELESS:       7701
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 95.56 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    3171003 HIT:    2675322 MISS:     495681 MSHR_MERGE:     159151
cpu0->cpu0_L1I LOAD         ACCESS:    3171003 HIT:    2675322 MISS:     495681 MSHR_MERGE:     159151
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 55.47 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   14748823 HIT:   12650530 MISS:    2098293 MSHR_MERGE:     665311
cpu0->cpu0_L1D LOAD         ACCESS:    9645167 HIT:    8704130 MISS:     941037 MSHR_MERGE:     233456
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     811119 HIT:     569542 MISS:     241577 MSHR_MERGE:      85429
cpu0->cpu0_L1D WRITE        ACCESS:    3750217 HIT:    3319569 MISS:     430648 MSHR_MERGE:     324629
cpu0->cpu0_L1D TRANSLATION  ACCESS:     542320 HIT:      57289 MISS:     485031 MSHR_MERGE:      21797
cpu0->cpu0_L1D PREFETCH REQUESTED:     976097 ISSUED:     811119 USEFUL:     130492 USELESS:       6984
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 82.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2571727 HIT:    2450385 MISS:     121342 MSHR_MERGE:      67214
cpu0->cpu0_ITLB LOAD         ACCESS:    2571727 HIT:    2450385 MISS:     121342 MSHR_MERGE:      67214
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 73.88 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   13172417 HIT:   12396245 MISS:     776172 MSHR_MERGE:     172544
cpu0->cpu0_DTLB LOAD         ACCESS:   13172417 HIT:   12396245 MISS:     776172 MSHR_MERGE:     172544
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 88.4 cycles
cpu0->LLC TOTAL        ACCESS:    1579399 HIT:     480000 MISS:    1099399 MSHR_MERGE:       4009
cpu0->LLC LOAD         ACCESS:     663052 HIT:     161084 MISS:     501968 MSHR_MERGE:        137
cpu0->LLC RFO          ACCESS:      66091 HIT:      24654 MISS:      41437 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     231370 HIT:       4257 MISS:     227113 MSHR_MERGE:       3872
cpu0->LLC WRITE        ACCESS:     217117 HIT:     216724 MISS:        393 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     401769 HIT:      73281 MISS:     328488 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 101.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      31519
  ROW_BUFFER_MISS:    1063428
  AVG DBUS CONGESTED CYCLE: 7.181
Channel 0 WQ ROW_BUFFER_HIT:      58924
  ROW_BUFFER_MISS:     127097
  FULL:          0
Channel 0 REFRESHES ISSUED:      11144

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       220196        59424        29417        86887
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1528        10222         9324        95961
  STLB miss resolved @ L2C                0         1487         8013        14847        82816
  STLB miss resolved @ LLC                0         1040        12158        25018        49105
  STLB miss resolved @ MEM                0         1743        24394        30934       293698

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              15173         1607        32606        14458        11035
---------------------------------------------------------------
  STLB miss resolved @ L1D              158           82          768         3467         3176
  STLB miss resolved @ L2C              247           81         1089         2314         1494
  STLB miss resolved @ LLC              476          147         1584        10518         3663
  STLB miss resolved @ MEM              291          145         1517         9611        15319
[2025-09-17 18:48:43] END   suite=cs trace=cassandra_phase1_core2 (rc=0)
