{"basicblock name": "layer_1", "bias_bank_id": 0, "ddr_bias_addr_ini": 6144000, "ddr_bias_read_num": 2, "ddr_fm_addr_ini": 819200, "ddr_fm_read_num": 1444, "ddr_ker_addr_ini": 3276800, "ddr_ker_read_num": 16, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 7, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "ker_on_board": 16, "name": "compound-load-t_0_0_0_0_0_load_x-t_0_0_0_0_0_load_w-t_0_0_0_0_0_load_b", "opcode": "load", "sync id": 1, "wgt_bank_id": 0}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 2, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819238, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_1_0_0_load_x", "opcode": "load", "sync id": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992467, "name": "t_0_0_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 3, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 4, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819276, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_2_0_0_load_x", "opcode": "load", "sync id": 4}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992486, "name": "t_0_0_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 5, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 6, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819314, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_3_0_0_load_x", "opcode": "load", "sync id": 6}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992505, "name": "t_0_0_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 7, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 8, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819352, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_4_0_0_load_x", "opcode": "load", "sync id": 8}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992524, "name": "t_0_0_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 9, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 10, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819390, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_5_0_0_load_x", "opcode": "load", "sync id": 10}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992543, "name": "t_0_0_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 11, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 12, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819428, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_6_0_0_load_x", "opcode": "load", "sync id": 12}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992562, "name": "t_0_0_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 13, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 14, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819466, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_7_0_0_load_x", "opcode": "load", "sync id": 14}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992581, "name": "t_0_0_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 15, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 16, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819504, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_8_0_0_load_x", "opcode": "load", "sync id": 16}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992600, "name": "t_0_0_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 17, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 18, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819542, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_9_0_0_load_x", "opcode": "load", "sync id": 18}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992619, "name": "t_0_0_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 19, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 20, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 819580, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_0_10_0_0_load_x", "opcode": "load", "sync id": 20}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992638, "name": "t_0_0_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 21, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_0_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 22, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835008, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_0_0_0_load_x", "opcode": "load", "sync id": 22}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992657, "name": "t_0_0_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 23, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 24, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835046, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_1_0_0_load_x", "opcode": "load", "sync id": 24}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996457, "name": "t_0_1_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 25, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 26, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835084, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_2_0_0_load_x", "opcode": "load", "sync id": 26}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996476, "name": "t_0_1_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 27, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 28, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835122, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_3_0_0_load_x", "opcode": "load", "sync id": 28}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996495, "name": "t_0_1_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 29, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 30, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835160, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_4_0_0_load_x", "opcode": "load", "sync id": 30}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996514, "name": "t_0_1_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 31, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 32, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835198, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_5_0_0_load_x", "opcode": "load", "sync id": 32}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996533, "name": "t_0_1_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 33, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 34, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835236, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_6_0_0_load_x", "opcode": "load", "sync id": 34}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996552, "name": "t_0_1_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 35, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 36, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835274, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_7_0_0_load_x", "opcode": "load", "sync id": 36}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996571, "name": "t_0_1_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 37, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 38, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835312, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_8_0_0_load_x", "opcode": "load", "sync id": 38}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996590, "name": "t_0_1_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 39, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 40, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835350, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_9_0_0_load_x", "opcode": "load", "sync id": 40}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996609, "name": "t_0_1_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 41, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 42, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 835388, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_1_10_0_0_load_x", "opcode": "load", "sync id": 42}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996628, "name": "t_0_1_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 43, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_1_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 44, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 850816, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_0_0_0_load_x", "opcode": "load", "sync id": 44}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 996647, "name": "t_0_1_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 45, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 46, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 850854, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_1_0_0_load_x", "opcode": "load", "sync id": 46}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000447, "name": "t_0_2_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 47, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 48, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 850892, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_2_0_0_load_x", "opcode": "load", "sync id": 48}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000466, "name": "t_0_2_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 49, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 50, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 850930, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_3_0_0_load_x", "opcode": "load", "sync id": 50}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000485, "name": "t_0_2_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 51, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 52, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 850968, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_4_0_0_load_x", "opcode": "load", "sync id": 52}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000504, "name": "t_0_2_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 53, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 54, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 851006, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_5_0_0_load_x", "opcode": "load", "sync id": 54}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000523, "name": "t_0_2_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 55, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 56, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 851044, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_6_0_0_load_x", "opcode": "load", "sync id": 56}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000542, "name": "t_0_2_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 57, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 58, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 851082, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_7_0_0_load_x", "opcode": "load", "sync id": 58}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000561, "name": "t_0_2_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 59, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 60, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 851120, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_8_0_0_load_x", "opcode": "load", "sync id": 60}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000580, "name": "t_0_2_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 61, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 62, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 851158, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_9_0_0_load_x", "opcode": "load", "sync id": 62}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000599, "name": "t_0_2_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 63, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 64, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 851196, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_2_10_0_0_load_x", "opcode": "load", "sync id": 64}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000618, "name": "t_0_2_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 65, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_2_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 66, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866624, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_0_0_0_load_x", "opcode": "load", "sync id": 66}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1000637, "name": "t_0_2_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 67, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 68, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866662, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_1_0_0_load_x", "opcode": "load", "sync id": 68}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004437, "name": "t_0_3_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 69, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 70, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866700, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_2_0_0_load_x", "opcode": "load", "sync id": 70}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004456, "name": "t_0_3_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 71, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 72, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866738, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_3_0_0_load_x", "opcode": "load", "sync id": 72}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004475, "name": "t_0_3_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 73, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 74, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866776, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_4_0_0_load_x", "opcode": "load", "sync id": 74}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004494, "name": "t_0_3_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 75, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 76, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866814, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_5_0_0_load_x", "opcode": "load", "sync id": 76}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004513, "name": "t_0_3_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 77, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 78, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866852, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_6_0_0_load_x", "opcode": "load", "sync id": 78}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004532, "name": "t_0_3_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 79, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 80, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866890, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_7_0_0_load_x", "opcode": "load", "sync id": 80}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004551, "name": "t_0_3_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 81, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 82, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866928, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_8_0_0_load_x", "opcode": "load", "sync id": 82}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004570, "name": "t_0_3_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 83, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 84, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 866966, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_9_0_0_load_x", "opcode": "load", "sync id": 84}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004589, "name": "t_0_3_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 85, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 86, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 867004, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_3_10_0_0_load_x", "opcode": "load", "sync id": 86}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004608, "name": "t_0_3_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 87, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_3_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 88, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882432, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_0_0_0_load_x", "opcode": "load", "sync id": 88}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1004627, "name": "t_0_3_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 89, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 90, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882470, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_1_0_0_load_x", "opcode": "load", "sync id": 90}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008427, "name": "t_0_4_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 91, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 92, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882508, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_2_0_0_load_x", "opcode": "load", "sync id": 92}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008446, "name": "t_0_4_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 93, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 94, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882546, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_3_0_0_load_x", "opcode": "load", "sync id": 94}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008465, "name": "t_0_4_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 95, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 96, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882584, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_4_0_0_load_x", "opcode": "load", "sync id": 96}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008484, "name": "t_0_4_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 97, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 98, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882622, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_5_0_0_load_x", "opcode": "load", "sync id": 98}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008503, "name": "t_0_4_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 99, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 100, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882660, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_6_0_0_load_x", "opcode": "load", "sync id": 100}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008522, "name": "t_0_4_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 101, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 102, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882698, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_7_0_0_load_x", "opcode": "load", "sync id": 102}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008541, "name": "t_0_4_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 103, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 104, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882736, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_8_0_0_load_x", "opcode": "load", "sync id": 104}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008560, "name": "t_0_4_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 105, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 106, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882774, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_9_0_0_load_x", "opcode": "load", "sync id": 106}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008579, "name": "t_0_4_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 107, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 108, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 882812, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_4_10_0_0_load_x", "opcode": "load", "sync id": 108}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008598, "name": "t_0_4_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 109, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_4_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 110, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898240, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_0_0_0_load_x", "opcode": "load", "sync id": 110}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1008617, "name": "t_0_4_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 111, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 112, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898278, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_1_0_0_load_x", "opcode": "load", "sync id": 112}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012417, "name": "t_0_5_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 113, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 114, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898316, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_2_0_0_load_x", "opcode": "load", "sync id": 114}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012436, "name": "t_0_5_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 115, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 116, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898354, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_3_0_0_load_x", "opcode": "load", "sync id": 116}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012455, "name": "t_0_5_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 117, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 118, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898392, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_4_0_0_load_x", "opcode": "load", "sync id": 118}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012474, "name": "t_0_5_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 119, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 120, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898430, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_5_0_0_load_x", "opcode": "load", "sync id": 120}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012493, "name": "t_0_5_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 121, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 122, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898468, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_6_0_0_load_x", "opcode": "load", "sync id": 122}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012512, "name": "t_0_5_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 123, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 124, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898506, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_7_0_0_load_x", "opcode": "load", "sync id": 124}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012531, "name": "t_0_5_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 125, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 126, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898544, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_8_0_0_load_x", "opcode": "load", "sync id": 126}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012550, "name": "t_0_5_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 127, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 128, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898582, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_9_0_0_load_x", "opcode": "load", "sync id": 128}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012569, "name": "t_0_5_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 129, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 130, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 898620, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_5_10_0_0_load_x", "opcode": "load", "sync id": 130}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012588, "name": "t_0_5_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 131, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_5_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 132, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914048, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_0_0_0_load_x", "opcode": "load", "sync id": 132}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1012607, "name": "t_0_5_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 133, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 134, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914086, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_1_0_0_load_x", "opcode": "load", "sync id": 134}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016407, "name": "t_0_6_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 135, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 136, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914124, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_2_0_0_load_x", "opcode": "load", "sync id": 136}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016426, "name": "t_0_6_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 137, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 138, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914162, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_3_0_0_load_x", "opcode": "load", "sync id": 138}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016445, "name": "t_0_6_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 139, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 140, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914200, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_4_0_0_load_x", "opcode": "load", "sync id": 140}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016464, "name": "t_0_6_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 141, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 142, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914238, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_5_0_0_load_x", "opcode": "load", "sync id": 142}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016483, "name": "t_0_6_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 143, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 144, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914276, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_6_0_0_load_x", "opcode": "load", "sync id": 144}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016502, "name": "t_0_6_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 145, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 146, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914314, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_7_0_0_load_x", "opcode": "load", "sync id": 146}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016521, "name": "t_0_6_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 147, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 148, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914352, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_8_0_0_load_x", "opcode": "load", "sync id": 148}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016540, "name": "t_0_6_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 149, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 150, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914390, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_9_0_0_load_x", "opcode": "load", "sync id": 150}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016559, "name": "t_0_6_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 151, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 152, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 914428, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_6_10_0_0_load_x", "opcode": "load", "sync id": 152}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016578, "name": "t_0_6_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 153, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_6_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 154, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 929856, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_0_0_0_load_x", "opcode": "load", "sync id": 154}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1016597, "name": "t_0_6_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 155, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 156, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 929894, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_1_0_0_load_x", "opcode": "load", "sync id": 156}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020397, "name": "t_0_7_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 157, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 158, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 929932, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_2_0_0_load_x", "opcode": "load", "sync id": 158}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020416, "name": "t_0_7_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 159, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 160, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 929970, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_3_0_0_load_x", "opcode": "load", "sync id": 160}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020435, "name": "t_0_7_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 161, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 162, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 930008, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_4_0_0_load_x", "opcode": "load", "sync id": 162}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020454, "name": "t_0_7_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 163, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 164, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 930046, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_5_0_0_load_x", "opcode": "load", "sync id": 164}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020473, "name": "t_0_7_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 165, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 166, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 930084, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_6_0_0_load_x", "opcode": "load", "sync id": 166}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020492, "name": "t_0_7_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 167, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 168, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 930122, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_7_0_0_load_x", "opcode": "load", "sync id": 168}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020511, "name": "t_0_7_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 169, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 170, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 930160, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_8_0_0_load_x", "opcode": "load", "sync id": 170}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020530, "name": "t_0_7_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 171, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 172, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 930198, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_9_0_0_load_x", "opcode": "load", "sync id": 172}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020549, "name": "t_0_7_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 173, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 174, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 930236, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_7_10_0_0_load_x", "opcode": "load", "sync id": 174}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020568, "name": "t_0_7_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 175, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_7_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 176, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945664, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_0_0_0_load_x", "opcode": "load", "sync id": 176}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1020587, "name": "t_0_7_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 177, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 178, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945702, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_1_0_0_load_x", "opcode": "load", "sync id": 178}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024387, "name": "t_0_8_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 179, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 180, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945740, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_2_0_0_load_x", "opcode": "load", "sync id": 180}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024406, "name": "t_0_8_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 181, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 182, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945778, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_3_0_0_load_x", "opcode": "load", "sync id": 182}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024425, "name": "t_0_8_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 183, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 184, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945816, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_4_0_0_load_x", "opcode": "load", "sync id": 184}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024444, "name": "t_0_8_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 185, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 186, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945854, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_5_0_0_load_x", "opcode": "load", "sync id": 186}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024463, "name": "t_0_8_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 187, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 188, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945892, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_6_0_0_load_x", "opcode": "load", "sync id": 188}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024482, "name": "t_0_8_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 189, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 190, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945930, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_7_0_0_load_x", "opcode": "load", "sync id": 190}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024501, "name": "t_0_8_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 191, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 192, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 945968, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_8_0_0_load_x", "opcode": "load", "sync id": 192}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024520, "name": "t_0_8_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 193, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 194, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 946006, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_9_0_0_load_x", "opcode": "load", "sync id": 194}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024539, "name": "t_0_8_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 195, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 196, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 946044, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_8_10_0_0_load_x", "opcode": "load", "sync id": 196}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024558, "name": "t_0_8_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 197, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_8_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 198, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961472, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_0_0_0_load_x", "opcode": "load", "sync id": 198}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1024577, "name": "t_0_8_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 199, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 200, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961510, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_1_0_0_load_x", "opcode": "load", "sync id": 200}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028377, "name": "t_0_9_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 201, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 202, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961548, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_2_0_0_load_x", "opcode": "load", "sync id": 202}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028396, "name": "t_0_9_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 203, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 204, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961586, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_3_0_0_load_x", "opcode": "load", "sync id": 204}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028415, "name": "t_0_9_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 205, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 206, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961624, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_4_0_0_load_x", "opcode": "load", "sync id": 206}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028434, "name": "t_0_9_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 207, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 208, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961662, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_5_0_0_load_x", "opcode": "load", "sync id": 208}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028453, "name": "t_0_9_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 209, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 210, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961700, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_6_0_0_load_x", "opcode": "load", "sync id": 210}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028472, "name": "t_0_9_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 211, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 212, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961738, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_7_0_0_load_x", "opcode": "load", "sync id": 212}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028491, "name": "t_0_9_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 213, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 214, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961776, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_8_0_0_load_x", "opcode": "load", "sync id": 214}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028510, "name": "t_0_9_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 215, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 216, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961814, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_9_0_0_load_x", "opcode": "load", "sync id": 216}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028529, "name": "t_0_9_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 217, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 218, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 961852, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_9_10_0_0_load_x", "opcode": "load", "sync id": 218}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 361, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028548, "name": "t_0_9_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 219, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_9_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 38, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 220, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977280, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_0_0_0_load_x", "opcode": "load", "sync id": 220}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 38, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1028567, "name": "t_0_9_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 221, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 222, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977318, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_1_0_0_load_x", "opcode": "load", "sync id": 222}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032367, "name": "t_0_10_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 223, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 224, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977356, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_2_0_0_load_x", "opcode": "load", "sync id": 224}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032386, "name": "t_0_10_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 225, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 226, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977394, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_3_0_0_load_x", "opcode": "load", "sync id": 226}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032405, "name": "t_0_10_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 227, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 228, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977432, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_4_0_0_load_x", "opcode": "load", "sync id": 228}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032424, "name": "t_0_10_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 229, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 230, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977470, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_5_0_0_load_x", "opcode": "load", "sync id": 230}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032443, "name": "t_0_10_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 231, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 232, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977508, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_6_0_0_load_x", "opcode": "load", "sync id": 232}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032462, "name": "t_0_10_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 233, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_6_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 234, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977546, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_7_0_0_load_x", "opcode": "load", "sync id": 234}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032481, "name": "t_0_10_6_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 235, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_7_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 236, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977584, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_8_0_0_load_x", "opcode": "load", "sync id": 236}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032500, "name": "t_0_10_7_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 237, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_8_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 238, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977622, "ddr_fm_read_num": 1368, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_9_0_0_load_x", "opcode": "load", "sync id": 238}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032519, "name": "t_0_10_8_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 239, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 38, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_9_0_0_matmult", "opcode": "compute", "output_block_x_size": 38, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 240, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_1", "ddr_fm_addr_ini": 977660, "ddr_fm_read_num": 1296, "ddr_load_block_x_size": 36, "ddr_load_block_y_size": 36, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 416, "fm_in_y_size": 416, "name": "compound-load-t_0_10_10_0_0_load_x", "opcode": "load", "sync id": 240}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 38, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 342, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032538, "name": "t_0_10_9_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 241, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_1", "bias_bank_id": 0, "channel_out": 16, "copy_mode": 1, "dma_block_x_size": 36, "dma_block_y_size": 36, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 1, "ker_y_size": 1, "name": "t_0_10_10_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 16.0, "output_num": 3, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 11, "sync id": 242, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 1032557, "name": "t_0_10_10_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 243, "upsample_output": false}
{"activation": true, "activation_type": 0, "basicblock name": "layer_1", "channel_out": 16, "ddr_save_block_x_size": 0, "ddr_save_block_y_size": 0, "ddr_save_des": false, "ddr_save_fm_num": 836, "ddr_save_pos": 3, "fm_out_x_size": 210, "fm_out_y_size": 210, "fm_output_addr_ini": 992256, "name": "layer_1-PostPadding", "opcode": "store", "padding": true, "padding_size": 1, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": -1, "upsample_output": false}
{"opcode": "barrier"}
{"basicblock name": "layer_2", "bias_bank_id": 0, "ddr_bias_addr_ini": 6144002, "ddr_bias_read_num": 2, "ddr_fm_addr_ini": 992256, "ddr_fm_read_num": 1444, "ddr_ker_addr_ini": 3276816, "ddr_ker_read_num": 144, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 7, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "ker_on_board": 16, "name": "compound-load-t_0_0_0_0_0_load_x-t_0_0_0_0_0_load_w-t_0_0_0_0_0_load_b", "opcode": "load", "sync id": 1, "wgt_bank_id": 0}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 2, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 992292, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_0_1_0_0_load_x", "opcode": "load", "sync id": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 3, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 4, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 5, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 6, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 7, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 8, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 9, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_0_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 10, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1036463, "name": "t_0_0_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 11, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 12, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 992328, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_0_2_0_0_load_x", "opcode": "load", "sync id": 12}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 13, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 14, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 15, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 16, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 17, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 18, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 19, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_1_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 20, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1036481, "name": "t_0_0_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 21, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 22, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 992364, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_0_3_0_0_load_x", "opcode": "load", "sync id": 22}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 23, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 24, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 25, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 26, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 27, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 28, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 29, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_2_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 30, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1036499, "name": "t_0_0_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 31, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 32, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 992400, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_0_4_0_0_load_x", "opcode": "load", "sync id": 32}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 33, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 34, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 35, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 36, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 37, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 38, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 39, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_3_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 40, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1036517, "name": "t_0_0_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 41, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 42, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 992436, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 30, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_0_5_0_0_load_x", "opcode": "load", "sync id": 42}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 43, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 44, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 45, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 46, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 47, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 48, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 49, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_4_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 50, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1036535, "name": "t_0_0_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 51, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 52, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 999816, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_1_0_0_0_load_x", "opcode": "load", "sync id": 52}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 53, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 54, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 55, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 56, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 57, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 58, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 59, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_0_5_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 60, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 28, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1036553, "name": "t_0_0_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 61, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 62, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 999852, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_1_1_0_0_load_x", "opcode": "load", "sync id": 62}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 63, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 64, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 65, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 66, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 67, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 68, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 69, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_0_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 70, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1038371, "name": "t_0_1_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 71, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 72, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 999888, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_1_2_0_0_load_x", "opcode": "load", "sync id": 72}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 73, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 74, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 75, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 76, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 77, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 78, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 79, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_1_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 80, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1038389, "name": "t_0_1_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 81, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 82, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 999924, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_1_3_0_0_load_x", "opcode": "load", "sync id": 82}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 83, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 84, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 85, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 86, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 87, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 88, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 89, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_2_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 90, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1038407, "name": "t_0_1_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 91, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 92, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 999960, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_1_4_0_0_load_x", "opcode": "load", "sync id": 92}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 93, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 94, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 95, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 96, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 97, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 98, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 99, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_3_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 100, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1038425, "name": "t_0_1_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 101, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 102, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 999996, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 30, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_1_5_0_0_load_x", "opcode": "load", "sync id": 102}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 103, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 104, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 105, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 106, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 107, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 108, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 109, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_4_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 110, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1038443, "name": "t_0_1_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 111, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 112, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1007376, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_2_0_0_0_load_x", "opcode": "load", "sync id": 112}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 113, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 114, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 115, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 116, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 117, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 118, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 119, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_1_5_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 120, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 28, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1038461, "name": "t_0_1_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 121, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 122, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1007412, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_2_1_0_0_load_x", "opcode": "load", "sync id": 122}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 123, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 124, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 125, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 126, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 127, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 128, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 129, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_0_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 130, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1040279, "name": "t_0_2_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 131, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 132, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1007448, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_2_2_0_0_load_x", "opcode": "load", "sync id": 132}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 133, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 134, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 135, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 136, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 137, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 138, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 139, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_1_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 140, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1040297, "name": "t_0_2_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 141, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 142, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1007484, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_2_3_0_0_load_x", "opcode": "load", "sync id": 142}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 143, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 144, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 145, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 146, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 147, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 148, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 149, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_2_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 150, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1040315, "name": "t_0_2_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 151, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 152, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1007520, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_2_4_0_0_load_x", "opcode": "load", "sync id": 152}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 153, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 154, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 155, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 156, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 157, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 158, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 159, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_3_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 160, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1040333, "name": "t_0_2_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 161, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 162, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1007556, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 30, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_2_5_0_0_load_x", "opcode": "load", "sync id": 162}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 163, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 164, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 165, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 166, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 167, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 168, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 169, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_4_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 170, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1040351, "name": "t_0_2_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 171, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 172, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1014936, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_3_0_0_0_load_x", "opcode": "load", "sync id": 172}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 173, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 174, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 175, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 176, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 177, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 178, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 179, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_2_5_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 180, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 28, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1040369, "name": "t_0_2_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 181, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 182, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1014972, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_3_1_0_0_load_x", "opcode": "load", "sync id": 182}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 183, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 184, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 185, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 186, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 187, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 188, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 189, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_0_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 190, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1042187, "name": "t_0_3_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 191, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 192, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1015008, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_3_2_0_0_load_x", "opcode": "load", "sync id": 192}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 193, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 194, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 195, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 196, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 197, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 198, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 199, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_1_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 200, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1042205, "name": "t_0_3_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 201, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 202, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1015044, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_3_3_0_0_load_x", "opcode": "load", "sync id": 202}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 203, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 204, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 205, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 206, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 207, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 208, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 209, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_2_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 210, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1042223, "name": "t_0_3_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 211, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 212, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1015080, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_3_4_0_0_load_x", "opcode": "load", "sync id": 212}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 213, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 214, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 215, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 216, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 217, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 218, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 219, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_3_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 220, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1042241, "name": "t_0_3_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 221, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 222, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1015116, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 30, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_3_5_0_0_load_x", "opcode": "load", "sync id": 222}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 223, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 224, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 225, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 226, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 227, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 228, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 229, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_4_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 230, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1042259, "name": "t_0_3_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 231, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 232, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1022496, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_4_0_0_0_load_x", "opcode": "load", "sync id": 232}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 233, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 234, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 235, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 236, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 237, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 238, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 239, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_3_5_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 240, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 28, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1042277, "name": "t_0_3_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 241, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 242, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1022532, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_4_1_0_0_load_x", "opcode": "load", "sync id": 242}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 243, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 244, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 245, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 246, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 247, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 248, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 249, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_0_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 250, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1044095, "name": "t_0_4_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 251, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 252, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1022568, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_4_2_0_0_load_x", "opcode": "load", "sync id": 252}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 253, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 254, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 255, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 256, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 257, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 258, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 259, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_1_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 260, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1044113, "name": "t_0_4_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 261, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 262, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1022604, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_4_3_0_0_load_x", "opcode": "load", "sync id": 262}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 263, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 264, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 265, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 266, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 267, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 268, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 269, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_2_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 270, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1044131, "name": "t_0_4_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 271, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 272, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1022640, "ddr_fm_read_num": 1444, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_4_4_0_0_load_x", "opcode": "load", "sync id": 272}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 273, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 274, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 275, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 276, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 277, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 278, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 279, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_3_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 280, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1044149, "name": "t_0_4_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 281, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 282, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1022676, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 30, "ddr_load_block_y_size": 38, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_4_5_0_0_load_x", "opcode": "load", "sync id": 282}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 283, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 284, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 285, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 286, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 287, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 288, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 289, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_4_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 290, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 324, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1044167, "name": "t_0_4_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 291, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 292, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 35, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1030056, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 30, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_5_0_0_0_load_x", "opcode": "load", "sync id": 292}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 293, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 294, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 35, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 295, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 296, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 297, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 36, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 298, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 299, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 37, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 38, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_4_5_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 36, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 300, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 37, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 28, "ddr_save_block_y_size": 36, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1044185, "name": "t_0_4_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 301, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 302, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 27, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1030092, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 30, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_5_1_0_0_load_x", "opcode": "load", "sync id": 302}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 303, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 304, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 305, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 306, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 307, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 308, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 309, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_0_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 310, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 29, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 28, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1046003, "name": "t_0_5_0_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 311, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 312, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 27, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1030128, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 30, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_5_2_0_0_load_x", "opcode": "load", "sync id": 312}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 313, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 314, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 315, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 316, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 317, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 318, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 319, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_1_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 320, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 29, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 28, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1046021, "name": "t_0_5_1_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 321, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 322, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 27, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1030164, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 30, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_5_3_0_0_load_x", "opcode": "load", "sync id": 322}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 323, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 324, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 325, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 326, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 327, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 328, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 329, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_2_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 330, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 29, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 28, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1046039, "name": "t_0_5_2_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 331, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 332, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 27, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1030200, "ddr_fm_read_num": 1140, "ddr_load_block_x_size": 38, "ddr_load_block_y_size": 30, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 0, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_5_4_0_0_load_x", "opcode": "load", "sync id": 332}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 333, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 334, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 335, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 336, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 337, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 338, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 339, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_3_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 340, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 29, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 28, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1046057, "name": "t_0_5_3_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 341, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 342, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 27, "y_min": 0}
{"basicblock name": "layer_2", "ddr_fm_addr_ini": 1030236, "ddr_fm_read_num": 900, "ddr_load_block_x_size": 30, "ddr_load_block_y_size": 30, "ddr_load_single": false, "ddr_load_type": 1, "fm_bank_id": 1, "fm_in_x_size": 210, "fm_in_y_size": 210, "name": "compound-load-t_0_5_5_0_0_load_x", "opcode": "load", "sync id": 342}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 343, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 344, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 345, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 346, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 347, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 348, "type": 1, "wgt_bank_id": 0, "x_max": 35, "x_min": 0, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 0, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 349, "type": 1, "wgt_bank_id": 0, "x_max": 36, "x_min": 1, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 38, "dma_block_y_size": 30, "dw_flag": false, "final_output": true, "fm_bank_id": 0, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_4_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 36, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 350, "type": 1, "wgt_bank_id": 0, "x_max": 37, "x_min": 2, "y_max": 29, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 36, "ddr_save_block_y_size": 28, "ddr_save_des": false, "ddr_save_fm_num": 252, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1046075, "name": "t_0_5_4_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 351, "upsample_output": false}
{"add_bias": true, "add_temp": false, "basicblock name": "layer_2", "bias_bank_id": 0, "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 0, "ker_addr_s": 0, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 352, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 1, "ker_addr_s": 1, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_0_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 353, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 2, "ker_addr_s": 2, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_0_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 354, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 27, "y_min": 0}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 3, "ker_addr_s": 3, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_1_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 355, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 4, "ker_addr_s": 4, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_1_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 356, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 5, "ker_addr_s": 5, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_1_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 357, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 28, "y_min": 1}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 6, "ker_addr_s": 6, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_2_0", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 358, "type": 1, "wgt_bank_id": 0, "x_max": 27, "x_min": 0, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": false, "fm_bank_id": 1, "ker_addr_e": 7, "ker_addr_s": 7, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_2_1", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 359, "type": 1, "wgt_bank_id": 0, "x_max": 28, "x_min": 1, "y_max": 29, "y_min": 2}
{"add_bias": false, "add_temp": true, "basicblock name": "layer_2", "channel_out": 32, "copy_mode": 2, "dma_block_x_size": 30, "dma_block_y_size": 30, "dw_flag": false, "final_output": true, "fm_bank_id": 1, "ker_addr_e": 8, "ker_addr_s": 8, "ker_round": 1, "ker_x_size": 3, "ker_y_size": 3, "name": "t_0_5_5_0_0_matmult_2_2", "opcode": "compute", "output_block_x_size": 28, "output_block_y_size": 28, "output_channel": 32.0, "output_num": 4, "read_x_stride": 1, "read_y_stride": 1, "shift_num_bias": 9, "shift_num_fm": 12, "sync id": 360, "type": 1, "wgt_bank_id": 0, "x_max": 29, "x_min": 2, "y_max": 29, "y_min": 2}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 28, "ddr_save_block_y_size": 28, "ddr_save_des": false, "ddr_save_fm_num": 196, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1046093, "name": "t_0_5_5_0_0_store", "opcode": "store", "padding": false, "padding_size": 0, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": 361, "upsample_output": false}
{"activation": true, "activation_type": 0, "basicblock name": "layer_2", "channel_out": 32, "ddr_save_block_x_size": 0, "ddr_save_block_y_size": 0, "ddr_save_des": false, "ddr_save_fm_num": 420, "ddr_save_pos": 3, "fm_out_x_size": 106, "fm_out_y_size": 106, "fm_output_addr_ini": 1036356, "name": "layer_2-PostPadding", "opcode": "store", "padding": true, "padding_size": 1, "pooling": true, "pooling_type": 1, "pooling_x_size": 2, "pooling_x_stride": 2, "pooling_y_size": 2, "pooling_y_stride": 2, "residual": false, "sync id": -1, "upsample_output": false}
