Command: ./simv -gui=verdi -l sim.log +UVM_VERBOSITY=UVM_LOW
Command: /home/milo/ICCodes/mcu_verify/simv -ucli -a sim.log +UVM_VERBOSITY=UVM_LOW +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Dec  2 16:34 2021
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------
  ***********       IMPORTANT RELEASE NOTES         ************
  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM_NO_RELNOTES to turn off this notice)

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/milo/Synopsys/verdi/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd

ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/milo/ICCodes/mcu_verify/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* : Create FSDB file '/home/milo/ICCodes/mcu_verify/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(12164)

ucli% ucliCore::getToolPID
12164
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
12164
ucli% pid
12171
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.milo.12164 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: CpuDriver.sv
activeFrame: -1
activeLine: 4
activeScope: _vcs_unit__526641694
activeThread: 0
endCol: 0
file: CpuDriver.sv
frame: -1
fsdbFilename: 
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 4
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 12164
scope: _vcs_unit__526641694
startCol: 0
state: stopped
thread: 0
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename CpuDriver.sv
CpuDriver.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpvars 1 {TopTb.cpu_if.clk} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.clk).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.rst_n} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.rst_n).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.data_bus} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.data_bus).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.data_to_tb} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.data_to_tb).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.clk_1M} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.clk_1M).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.clk_6M} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.clk_6M).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.memory_select} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.memory_select).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.read_en} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.read_en).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.write_en} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.write_en).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.addr_bus} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.addr_bus).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.data_to_dut} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.data_to_dut).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.interupt} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.interupt).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 100ns
UVM_INFO TopTb.sv(32) @ 0: reporter [CpuDriver] aaaaaaaaaaaaaaaaaaaaaaaaa
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh(1834) @ 0: uvm_test_top [SNPS_COMP_TRACE] label:Creating uvm_test_top name:uvm_test_top full_name:uvm_test_top type_name:CpuDriver full_type_name:CpuDriver
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.recording_detail' (type logic signed[4095:0]) read by uvm_test_top = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.recording_detail' (type int) read by uvm_test_top = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.seq_item_port.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.seq_item_port.recording_detail' (type int) read by uvm_test_top.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.seq_item_port.check_connection_relationships' (type logic signed[4095:0]) read by uvm_test_top.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_port_base.svh(257) @ 0: reporter [SNPS_PORT_TRACE] label:Creating seq_item_port name:seq_item_port full_name:uvm_test_top.seq_item_port type_name:uvm_seq_item_pull_port full_type_name:uvm_seq_item_pull_port
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.rsp_port.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.rsp_port.recording_detail' (type int) read by uvm_test_top.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.rsp_port.check_connection_relationships' (type logic signed[4095:0]) read by uvm_test_top.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_port_base.svh(257) @ 0: reporter [SNPS_PORT_TRACE] label:Creating rsp_port name:rsp_port full_name:uvm_test_top.rsp_port type_name:uvm_analysis_port full_type_name:uvm_analysis_port
UVM_INFO @ 0: reporter [RNTST] Running test CpuDriver...
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration 'uvm_test_top.cpu_if' (type virtual interface CpuInterface) set by  = (virtual interface CpuInterface) '{clk:'hx, rst_n:'hx, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, data_bus:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common' (id=187) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common' (id=187) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.build' (id=190) Scheduled from phase common
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.build' (id=190) Starting phase
UVM_INFO CpuDriver.sv(19) @ 0: uvm_test_top [CpuDriver] build_pahse has run
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_if' (type virtual interface CpuInterface) read by uvm_test_top = (virtual interface CpuInterface) '{clk:'h0, rst_n:'h0, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, data_bus:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.build' (id=190) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.connect' (id=193) Scheduled from phase common.build
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.connect' (id=193) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.connect' (id=193) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.end_of_elaboration' (id=196) Scheduled from phase common.connect
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.end_of_elaboration' (id=196) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.end_of_elaboration' (id=196) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.start_of_simulation' (id=199) Scheduled from phase common.end_of_elaboration
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.start_of_simulation' (id=199) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.start_of_simulation' (id=199) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.run' (id=202) Scheduled from phase common.start_of_simulation
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm' (id=222) Scheduled from phase common.start_of_simulation
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.run' (id=202) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm' (id=222) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm' (id=222) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched' (id=224) Scheduled from phase uvm
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched' (id=224) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched' (id=224) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_reset' (id=227) Scheduled from phase uvm.uvm_sched
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_reset' (id=227) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_reset' (id=227) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'common.run' (id=202) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_reset' (id=227) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.reset' (id=236) Scheduled from phase uvm.uvm_sched.pre_reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.reset' (id=236) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.reset' (id=236) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.reset' (id=236) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_reset' (id=245) Scheduled from phase uvm.uvm_sched.reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_reset' (id=245) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_reset' (id=245) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_reset' (id=245) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_configure' (id=254) Scheduled from phase uvm.uvm_sched.post_reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_configure' (id=254) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_configure' (id=254) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_configure' (id=254) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.configure' (id=263) Scheduled from phase uvm.uvm_sched.pre_configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.configure' (id=263) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.configure' (id=263) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.configure' (id=263) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_configure' (id=272) Scheduled from phase uvm.uvm_sched.configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_configure' (id=272) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_configure' (id=272) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_configure' (id=272) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_main' (id=281) Scheduled from phase uvm.uvm_sched.post_configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_main' (id=281) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_main' (id=281) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_main' (id=281) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.main' (id=290) Scheduled from phase uvm.uvm_sched.pre_main
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.main' (id=290) Starting phase
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top raised 1 objection(s): count=1  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top): count=0  total=1
UVM_INFO CpuDriver.sv(41) @ 93000: uvm_test_top [CpuDriver] main_phase has run
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_test_top dropped 1 objection(s): count=0  total=0
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_test_top all_dropped 1 objection(s): count=0  total=0
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top): count=0  total=0
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (all_dropped from source object uvm_test_top): count=0  total=0
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.main' (id=290) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_main' (id=299) Scheduled from phase uvm.uvm_sched.main
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_main' (id=299) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_main' (id=299) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_main' (id=299) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) Scheduled from phase uvm.uvm_sched.post_main
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.shutdown' (id=317) Scheduled from phase uvm.uvm_sched.pre_shutdown
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.shutdown' (id=317) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.shutdown' (id=317) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.shutdown' (id=317) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_shutdown' (id=326) Scheduled from phase uvm.uvm_sched.shutdown
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_shutdown' (id=326) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_shutdown' (id=326) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.run' (id=202) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.extract' (id=211) Scheduled from phase common.run
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_shutdown' (id=326) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched_end' (id=225) Scheduled from phase uvm.uvm_sched.post_shutdown
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched_end' (id=225) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched_end' (id=225) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_end' (id=223) Scheduled from phase uvm.uvm_sched_end
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_end' (id=223) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_end' (id=223) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.extract' (id=211) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.extract' (id=211) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.check' (id=214) Scheduled from phase common.extract
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.check' (id=214) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.check' (id=214) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.report' (id=217) Scheduled from phase common.check
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.report' (id=217) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.report' (id=217) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.final' (id=220) Scheduled from phase common.report
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.final' (id=220) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.final' (id=220) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.common_end' (id=188) Scheduled from phase common.final
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.common_end' (id=188) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.common_end' (id=188) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_report_server.svh(894) @ 93000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  116
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[CFGDB/GET]     9
[CFGDB/SET]     1
[CpuDriver]     3
[OBJTN_TRC]     6
[PH/TRC/DONE]    27
[PH/TRC/SCHEDULED]    26
[PH/TRC/SKIP]    12
[PH/TRC/STRT]    27
[RNTST]     1
[SNPS_COMP_TRACE]     1
[SNPS_PORT_TRACE]     2
[UVM/RELNOTES]     1

$finish called from file "/home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh", line 527.
$finish at simulation time                93000
Simulation complete, time is 93000 ps.
uvm_root.svh, 524 :   l_rs.report_summarize();

ucli% ucliCore::getToolPID
12164
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 93,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh
activeFrame: 2
activeLine: 524
activeScope: uvm_pkg.\uvm_root::run_test 
activeThread: 13
endCol: 0
file: /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh
frame: 2
fsdbFilename: 
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 524
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 12164
scope: uvm_pkg.\uvm_root::run_test 
startCol: 0
state: stopped
thread: 13
time: 93000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish -immediate_from_verdi;quit

VERDI_SIM_Terminated

Command: /home/milo/ICCodes/mcu_verify/simv -ucli -a sim.log +UVM_VERBOSITY=UVM_LOW +UVM_CONFIG_DB_TRACE +UVM_PHASE_TRACE +UVM_OBJECTION_TRACE +UVM_RESOURCE_DB_TRACE +UVM_LOG_RECORD +UVM_VERDI_TRACE=UVM_AWARE -ucli2Proc -lca
Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes
Chronologic VCS simulator copyright 1991-2016
Contains Synopsys proprietary information.
Compiler version L-2016.06_Full64; Runtime version L-2016.06_Full64;  Dec  2 16:36 2021
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------
  ***********       IMPORTANT RELEASE NOTES         ************
  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM_NO_RELNOTES to turn off this notice)

ucli% synUtils::getArch
linux64
ucli% loaddl -simv /home/milo/Synopsys/verdi/share/PLI/VCS/LINUXAMD64/libnovas.so LoadFSDBDumpCmd;LoadFSDBDumpCmd

ucli% config ckptfsdbcheck off;config endofsim noexit;config onfail {enable all};catch {setUcliVerdiConnected};cbug::config pretty_print auto;fsdbDumpfile {/home/milo/ICCodes/mcu_verify/inter.fsdb}; fsdbDumpflush;
*Verdi3* Loading libsscore_vcs201606.so
*Verdi3* : FSDB_GATE is set.
*Verdi3* : FSDB_RTL is set.
*Verdi3* : Enable Parallel Dumping.
FSDB Dumper for VCS, Release Verdi3_L-2016.06-1, Linux x86_64/64bit, 07/10/2016
(C) 1996 - 2016 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file '/home/milo/ICCodes/mcu_verify/inter.fsdb'
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.clk} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.clk).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.rst_n} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.rst_n).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.data_bus} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.data_bus).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.data_to_tb} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.data_to_tb).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.clk_1M} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.clk_1M).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.clk_6M} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.clk_6M).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.memory_select} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.memory_select).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.read_en} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.read_en).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.write_en} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.write_en).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.addr_bus} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.addr_bus).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.data_to_dut} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.data_to_dut).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% fsdbDumpvars 1 {TopTb.cpu_if.interupt} ;fsdbDumpflush
*Verdi3* : Dumping the signal (TopTb.cpu_if.interupt).
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% sps_interactive
*Verdi3* : Enable RPC Server(12209)

ucli% ucliCore::getToolPID
12209
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% puts $ucliCore::nativeUcliMode
0

ucli% ucliCore::getToolTopPID
12209
ucli% pid
12216
ucli% synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.milo.12209 }

ucli% if { [info vars watch::vcbp_str_len_limit_of_get_value] != ""} {set watch::vcbp_str_len_limit_of_get_value 1024}
1024
ucli% info command stateVerdiChangeCB

ucli% proc stateVerdiChangeCB args { if {$ucliGUI::state eq "terminated"} {puts "\nVERDI_SIM_Terminated\n";catch {setVerdiSimTerminated}}}

ucli% trace variable ucliGUI::state wu stateVerdiChangeCB

ucli% if {[catch {rename synopsys::restore verdiHack::restore} ]} {puts "0"}

ucli% proc synopsys::restore {args} { verdiHack::restore $args; puts "\nVERDI_SIM_RESTORE\n"}

ucli% if {[catch {rename quit verdiHack::quit} ]} {puts "0"}

ucli% proc quit {args} { if {[string length $args] == 0} { verdiHack::quit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n quit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::quit $args; } }

ucli% if {[catch {rename exit verdiHack::exit} ]} {puts "0"}

ucli% proc exit {args} { if {[string length $args] == 0} { verdiHack::exit; } elseif {([string equal "-h" $args] == 1)||([string equal "-he" $args] == 1)||([string equal "-hel" $args] == 1)||([string equal "-help" $args] == 1)} { puts "\n exit           # Exit the simulation.\n \[-noprompt\]        (Exit the simulation and Verdi.)\n"} elseif {([string equal "-n" $args] == 1)||([string equal "-no" $args] == 1)||([string equal "-nop" $args] == 1)||([string equal "-nopr" $args] == 1)||([string equal "-nopro" $args] == 1)||([string equal "-noprom" $args] == 1)||([string equal "-nopromp" $args] == 1)||([string equal "-noprompt" $args] == 1)} { puts "\nVERDI_EXIT_N\n" } else { verdiHack::exit $args; } }

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 0 ps.

ucli% senv
activeDomain: Verilog
activeFile: CpuDriver.sv
activeFrame: -1
activeLine: 4
activeScope: _vcs_unit__526641694
activeThread: 0
endCol: 0
file: CpuDriver.sv
frame: -1
fsdbFilename: 
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 4
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 12209
scope: _vcs_unit__526641694
startCol: 0
state: stopped
thread: 0
time: 0
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% synUtils::resolveSourceFilename CpuDriver.sv
CpuDriver.sv
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% run 100ns
UVM_INFO TopTb.sv(32) @ 0: reporter [CpuDriver] aaaaaaaaaaaaaaaaaaaaaaaaa
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh(1834) @ 0: uvm_test_top [SNPS_COMP_TRACE] label:Creating uvm_test_top name:uvm_test_top full_name:uvm_test_top type_name:CpuDriver full_type_name:CpuDriver
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.recording_detail' (type logic signed[4095:0]) read by uvm_test_top = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.recording_detail' (type int) read by uvm_test_top = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.seq_item_port.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.seq_item_port.recording_detail' (type int) read by uvm_test_top.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.seq_item_port.check_connection_relationships' (type logic signed[4095:0]) read by uvm_test_top.seq_item_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_port_base.svh(257) @ 0: reporter [SNPS_PORT_TRACE] label:Creating seq_item_port name:seq_item_port full_name:uvm_test_top.seq_item_port type_name:uvm_seq_item_pull_port full_type_name:uvm_seq_item_pull_port
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.rsp_port.recording_detail' (type logic signed[4095:0]) read by uvm_test_top.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.rsp_port.recording_detail' (type int) read by uvm_test_top.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.rsp_port.check_connection_relationships' (type logic signed[4095:0]) read by uvm_test_top.rsp_port = null (failed lookup)
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_port_base.svh(257) @ 0: reporter [SNPS_PORT_TRACE] label:Creating rsp_port name:rsp_port full_name:uvm_test_top.rsp_port type_name:uvm_analysis_port full_type_name:uvm_analysis_port
UVM_INFO @ 0: reporter [RNTST] Running test CpuDriver...
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/SET] Configuration 'uvm_test_top.cpu_if' (type virtual interface CpuInterface) set by  = (virtual interface CpuInterface) '{clk:'hx, rst_n:'hx, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, data_bus:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common' (id=187) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common' (id=187) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.build' (id=190) Scheduled from phase common
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.build' (id=190) Starting phase
UVM_INFO CpuDriver.sv(19) @ 0: uvm_test_top [CpuDriver] build_pahse has run
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_resource_db.svh(121) @ 0: reporter [CFGDB/GET] Configuration 'uvm_test_top.cpu_if' (type virtual interface CpuInterface) read by uvm_test_top = (virtual interface CpuInterface) '{clk:'h0, rst_n:'h0, interupt:'hxx, data_to_dut:'hxx, data_to_tb:'hxx, data_bus:'hxx, read_en:'hx, write_en:'hx, clk_1M:'hx, clk_6M:'hx, memory_select:'hx, addr_bus:'hxxxx}
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.build' (id=190) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.connect' (id=193) Scheduled from phase common.build
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.connect' (id=193) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.connect' (id=193) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.end_of_elaboration' (id=196) Scheduled from phase common.connect
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.end_of_elaboration' (id=196) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.end_of_elaboration' (id=196) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.start_of_simulation' (id=199) Scheduled from phase common.end_of_elaboration
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.start_of_simulation' (id=199) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'common.start_of_simulation' (id=199) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'common.run' (id=202) Scheduled from phase common.start_of_simulation
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm' (id=222) Scheduled from phase common.start_of_simulation
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'common.run' (id=202) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm' (id=222) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm' (id=222) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched' (id=224) Scheduled from phase uvm
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched' (id=224) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched' (id=224) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_reset' (id=227) Scheduled from phase uvm.uvm_sched
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_reset' (id=227) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_reset' (id=227) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'common.run' (id=202) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_reset' (id=227) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.reset' (id=236) Scheduled from phase uvm.uvm_sched.pre_reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.reset' (id=236) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.reset' (id=236) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.reset' (id=236) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_reset' (id=245) Scheduled from phase uvm.uvm_sched.reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_reset' (id=245) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_reset' (id=245) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_reset' (id=245) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_configure' (id=254) Scheduled from phase uvm.uvm_sched.post_reset
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_configure' (id=254) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_configure' (id=254) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_configure' (id=254) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.configure' (id=263) Scheduled from phase uvm.uvm_sched.pre_configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.configure' (id=263) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.configure' (id=263) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.configure' (id=263) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_configure' (id=272) Scheduled from phase uvm.uvm_sched.configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_configure' (id=272) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_configure' (id=272) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_configure' (id=272) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_main' (id=281) Scheduled from phase uvm.uvm_sched.post_configure
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_main' (id=281) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 0: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_main' (id=281) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 0: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_main' (id=281) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 0: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.main' (id=290) Scheduled from phase uvm.uvm_sched.pre_main
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 0: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.main' (id=290) Starting phase
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_test_top raised 1 objection(s): count=1  total=1
UVM_INFO @ 0: main_objection [OBJTN_TRC] Object uvm_top added 1 objection(s) to its total (raised from source object uvm_test_top): count=0  total=1
UVM_INFO CpuDriver.sv(41) @ 93000: uvm_test_top [CpuDriver] main_phase has run
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_test_top dropped 1 objection(s): count=0  total=0
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_test_top all_dropped 1 objection(s): count=0  total=0
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (dropped from source object uvm_test_top): count=0  total=0
UVM_INFO @ 93000: main_objection [OBJTN_TRC] Object uvm_top subtracted 1 objection(s) from its total (all_dropped from source object uvm_test_top): count=0  total=0
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.main' (id=290) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_main' (id=299) Scheduled from phase uvm.uvm_sched.main
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_main' (id=299) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_main' (id=299) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_main' (id=299) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) Scheduled from phase uvm.uvm_sched.post_main
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.pre_shutdown' (id=308) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.shutdown' (id=317) Scheduled from phase uvm.uvm_sched.pre_shutdown
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.shutdown' (id=317) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.shutdown' (id=317) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.shutdown' (id=317) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched.post_shutdown' (id=326) Scheduled from phase uvm.uvm_sched.shutdown
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched.post_shutdown' (id=326) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1439) @ 93000: reporter [PH/TRC/SKIP] Phase 'uvm.uvm_sched.post_shutdown' (id=326) No objections raised, skipping phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.run' (id=202) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.extract' (id=211) Scheduled from phase common.run
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched.post_shutdown' (id=326) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_sched_end' (id=225) Scheduled from phase uvm.uvm_sched.post_shutdown
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_sched_end' (id=225) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_sched_end' (id=225) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'uvm.uvm_end' (id=223) Scheduled from phase uvm.uvm_sched_end
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'uvm.uvm_end' (id=223) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'uvm.uvm_end' (id=223) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.extract' (id=211) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.extract' (id=211) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.check' (id=214) Scheduled from phase common.extract
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.check' (id=214) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.check' (id=214) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.report' (id=217) Scheduled from phase common.check
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.report' (id=217) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.report' (id=217) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.final' (id=220) Scheduled from phase common.report
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.final' (id=220) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.final' (id=220) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1655) @ 93000: reporter [PH/TRC/SCHEDULED] Phase 'common.common_end' (id=188) Scheduled from phase common.final
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1345) @ 93000: reporter [PH/TRC/STRT] Phase 'common.common_end' (id=188) Starting phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_phase.svh(1620) @ 93000: reporter [PH/TRC/DONE] Phase 'common.common_end' (id=188) Completed phase
UVM_INFO /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_report_server.svh(894) @ 93000: reporter [UVM/REPORT/SERVER] 
--- UVM Report Summary ---

** Report counts by severity
UVM_INFO :  116
UVM_WARNING :    0
UVM_ERROR :    0
UVM_FATAL :    0
** Report counts by id
[CFGDB/GET]     9
[CFGDB/SET]     1
[CpuDriver]     3
[OBJTN_TRC]     6
[PH/TRC/DONE]    27
[PH/TRC/SCHEDULED]    26
[PH/TRC/SKIP]    12
[PH/TRC/STRT]    27
[RNTST]     1
[SNPS_COMP_TRACE]     1
[SNPS_PORT_TRACE]     2
[UVM/RELNOTES]     1

$finish called from file "/home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh", line 527.
$finish at simulation time                93000
Simulation complete, time is 93000 ps.
uvm_root.svh, 524 :   l_rs.report_summarize();

ucli% ucliCore::getToolPID
12209
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% fsdbDumpflush 
*Verdi3* : Flush all FSDB Files at 93,000 ps.

ucli% senv
activeDomain: Verilog
activeFile: /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh
activeFrame: 2
activeLine: 524
activeScope: uvm_pkg.\uvm_root::run_test 
activeThread: 13
endCol: 0
file: /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_root.svh
frame: 2
fsdbFilename: 
hasTB: 1
inputFilename: 
keyFilename: ucli.key
line: 524
logFilename: sim.log
macroIndex: -1
macroOffset: -1
pid: 12209
scope: uvm_pkg.\uvm_root::run_test 
startCol: 0
state: stopped
thread: 13
time: 93000
timePrecision: 1 ps
vcdFilename: 
vpdFilename:
ucli% puts $::ucliCore::cbug_active
0

ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% checkpoint -list -all
There are no checkpoints present.
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% stop
No stop points are set
ucli% if {[catch {ucliCore::setFocus tool}]} {}

ucli% finish; quit
           V C S   S i m u l a t i o n   R e p o r t 
Time: 93000 ps
CPU Time:      0.210 seconds;       Data structure size:   0.4Mb
Thu Dec  2 16:45:51 2021

VERDI_SIM_Terminated

