{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1372522593818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Full Version " "Version 12.0 Build 178 05/31/2012 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1372522593819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 30 00:16:21 2013 " "Processing started: Sun Jun 30 00:16:21 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1372522593819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1372522593819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1372522593819 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1 1372522598072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hazardcontrol.v 2 2 " "Found 2 design units, including 2 entities, in source file hazardcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1_3 " "Found entity 1: Mux4_1_3" {  } { { "HazardControl.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/HazardControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598138 ""} { "Info" "ISGN_ENTITY_NAME" "2 HazardControl " "Found entity 2: HazardControl" {  } { { "HazardControl.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/HazardControl.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.v 2 2 " "Found 2 design units, including 2 entities, in source file shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4_1 " "Found entity 1: Mux4_1" {  } { { "Shifter.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Shifter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598141 ""} { "Info" "ISGN_ENTITY_NAME" "2 MIPS_Shifter " "Found entity 2: MIPS_Shifter" {  } { { "Shifter.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Shifter.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numexpansion.v 1 1 " "Found 1 design units, including 1 entities, in source file numexpansion.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumExpansion " "Found entity 1: NumExpansion" {  } { { "NumExpansion.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/NumExpansion.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_register.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Register " "Found entity 1: MIPS_Register" {  } { { "MIPS_Register.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/MIPS_Register.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_wb_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file mem_wb_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MEM_WB_Seg " "Found entity 1: MEM_WB_Seg" {  } { { "MEM_WB_Seg.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/MEM_WB_Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "insrumemory.v 1 1 " "Found 1 design units, including 1 entities, in source file insrumemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstruMemory " "Found entity 1: InstruMemory" {  } { { "InsruMemory.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/InsruMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "if_id_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file if_id_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID_Seg " "Found entity 1: IF_ID_Seg" {  } { { "IF_ID_Seg.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/IF_ID_Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "id_ex_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file id_ex_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX_Seg " "Found entity 1: ID_EX_Seg" {  } { { "ID_EX_Seg.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ID_EX_Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "forward.v 1 1 " "Found 1 design units, including 1 entities, in source file forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 Forward " "Found entity 1: Forward" {  } { { "Forward.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598156 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "EX_MEM_Seg.v(28) " "Verilog HDL information at EX_MEM_Seg.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "EX_MEM_Seg.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/EX_MEM_Seg.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1372522598158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex_mem_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file ex_mem_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MEM_Seg " "Found entity 1: EX_MEM_Seg" {  } { { "EX_MEM_Seg.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/EX_MEM_Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 2 2 " "Found 2 design units, including 2 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_ShiftOutput " "Found entity 1: Register_ShiftOutput" {  } { { "DataMemory.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598161 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataMemory " "Found entity 2: DataMemory" {  } { { "DataMemory.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/DataMemory.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condition_check.v 4 4 " "Found 4 design units, including 4 entities, in source file condition_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1_Icontrol " "Found entity 1: MUX8_1_Icontrol" {  } { { "Condition_Check.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Condition_Check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598164 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX8_1_SL " "Found entity 2: MUX8_1_SL" {  } { { "Condition_Check.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Condition_Check.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598164 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX4_1_SL " "Found entity 3: MUX4_1_SL" {  } { { "Condition_Check.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Condition_Check.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598164 ""} { "Info" "ISGN_ENTITY_NAME" "4 Condition_Check " "Found entity 4: Condition_Check" {  } { { "Condition_Check.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Condition_Check.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 5 5 " "Found 5 design units, including 5 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Controller " "Found entity 1: ALU_Controller" {  } { { "ALU.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598167 ""} { "Info" "ISGN_ENTITY_NAME" "2 Adder " "Found entity 2: Adder" {  } { { "ALU.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598167 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX8_1_ALU " "Found entity 3: MUX8_1_ALU" {  } { { "ALU.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598167 ""} { "Info" "ISGN_ENTITY_NAME" "4 JudgeBit " "Found entity 4: JudgeBit" {  } { { "ALU.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598167 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU " "Found entity 5: ALU" {  } { { "ALU.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598167 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RegShift regshift pipeline.v(44) " "Verilog HDL Declaration information at pipeline.v(44): object \"RegShift\" differs only in case from object \"regshift\" in the same scope" {  } { { "pipeline.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1372522598170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "pipeline.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_shift.v 3 3 " "Found 3 design units, including 3 entities, in source file memory_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX8_1 " "Found entity 1: MUX8_1" {  } { { "Memory_Shift.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Memory_Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598183 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4_1 " "Found entity 2: MUX4_1" {  } { { "Memory_Shift.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Memory_Shift.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598183 ""} { "Info" "ISGN_ENTITY_NAME" "3 Memory_ShiftOutput " "Found entity 3: Memory_ShiftOutput" {  } { { "Memory_Shift.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Memory_Shift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522598183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522598183 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeline " "Elaborating entity \"pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1372522598278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardControl HazardControl:hazard " "Elaborating entity \"HazardControl\" for hierarchy \"HazardControl:hazard\"" {  } { { "pipeline.v" "hazard" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1_3 HazardControl:hazard\|Mux4_1_3:mux_PCSrc " "Elaborating entity \"Mux4_1_3\" for hierarchy \"HazardControl:hazard\|Mux4_1_3:mux_PCSrc\"" {  } { { "HazardControl.v" "mux_PCSrc" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/HazardControl.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4_1 Mux4_1:PC_selcet " "Elaborating entity \"Mux4_1\" for hierarchy \"Mux4_1:PC_selcet\"" {  } { { "pipeline.v" "PC_selcet" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc " "Elaborating entity \"PC\" for hierarchy \"PC:pc\"" {  } { { "pipeline.v" "pc" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstruMemory InstruMemory:instruct " "Elaborating entity \"InstruMemory\" for hierarchy \"InstruMemory:instruct\"" {  } { { "pipeline.v" "instruct" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID_Seg IF_ID_Seg:Seg1 " "Elaborating entity \"IF_ID_Seg\" for hierarchy \"IF_ID_Seg:Seg1\"" {  } { { "pipeline.v" "Seg1" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:controller " "Elaborating entity \"Controller\" for hierarchy \"Controller:controller\"" {  } { { "pipeline.v" "controller" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_Register MIPS_Register:mipsregister " "Elaborating entity \"MIPS_Register\" for hierarchy \"MIPS_Register:mipsregister\"" {  } { { "pipeline.v" "mipsregister" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NumExpansion NumExpansion:expansion " "Elaborating entity \"NumExpansion\" for hierarchy \"NumExpansion:expansion\"" {  } { { "pipeline.v" "expansion" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX_Seg ID_EX_Seg:seg2 " "Elaborating entity \"ID_EX_Seg\" for hierarchy \"ID_EX_Seg:seg2\"" {  } { { "pipeline.v" "seg2" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Forward Forward:forward " "Elaborating entity \"Forward\" for hierarchy \"Forward:forward\"" {  } { { "pipeline.v" "forward" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_ALU MUX8_1_ALU:mux8_one " "Elaborating entity \"MUX8_1_ALU\" for hierarchy \"MUX8_1_ALU:mux8_one\"" {  } { { "pipeline.v" "mux8_one" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu\"" {  } { { "pipeline.v" "alu" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Controller ALU:alu\|ALU_Controller:ALU_Con " "Elaborating entity \"ALU_Controller\" for hierarchy \"ALU:alu\|ALU_Controller:ALU_Con\"" {  } { { "ALU.v" "ALU_Con" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "JudgeBit ALU:alu\|JudgeBit:Judge " "Elaborating entity \"JudgeBit\" for hierarchy \"ALU:alu\|JudgeBit:Judge\"" {  } { { "ALU.v" "Judge" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder ALU:alu\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"ALU:alu\|Adder:adder\"" {  } { { "ALU.v" "adder" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/ALU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_Shifter MIPS_Shifter:shifter " "Elaborating entity \"MIPS_Shifter\" for hierarchy \"MIPS_Shifter:shifter\"" {  } { { "pipeline.v" "shifter" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MEM_Seg EX_MEM_Seg:seg3 " "Elaborating entity \"EX_MEM_Seg\" for hierarchy \"EX_MEM_Seg:seg3\"" {  } { { "pipeline.v" "seg3" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Condition_Check Condition_Check:condition_check " "Elaborating entity \"Condition_Check\" for hierarchy \"Condition_Check:condition_check\"" {  } { { "pipeline.v" "condition_check" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_SL Condition_Check:condition_check\|MUX8_1_SL:sl1 " "Elaborating entity \"MUX8_1_SL\" for hierarchy \"Condition_Check:condition_check\|MUX8_1_SL:sl1\"" {  } { { "Condition_Check.v" "sl1" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Condition_Check.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1_Icontrol Condition_Check:condition_check\|MUX8_1_Icontrol:MUX_Con " "Elaborating entity \"MUX8_1_Icontrol\" for hierarchy \"Condition_Check:condition_check\|MUX8_1_Icontrol:MUX_Con\"" {  } { { "Condition_Check.v" "MUX_Con" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/Condition_Check.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_ShiftOutput Register_ShiftOutput:regshift " "Elaborating entity \"Register_ShiftOutput\" for hierarchy \"Register_ShiftOutput:regshift\"" {  } { { "pipeline.v" "regshift" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX4_1 Register_ShiftOutput:regshift\|MUX4_1:mux4_1_0 " "Elaborating entity \"MUX4_1\" for hierarchy \"Register_ShiftOutput:regshift\|MUX4_1:mux4_1_0\"" {  } { { "DataMemory.v" "mux4_1_0" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/DataMemory.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8_1 Register_ShiftOutput:regshift\|MUX8_1:mux8_1_0 " "Elaborating entity \"MUX8_1\" for hierarchy \"Register_ShiftOutput:regshift\|MUX8_1:mux8_1_0\"" {  } { { "DataMemory.v" "mux8_1_0" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/DataMemory.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:datamemory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:datamemory\"" {  } { { "pipeline.v" "datamemory" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memory_ShiftOutput Memory_ShiftOutput:memshift " "Elaborating entity \"Memory_ShiftOutput\" for hierarchy \"Memory_ShiftOutput:memshift\"" {  } { { "pipeline.v" "memshift" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM_WB_Seg MEM_WB_Seg:seg4 " "Elaborating entity \"MEM_WB_Seg\" for hierarchy \"MEM_WB_Seg:seg4\"" {  } { { "pipeline.v" "seg4" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1372522598382 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "DataMemory:datamemory\|ram_rtl_0 " "Inferred dual-clock RAM node \"DataMemory:datamemory\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1372522599355 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "MIPS_Register:mipsregister\|register_rtl_0 " "Inferred dual-clock RAM node \"MIPS_Register:mipsregister\|register_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1 1372522599356 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MIPS_Register:mipsregister\|register " "RAM logic \"MIPS_Register:mipsregister\|register\" is uninferred due to asynchronous read logic" {  } { { "MIPS_Register.v" "register" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/MIPS_Register.v" 41 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1372522599357 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1372522599357 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/db/pipeline.ram0_InstruMemory_40db8005.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/db/pipeline.ram0_InstruMemory_40db8005.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1372522599398 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/db/pipeline.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/db/pipeline.ram0_MIPS_Register_1bfaa9c6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 -1 1372522600761 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "DataMemory:datamemory\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"DataMemory:datamemory\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 1024 " "Parameter NUMWORDS_A set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 1024 " "Parameter NUMWORDS_B set to 1024" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter INIT_FILE set to db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1372522601922 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MIPS_Register:mipsregister\|register_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MIPS_Register:mipsregister\|register_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/pipeline.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Parameter INIT_FILE set to db/pipeline.ram0_MIPS_Register_1bfaa9c6.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1372522601922 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1372522601922 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1372522601922 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DataMemory:datamemory\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"DataMemory:datamemory\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1372522601992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DataMemory:datamemory\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"DataMemory:datamemory\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pipeline.ram0_DataMemory_5d7c1658.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522601993 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1372522601993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_34i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_34i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_34i1 " "Found entity 1: altsyncram_34i1" {  } { { "db/altsyncram_34i1.tdf" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/db/altsyncram_34i1.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522602051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522602051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6nl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6nl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6nl1 " "Found entity 1: altsyncram_6nl1" {  } { { "db/altsyncram_6nl1.tdf" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/db/altsyncram_6nl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522602120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522602120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MIPS_Register:mipsregister\|altsyncram:register_rtl_0 " "Elaborated megafunction instantiation \"MIPS_Register:mipsregister\|altsyncram:register_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1372522602132 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MIPS_Register:mipsregister\|altsyncram:register_rtl_0 " "Instantiated megafunction \"MIPS_Register:mipsregister\|altsyncram:register_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/pipeline.ram0_MIPS_Register_1bfaa9c6.hdl.mif " "Parameter \"INIT_FILE\" = \"db/pipeline.ram0_MIPS_Register_1bfaa9c6.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1372522602133 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1372522602133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uoj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uoj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uoj1 " "Found entity 1: altsyncram_uoj1" {  } { { "db/altsyncram_uoj1.tdf" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/db/altsyncram_uoj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1372522602199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1372522602199 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1 1372522602758 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PCSrc\[2\] GND " "Pin \"PCSrc\[2\]\" is stuck at GND" {  } { { "pipeline.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1372522605324 "|pipeline|PCSrc[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MemDataSrc_ID\[2\] GND " "Pin \"MemDataSrc_ID\[2\]\" is stuck at GND" {  } { { "pipeline.v" "" { Text "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/pipeline.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1372522605324 "|pipeline|MemDataSrc_ID[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1372522605324 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/simulation/pipeline.map.smsg " "Generated suppressed messages file F:/altera/ComputerArchitectrue/pipeline2TimeSimulation/simulation/pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1372522608728 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1372522609091 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1372522609091 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4578 " "Implemented 4578 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1372522609457 ""} { "Info" "ICUT_CUT_TM_OPINS" "573 " "Implemented 573 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1372522609457 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3940 " "Implemented 3940 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1372522609457 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1372522609457 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1372522609457 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1372522609490 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 30 00:16:49 2013 " "Processing ended: Sun Jun 30 00:16:49 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1372522609490 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1372522609490 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1372522609490 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1372522609490 ""}
