// Seed: 3037740075
`define pp_13 0
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout id_13;
  output id_12;
  input id_11;
  output id_10;
  output id_9;
  inout id_8;
  input id_7;
  output id_6;
  output id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  logic id_13;
  assign id_12 = 1 * 1'd0;
  type_17(
      id_4, 1'b0
  );
  assign id_8 = 1;
  logic id_14;
  logic id_15 = (id_13);
  assign id_14 = 1 && 1 === id_4 ? id_8 : 1;
  assign id_8  = id_15;
endmodule
