// Seed: 2244775973
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14
);
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_6,
      id_13
  );
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  input wire id_2;
  input wire id_1;
  logic [1 : 1] id_15;
  assign id_3[-1'b0] = id_10;
  wire id_16;
  always @(-1'h0) begin : LABEL_0
    $unsigned(97);
    ;
  end
endmodule
