<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>PAR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">PAR, Physical Address Register</h1><p>The PAR characteristics are:</p><h2>Purpose</h2>
          <p>Returns the output address (OA) from an Address translation instruction that executed successfully, or fault information if the instruction did not execute successfully.</p>
        <p>This 
        register
       is part of the Address translation instructions functional group.</p><h2>Configuration</h2><p>AArch32 System register PAR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-par_el1.html">PAR_EL1</a>.
          </p>
          <p>The PAR returns a 32-bit value:</p>
        
          <ul>
            <li>
              When the PE is not in Hyp mode and is using the Short-descriptor translation table format.
            </li>
            <li>
              When the PE is in Hyp mode and executes an <a href="AArch32-ats12nsopr.html">ATS12NSOPR</a>,  <a href="AArch32-ats12nsopw.html">ATS12NSOPW</a>, <a href="AArch32-ats12nsour.html">ATS12NSOUR</a>, or <a href="AArch32-ats12nsouw.html">ATS12NSOUW</a> instruction when the value of <a href="AArch32-hcr.html">HCR</a>.VM is 0 and the value of <a href="AArch32-ttbcr.html">TTBCR</a>.EAE is 0.
            </li>
          </ul>
        
          <p>In these cases, PAR[63:32] is <span class="arm-defined-word">RES0</span>.</p>
        
          <p>Otherwise, the PAR returns a 64-bit value. This means it returns a 64-bit value in the following cases:</p>
        
          <ul>
            <li>
              When using the Long-descriptor translation table format.
            </li>
            <li>
              If the stage 1 address translation is disabled and <a href="AArch32-ttbcr.html">TTBCR</a>.EAE is set to 1.
            </li>
            <li>
              In an implementation that includes EL2, for the result of an ATS1Cxx instruction performed from Hyp mode.
            </li>
          </ul>
        
          <p>For PL1&amp;0 stage 1 translations, <a href="AArch32-ttbcr.html">TTBCR</a>.EAE selects the translation table format.</p>
        <p>
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>PAR is a 64-bit register that can also be accessed as a 32-bit value. If it is accessed as a 32-bit register, accesses read and write bits[31:0] and do not modify bits[63:32].</p>
        
          <p>The Configurations section specifies the cases where each PAR format is used.</p>
        <h2>Field descriptions</h2><p>The PAR bit assignments are:</p><h3>For all register layouts:</h3><h4 id="F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Address translation completed successfully.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Address translation aborted.</p>
                </td></tr></table><h3>When accessing PAR as a 32-bit register, PAR.F==0:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="20"><a href="#accessingPARasa32-bitregister,PAR.F0_PA">PA</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F0_LPAE">LPAE</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F0_NOS">NOS</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F0_NS">NS</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F0_IMP DEF">IMP DEF</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F0_SH">SH</a></td><td class="lr" colspan="3"><a href="#accessingPARasa32-bitregister,PAR.F0_Inner[2:0]">Inner[2:0]</a></td><td class="lr" colspan="2"><a href="#accessingPARasa32-bitregister,PAR.F0_Outer[1:0]">Outer[1:0]</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F0_SS">SS</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F0_F">F</a></td></tr></tbody></table><div class="text_before_fields">
            <p>This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>
            <p>On a successful conversion, the PAR can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:</p>
            <ul>
              <li>
                Memory attribute fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors. This applies to the NOS, SH, Inner, and Outer fields.
              </li>
              <li>
                See the NS bit description for constraints on the value it returns.
              </li>
            </ul>
          </div><h4 id="accessingPARasa32-bitregister,PAR.F0_PA">PA, bits [31:12]
                  </h4>
              <p>Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[31:12].</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F0_LPAE">LPAE, bit [11]
              </h4>
              <p>When updating the PAR with the result of the translation operation, this bit is set as follows:</p>
            <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Short-descriptor translation table format used. This means the PAR returned a 32-bit value.</p>
                </td></tr></table><h4 id="accessingPARasa32-bitregister,PAR.F0_NOS">NOS, bit [10]
              </h4>
              <p>Not Outer Shareable. When the returned value of PAR.SH is 1, indicates the Shareability attribute for the physical memory region:</p>
            <table class="valuetable"><tr><th>NOS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Memory region is Outer Shareable.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Memory region is Inner Shareable.</p>
                </td></tr></table>
              <p>When the returned value of PAR.SH is 0 the value returned to this field is <span class="arm-defined-word">UNKNOWN</span>.</p>
            
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F0_NS">NS, bit [9]
              </h4>
              <p>Non-secure. The NS attribute for a translation table entry from a Secure translation regime.</p>
            
              <p>For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.</p>
            
              <p>For a result from a Non-secure translation regime, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F0_IMP DEF">IMP DEF, bit [8]
              </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F0_SH">SH, bit [7]
              </h4>
              <p>Shareability. Indicates whether the physical memory region is Non-shareable:</p>
            <table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Memory is Non-shareable.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Memory is shareable, and PAR.NOS indicates whether the region is Outer Shareable or Inner Shareable.</p>
                </td></tr></table>
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F0_Inner[2:0]">Inner[2:0], bits [6:4]
                  </h4>
              <p>Inner cacheability attribute for the region. Permitted values are:</p>
            <table class="valuetable"><tr><th>Inner</th><th>Meaning</th></tr><tr><td class="bitfield">000</td><td>
                  <p>Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">001</td><td>
                  <p>Device-nGnRnE.</p>
                </td></tr><tr><td class="bitfield">011</td><td>
                  <p>Device-nGnRE.</p>
                </td></tr><tr><td class="bitfield">101</td><td>
                  <p>Write-Back, Write-Allocate.</p>
                </td></tr><tr><td class="bitfield">110</td><td>
                  <p>Write-Through.</p>
                </td></tr><tr><td class="bitfield">111</td><td>
                  <p>Write-Back, no Write-Allocate.</p>
                </td></tr></table>
              <p>The values <span class="binarynumber">010</span> and <span class="binarynumber">100</span> are reserved.</p>
            
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F0_Outer[1:0]">Outer[1:0], bits [3:2]
                  </h4>
              <p>Outer cacheability attribute for the region. Permitted values are:</p>
            <table class="valuetable"><tr><th>Outer</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-cacheable.</p>
                </td></tr><tr><td class="bitfield">01</td><td>
                  <p>Write-Back, Write-Allocate.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Write-Through, no Write-Allocate.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Write-Back, no Write-Allocate.</p>
                </td></tr></table>
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F0_SS">SS, bit [1]
              </h4>
              <p>Supersection. Used to indicate if the result is a Supersection:</p>
            <table class="valuetable"><tr><th>SS</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Result is not a Supersection. PAR[31:12] contains OA[31:12].</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Result is a Supersection, and:</p>
                
                  <ul>
                    <li>
                      PAR[31:24] contains OA[31:24].
                    </li>
                    <li>
                      PAR[23:16] contains OA[39:32].
                    </li>
                    <li>
                      PAR[15:12] contains <span class="binarynumber">0b0000</span>.
                    </li>
                  </ul>
                
                  <p>If an implementation supports less than 40 bits of physical address, the bits in the PAR field that correspond to physical address bits that are not implemented are <span class="arm-defined-word">UNKNOWN</span>.</p>
                </td></tr></table><h4 id="accessingPARasa32-bitregister,PAR.F0_F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Address translation completed successfully.</p>
                </td></tr></table><h3>When accessing PAR as a 32-bit register, PAR.F==1:</h3><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="16"><a href="#accessingPARasa32-bitregister,PAR.F1_IMP DEF">IMP DEF</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F1_LPAE">LPAE</a></td><td class="l">0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="6"><a href="#accessingPARasa32-bitregister,PAR.F1_FS">FS</a></td><td class="lr" colspan="1"><a href="#accessingPARasa32-bitregister,PAR.F1_F">F</a></td></tr></tbody></table><div class="text_before_fields">
            <p>This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>
          </div><h4 id="accessingPARasa32-bitregister,PAR.F1_IMP DEF">IMP DEF, bits [31:16]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F1_0">
                Bits [15:12]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F1_LPAE">LPAE, bit [11]
              </h4>
              <p>When updating the PAR with the result of the translation operation, this bit is set as follows:</p>
            <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Short-descriptor translation table format used. This means the PAR returned a 32-bit value.</p>
                </td></tr></table><h4 id="accessingPARasa32-bitregister,PAR.F1_0">
                Bits [10:7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F1_FS">FS, bits [6:1]
                  </h4>
              <p>Fault status bits. Bits [12,10,3:0] from the <a href="AArch32-dfsr.html">DFSR</a>, indicating the source of the abort.</p>
            <h4 id="accessingPARasa32-bitregister,PAR.F1_F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">1</td><td>
                  <p>Address translation aborted.</p>
                </td></tr></table><h3>When accessing PAR as a 64-bit register, PAR.F==0:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#accessingPARasa64-bitregister,PAR.F0_ATTR">ATTR</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="8"><a href="#accessingPARasa64-bitregister,PAR.F0_PA">PA</a></td></tr><tr class="firstrow"><td class="lr" colspan="20"><a href="#accessingPARasa64-bitregister,PAR.F0_PA">PA</a></td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F0_LPAE">LPAE</a></td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F0_IMP DEF">IMP DEF</a></td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F0_NS">NS</a></td><td class="lr" colspan="2"><a href="#accessingPARasa64-bitregister,PAR.F0_SH">SH</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F0_F">F</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>This section describes the register value returned by the successful execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>
            <p>On a successful conversion, the PAR can return a value that indicates the resulting attributes, rather than the values that appear in the translation table descriptors. More precisely:</p>
            <ul>
              <li>
                Memory attribute fields are permitted to report the resulting attributes, as determined by any permitted implementation choices and any applicable configuration bits, instead of reporting the values that appear in the translation table descriptors. This applies to the ATTR and SH fields.
              </li>
              <li>
                See the NS bit description for constraints on the value it returns.
              </li>
            </ul>
          </div><h4 id="accessingPARasa64-bitregister,PAR.F0_ATTR">ATTR, bits [63:56]
                  </h4>
              <p>Memory attributes for the returned output address. This field uses the same encoding as the Attr&lt;n&gt; fields in <a href="AArch32-mair0.html">MAIR0</a> and <a href="AArch32-mair1.html">MAIR1</a>.</p>
            
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F0_0">
                Bits [55:40]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F0_PA">PA, bits [39:12]
                  </h4>
              <p>Output address. The output address (OA) corresponding to the supplied input address. This field returns address bits[39:12].</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F0_LPAE">LPAE, bit [11]
              </h4>
              <p>When updating the PAR with the result of the translation operation, this bit is set as follows:</p>
            <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">1</td><td>
                  <p>Long-descriptor translation table format used. This means the PAR returned a 64-bit value.</p>
                </td></tr></table><h4 id="accessingPARasa64-bitregister,PAR.F0_IMP DEF">IMP DEF, bit [10]
              </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F0_NS">NS, bit [9]
              </h4>
              <p>Non-secure. The NS attribute for a translation table entry from a Secure translation regime.</p>
            
              <p>For a result from a Secure translation regime, this bit reflects the Security state of the physical address space of the translation. This means it reflects the effect of the NSTable bits of earlier levels of the translation table walk if those NSTable bits have an effect on the translation.</p>
            
              <p>For a result from a Non-secure translation regime, this bit is <span class="arm-defined-word">UNKNOWN</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F0_SH">SH, bits [8:7]
                  </h4>
              <p>Shareability attribute, for the returned output address. Permitted values are:</p>
            <table class="valuetable"><tr><th>SH</th><th>Meaning</th></tr><tr><td class="bitfield">00</td><td>
                  <p>Non-shareable.</p>
                </td></tr><tr><td class="bitfield">10</td><td>
                  <p>Outer Shareable.</p>
                </td></tr><tr><td class="bitfield">11</td><td>
                  <p>Inner Shareable.</p>
                </td></tr></table>
              <p>The value <span class="binarynumber">01</span> is reserved.</p>
            
              <div class="note"><span class="note-header">Note</span>
                <p>This field returns the value <span class="binarynumber">10</span> for:</p>
                <ul>
                  <li>
                    Any type of Device memory.
                  </li>
                  <li>
                    Normal memory with both Inner Non-cacheable and Outer Non-cacheable attributes.
                  </li>
                </ul>
              </div>
            
              <p>The value returned in this field can be the resulting attribute, as determined by any permitted implementation choices and any applicable configuration bits, instead of the value that appears in the translation table descriptor.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F0_0">
                Bits [6:1]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F0_F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Address translation completed successfully.</p>
                </td></tr></table><h3>When accessing PAR as a 64-bit register, PAR.F==1:</h3><table class="regdiagram"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="8"><a href="#accessingPARasa64-bitregister,PAR.F1_IMP DEF">IMP DEF</a></td><td class="lr" colspan="4"><a href="#accessingPARasa64-bitregister,PAR.F1_IMP DEF">IMP DEF</a></td><td class="lr" colspan="4"><a href="#accessingPARasa64-bitregister,PAR.F1_IMP DEF">IMP DEF</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td></tr><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F1_LPAE">LPAE</a></td><td class="lr">0</td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F1_FSTAGE">FSTAGE</a></td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F1_S2WLK">S2WLK</a></td><td class="lr">0</td><td class="lr" colspan="6"><a href="#accessingPARasa64-bitregister,PAR.F1_FST">FST</a></td><td class="lr" colspan="1"><a href="#accessingPARasa64-bitregister,PAR.F1_F">F</a></td></tr></tbody><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot></table><div class="text_before_fields">
            <p>This section describes the register value returned by a fault on the execution of an Address translation instruction. Software might subsequently write a different value to the register, and that write does not affect the operation of the PE.</p>
          </div><h4 id="accessingPARasa64-bitregister,PAR.F1_IMP DEF">IMP DEF, bits [63:56]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_IMP DEF">IMP DEF, bits [55:52]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_IMP DEF">IMP DEF, bits [51:48]
                  </h4>
              <p><span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_0">
                Bits [47:12]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_LPAE">LPAE, bit [11]
              </h4>
              <p>When updating the PAR with the result of the translation operation, this bit is set as follows:</p>
            <table class="valuetable"><tr><th>LPAE</th><th>Meaning</th></tr><tr><td class="bitfield">1</td><td>
                  <p>Long-descriptor translation table format used. This means the PAR returned a 64-bit value.</p>
                </td></tr></table><h4 id="accessingPARasa64-bitregister,PAR.F1_0">
                Bit [10]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_FSTAGE">FSTAGE, bit [9]
              </h4>
              <p>Indicates the translation stage at which the translation aborted:</p>
            <table class="valuetable"><tr><th>FSTAGE</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Translation aborted because of a fault in the stage 1 translation.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Translation aborted because of a fault in the stage 2 translation.</p>
                </td></tr></table><h4 id="accessingPARasa64-bitregister,PAR.F1_S2WLK">S2WLK, bit [8]
              </h4>
              <p>If this bit is set to 1, it indicates the translation aborted because of a stage 2 fault during a stage 1 translation table walk.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_0">
                Bit [7]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_FST">FST, bits [6:1]
                  </h4>
              <p>Fault status field. Values are as in the <a href="AArch32-dfsr.html">DFSR</a>.STATUS and <a href="AArch32-ifsr.html">IFSR</a>.STATUS fields when using the Long-descriptor translation table format.</p>
            <h4 id="accessingPARasa64-bitregister,PAR.F1_F">F, bit [0]
              </h4>
              <p>Indicates whether the instruction performed a successful address translation.</p>
            <table class="valuetable"><tr><th>F</th><th>Meaning</th></tr><tr><td class="bitfield">1</td><td>
                  <p>Address translation aborted.</p>
                </td></tr></table><div class="access_mechanisms"><h2>Accessing the PAR</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c7, c4, 0</td><td>000</td><td>000</td><td>0111</td><td>1111</td><td>0100</td></tr></table><ul></ul></div><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRRC with the following syntax:</p><p class="asm-code">MRRC  &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCRR with the following syntax:</p><p class="asm-code">MCRR  &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, 
                &lt;Rt2&gt;, c7</td><td>0000</td><td>1111</td><td>0111</td></tr></table><ul></ul></div><h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">Configuration</th><th class="accessibility_control" colspan="3">
            Control
          </th><th colspan="4">
          Accessibility
        </th><th rowspan="2">Instance</th></tr><tr><th class="accessibility_control">E2H</th><th class="accessibility_control">TGE</th><th class="accessibility_control">NS</th><th>EL0</th><th>EL1</th><th>EL2</th><th>EL3</th></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>PAR</td></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>PAR</td></tr><tr><td>
            EL3 not implemented
          </td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>PAR</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>RW</td><td>
        n/a
      </td><td>
        n/a
      </td><td>PAR</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>
        n/a
      </td><td>PAR</td></tr><tr><td>
            EL3 using AArch64</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>
        n/a
      </td><td>PAR</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td class="accessibility_control">1</td><td>
        -
      </td><td>RW</td><td>RW</td><td>RW</td><td>PAR_ns</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">1</td><td class="accessibility_control">1</td><td>
        -
      </td><td>
        n/a
      </td><td>RW</td><td>RW</td><td>PAR_ns</td></tr><tr><td>
            EL3 using AArch32</td><td class="accessibility_control">x</td><td class="accessibility_control">x</td><td class="accessibility_control">0</td><td>
        -
      </td><td>
        n/a
      </td><td>
        n/a
      </td><td>RW</td><td>PAR_s</td></tr></table><p><p>This table applies to all instructions that can access this register.</p></p><h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when 
            accessing this register.
          </p></div><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T7==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch64
        and
        SCR_EL3.NS==1 &amp;&amp; HCR_EL2.E2H==1 &amp;&amp; HCR_EL2.TGE==0
        :
      </p><ul><li><p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T7==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented and is using AArch32
        and
        SCR_EL3.NS==1
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T7==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 16:41</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
