Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Tue Jul 17 14:46:53 2018
| Host         : ECE-LAB308 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Text_Input_Output_control_sets_placed.rpt
| Design       : Text_Input_Output
| Device       : xc7a35t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    16 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              92 |           23 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             207 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------------+-------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal             |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------+---------------------------------------+-------------------------------+------------------+----------------+
|  digits/CLK    |                                       |                               |                1 |              2 |
|  clk_IBUF_BUFG | reset_trigger/E[0]                    | reset_trigger/SR[0]           |                2 |              5 |
|  clk_IBUF_BUFG | save_trigger/E[0]                     | reset_trigger/SS[0]           |                1 |              5 |
|  clk_IBUF_BUFG | memory/memory_reg_0_15_0_0__0_i_1_n_0 |                               |                2 |              5 |
|  clk_IBUF_BUFG | memory/memory_reg_0_15_0_0_i_1_n_0    |                               |                2 |              5 |
|  cout_BUFG     | read_address[4]_i_2_n_0               | read_address[4]_i_1_n_0       |                1 |              5 |
|  clk_IBUF_BUFG |                                       |                               |                3 |              8 |
|  cout_BUFG     |                                       | msg4[7]_i_1_n_0               |                7 |             28 |
|  clk_IBUF_BUFG |                                       | digits/count00_carry__1_n_1   |                8 |             32 |
|  clk_IBUF_BUFG |                                       | scroller/count00_carry__1_n_1 |                8 |             32 |
|  clk_IBUF_BUFG | digits/count00_carry__1_n_1           | digits/count1[0]_i_1__0_n_0   |                8 |             32 |
|  clk_IBUF_BUFG | digits/count1[0]_i_1__0_n_0           | digits/count2[0]_i_1__0_n_0   |                8 |             32 |
|  clk_IBUF_BUFG | digits/count2[0]_i_1__0_n_0           | digits/count3[0]_i_1__0_n_0   |                8 |             32 |
|  clk_IBUF_BUFG | scroller/count00_carry__1_n_1         | scroller/count1[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG | scroller/count1[0]_i_1_n_0            | scroller/count2[0]_i_1_n_0    |                8 |             32 |
|  clk_IBUF_BUFG | scroller/count2[0]_i_1_n_0            | scroller/count3[0]_i_1_n_0    |                8 |             32 |
+----------------+---------------------------------------+-------------------------------+------------------+----------------+


