
PRO1_Nikodemus_Nilsson_Ohm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008150  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008e8  080082e0  080082e0  000092e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008bc8  08008bc8  0000a064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008bc8  08008bc8  00009bc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008bd0  08008bd0  0000a064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008bd0  08008bd0  00009bd0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008bd4  08008bd4  00009bd4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  08008bd8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000076e0  20000064  08008c3c  0000a064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20007744  08008c3c  0000a744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fedb  00000000  00000000  0000a094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000498e  00000000  00000000  00029f6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab8  00000000  00000000  0002e900  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001494  00000000  00000000  000303b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b260  00000000  00000000  0003184c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00020181  00000000  00000000  0005caac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101e8f  00000000  00000000  0007cc2d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0017eabc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007130  00000000  00000000  0017eb00  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000009b  00000000  00000000  00185c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000064 	.word	0x20000064
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080082c8 	.word	0x080082c8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000068 	.word	0x20000068
 80001cc:	080082c8 	.word	0x080082c8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <readMomentaryButton>:

static uint8_t lastBtnLeft = GPIO_PIN_SET;
static uint8_t lastBtnUp   = GPIO_PIN_SET;


void readMomentaryButton(GPIO_TypeDef* Port, uint16_t Pin, uint8_t* lastState, bool* outFlag) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b086      	sub	sp, #24
 8000500:	af00      	add	r7, sp, #0
 8000502:	60f8      	str	r0, [r7, #12]
 8000504:	607a      	str	r2, [r7, #4]
 8000506:	603b      	str	r3, [r7, #0]
 8000508:	460b      	mov	r3, r1
 800050a:	817b      	strh	r3, [r7, #10]
    uint8_t currentState = HAL_GPIO_ReadPin(Port, Pin);
 800050c:	897b      	ldrh	r3, [r7, #10]
 800050e:	4619      	mov	r1, r3
 8000510:	68f8      	ldr	r0, [r7, #12]
 8000512:	f001 fe7d 	bl	8002210 <HAL_GPIO_ReadPin>
 8000516:	4603      	mov	r3, r0
 8000518:	75fb      	strb	r3, [r7, #23]
    *outFlag = false;
 800051a:	683b      	ldr	r3, [r7, #0]
 800051c:	2200      	movs	r2, #0
 800051e:	701a      	strb	r2, [r3, #0]

    if (*lastState == GPIO_PIN_SET && currentState == GPIO_PIN_RESET) {
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	781b      	ldrb	r3, [r3, #0]
 8000524:	2b01      	cmp	r3, #1
 8000526:	d105      	bne.n	8000534 <readMomentaryButton+0x38>
 8000528:	7dfb      	ldrb	r3, [r7, #23]
 800052a:	2b00      	cmp	r3, #0
 800052c:	d102      	bne.n	8000534 <readMomentaryButton+0x38>
        *outFlag = true;
 800052e:	683b      	ldr	r3, [r7, #0]
 8000530:	2201      	movs	r2, #1
 8000532:	701a      	strb	r2, [r3, #0]
    }
    *lastState = currentState;
 8000534:	687b      	ldr	r3, [r7, #4]
 8000536:	7dfa      	ldrb	r2, [r7, #23]
 8000538:	701a      	strb	r2, [r3, #0]
}
 800053a:	bf00      	nop
 800053c:	3718      	adds	r7, #24
 800053e:	46bd      	mov	sp, r7
 8000540:	bd80      	pop	{r7, pc}

08000542 <readToggleSwitch>:

void readToggleSwitch(GPIO_TypeDef* Port, uint16_t Pin, bool* outState) {
 8000542:	b580      	push	{r7, lr}
 8000544:	b084      	sub	sp, #16
 8000546:	af00      	add	r7, sp, #0
 8000548:	60f8      	str	r0, [r7, #12]
 800054a:	460b      	mov	r3, r1
 800054c:	607a      	str	r2, [r7, #4]
 800054e:	817b      	strh	r3, [r7, #10]
    if (HAL_GPIO_ReadPin(Port, Pin) == GPIO_PIN_RESET) {
 8000550:	897b      	ldrh	r3, [r7, #10]
 8000552:	4619      	mov	r1, r3
 8000554:	68f8      	ldr	r0, [r7, #12]
 8000556:	f001 fe5b 	bl	8002210 <HAL_GPIO_ReadPin>
 800055a:	4603      	mov	r3, r0
 800055c:	2b00      	cmp	r3, #0
 800055e:	d103      	bne.n	8000568 <readToggleSwitch+0x26>
        *outState = true;
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	2201      	movs	r2, #1
 8000564:	701a      	strb	r2, [r3, #0]
    } else {
        *outState = false;
    }
}
 8000566:	e002      	b.n	800056e <readToggleSwitch+0x2c>
        *outState = false;
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	2200      	movs	r2, #0
 800056c:	701a      	strb	r2, [r3, #0]
}
 800056e:	bf00      	nop
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
	...

08000578 <readAndSetInputsState>:

// --- MAIN INPUT CONTROLLER ---
void readAndSetInputsState() {
 8000578:	b580      	push	{r7, lr}
 800057a:	b082      	sub	sp, #8
 800057c:	af00      	add	r7, sp, #0
	InputState_t* state;
	state = Return_InputState();
 800057e:	f000 f8e3 	bl	8000748 <Return_InputState>
 8000582:	6078      	str	r0, [r7, #4]

    readMomentaryButton(PL1_Switch_GPIO_Port, PL1_Switch_Pin, &lastBtnLeft, &state->Button_Pressed_Left);
 8000584:	687b      	ldr	r3, [r7, #4]
 8000586:	4a19      	ldr	r2, [pc, #100]	@ (80005ec <readAndSetInputsState+0x74>)
 8000588:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800058c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000590:	f7ff ffb4 	bl	80004fc <readMomentaryButton>
    readMomentaryButton(PL2_Switch_GPIO_Port, PL2_Switch_Pin, &lastBtnUp,   &state->Button_Pressed_Up);
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	3301      	adds	r3, #1
 8000598:	4a15      	ldr	r2, [pc, #84]	@ (80005f0 <readAndSetInputsState+0x78>)
 800059a:	2180      	movs	r1, #128	@ 0x80
 800059c:	4815      	ldr	r0, [pc, #84]	@ (80005f4 <readAndSetInputsState+0x7c>)
 800059e:	f7ff ffad 	bl	80004fc <readMomentaryButton>

    readToggleSwitch(TL1_Car_GPIO_Port, TL1_Car_Pin, &state->Car_Pesent_Left);
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	3302      	adds	r3, #2
 80005a6:	461a      	mov	r2, r3
 80005a8:	2110      	movs	r1, #16
 80005aa:	4813      	ldr	r0, [pc, #76]	@ (80005f8 <readAndSetInputsState+0x80>)
 80005ac:	f7ff ffc9 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL2_Car_GPIO_Port, TL2_Car_Pin, &state->Car_Pesent_Down);
 80005b0:	687b      	ldr	r3, [r7, #4]
 80005b2:	3305      	adds	r3, #5
 80005b4:	461a      	mov	r2, r3
 80005b6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80005ba:	480e      	ldr	r0, [pc, #56]	@ (80005f4 <readAndSetInputsState+0x7c>)
 80005bc:	f7ff ffc1 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL3_Car_GPIO_Port, TL3_Car_Pin, &state->Car_Pesent_Right);
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	3304      	adds	r3, #4
 80005c4:	461a      	mov	r2, r3
 80005c6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80005ca:	480a      	ldr	r0, [pc, #40]	@ (80005f4 <readAndSetInputsState+0x7c>)
 80005cc:	f7ff ffb9 	bl	8000542 <readToggleSwitch>
    readToggleSwitch(TL4_Car_GPIO_Port, TL4_Car_Pin, &state->Car_Pesent_Up);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	3303      	adds	r3, #3
 80005d4:	461a      	mov	r2, r3
 80005d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005da:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005de:	f7ff ffb0 	bl	8000542 <readToggleSwitch>
}
 80005e2:	bf00      	nop
 80005e4:	3708      	adds	r7, #8
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bd80      	pop	{r7, pc}
 80005ea:	bf00      	nop
 80005ec:	20000000 	.word	0x20000000
 80005f0:	20000001 	.word	0x20000001
 80005f4:	48000400 	.word	0x48000400
 80005f8:	48000800 	.word	0x48000800

080005fc <readAndSet>:
#include "stdint.h"
#include "stdbool.h"
#include "main.h"
#include "Model/traffic_state.h"

void readAndSet(void) {
 80005fc:	b580      	push	{r7, lr}
 80005fe:	b082      	sub	sp, #8
 8000600:	af00      	add	r7, sp, #0
	LightsState_t* lightsState = Return_LightsState();
 8000602:	f000 f897 	bl	8000734 <Return_LightsState>
 8000606:	6078      	str	r0, [r7, #4]
	InputState_t* inputState = Return_InputState();
 8000608:	f000 f89e 	bl	8000748 <Return_InputState>
 800060c:	6038      	str	r0, [r7, #0]

	if (inputState->Button_Pressed_Left) {
 800060e:	683b      	ldr	r3, [r7, #0]
 8000610:	781b      	ldrb	r3, [r3, #0]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d005      	beq.n	8000622 <readAndSet+0x26>
		lightsState->Horizontal_Traffic_Light_State.Pdst_State = 0;
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	2200      	movs	r2, #0
 800061a:	739a      	strb	r2, [r3, #14]
		lightsState->Horizontal_Traffic_Light_State.toggle = true;
 800061c:	687b      	ldr	r3, [r7, #4]
 800061e:	2201      	movs	r2, #1
 8000620:	73da      	strb	r2, [r3, #15]
	}

	if (inputState->Car_Pesent_Left) {
 8000622:	683b      	ldr	r3, [r7, #0]
 8000624:	789b      	ldrb	r3, [r3, #2]
 8000626:	2b00      	cmp	r3, #0
 8000628:	d009      	beq.n	800063e <readAndSet+0x42>
		if (lightsState->Horizontal_Traffic_Light_State.Delays.pedestrianDelay > 0)
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	8a1b      	ldrh	r3, [r3, #16]
 800062e:	2b00      	cmp	r3, #0
 8000630:	d005      	beq.n	800063e <readAndSet+0x42>
			lightsState->Horizontal_Traffic_Light_State.Delays.pedestrianDelay -= 1;
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	8a1b      	ldrh	r3, [r3, #16]
 8000636:	3b01      	subs	r3, #1
 8000638:	b29a      	uxth	r2, r3
 800063a:	687b      	ldr	r3, [r7, #4]
 800063c:	821a      	strh	r2, [r3, #16]
	}

}
 800063e:	bf00      	nop
 8000640:	3708      	adds	r7, #8
 8000642:	46bd      	mov	sp, r7
 8000644:	bd80      	pop	{r7, pc}
	...

08000648 <State_Init>:

LightsState_t lightState;
InputState_t inputState;


void State_Init(void) {
 8000648:	b480      	push	{r7}
 800064a:	af00      	add	r7, sp, #0
	lightState.toggleFrequenzy = 500;
 800064c:	4b37      	ldr	r3, [pc, #220]	@ (800072c <State_Init+0xe4>)
 800064e:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000652:	801a      	strh	r2, [r3, #0]

	// Standard delay times
	lightState.Standard_Delay_Times.pedestrianDelay = 10000;
 8000654:	4b35      	ldr	r3, [pc, #212]	@ (800072c <State_Init+0xe4>)
 8000656:	f242 7210 	movw	r2, #10000	@ 0x2710
 800065a:	805a      	strh	r2, [r3, #2]
	lightState.Standard_Delay_Times.walkingDelay = 10000;
 800065c:	4b33      	ldr	r3, [pc, #204]	@ (800072c <State_Init+0xe4>)
 800065e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000662:	809a      	strh	r2, [r3, #4]
	lightState.Standard_Delay_Times.greenDelay = 10000;
 8000664:	4b31      	ldr	r3, [pc, #196]	@ (800072c <State_Init+0xe4>)
 8000666:	f242 7210 	movw	r2, #10000	@ 0x2710
 800066a:	80da      	strh	r2, [r3, #6]
	lightState.Standard_Delay_Times.orangeDelay = 10000;
 800066c:	4b2f      	ldr	r3, [pc, #188]	@ (800072c <State_Init+0xe4>)
 800066e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000672:	811a      	strh	r2, [r3, #8]
	lightState.Standard_Delay_Times.redDelay = 10000;
 8000674:	4b2d      	ldr	r3, [pc, #180]	@ (800072c <State_Init+0xe4>)
 8000676:	f242 7210 	movw	r2, #10000	@ 0x2710
 800067a:	815a      	strh	r2, [r3, #10]

	// Horizontal
	// Lights
	lightState.Horizontal_Traffic_Light_State.Light_State_LU = 0;
 800067c:	4b2b      	ldr	r3, [pc, #172]	@ (800072c <State_Init+0xe4>)
 800067e:	2200      	movs	r2, #0
 8000680:	731a      	strb	r2, [r3, #12]
	lightState.Horizontal_Traffic_Light_State.Light_State_RD = 0;
 8000682:	4b2a      	ldr	r3, [pc, #168]	@ (800072c <State_Init+0xe4>)
 8000684:	2200      	movs	r2, #0
 8000686:	735a      	strb	r2, [r3, #13]
	lightState.Horizontal_Traffic_Light_State.Pdst_State = 1;
 8000688:	4b28      	ldr	r3, [pc, #160]	@ (800072c <State_Init+0xe4>)
 800068a:	2201      	movs	r2, #1
 800068c:	739a      	strb	r2, [r3, #14]
	// Delays
	lightState.Horizontal_Traffic_Light_State.Delays.pedestrianDelay = 10000;
 800068e:	4b27      	ldr	r3, [pc, #156]	@ (800072c <State_Init+0xe4>)
 8000690:	f242 7210 	movw	r2, #10000	@ 0x2710
 8000694:	821a      	strh	r2, [r3, #16]
	lightState.Horizontal_Traffic_Light_State.Delays.walkingDelay = 10000;
 8000696:	4b25      	ldr	r3, [pc, #148]	@ (800072c <State_Init+0xe4>)
 8000698:	f242 7210 	movw	r2, #10000	@ 0x2710
 800069c:	825a      	strh	r2, [r3, #18]
	lightState.Horizontal_Traffic_Light_State.Delays.greenDelay = 10000;
 800069e:	4b23      	ldr	r3, [pc, #140]	@ (800072c <State_Init+0xe4>)
 80006a0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006a4:	829a      	strh	r2, [r3, #20]
	lightState.Horizontal_Traffic_Light_State.Delays.orangeDelay = 10000;
 80006a6:	4b21      	ldr	r3, [pc, #132]	@ (800072c <State_Init+0xe4>)
 80006a8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006ac:	82da      	strh	r2, [r3, #22]
	lightState.Horizontal_Traffic_Light_State.Delays.redDelay = 10000;
 80006ae:	4b1f      	ldr	r3, [pc, #124]	@ (800072c <State_Init+0xe4>)
 80006b0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006b4:	831a      	strh	r2, [r3, #24]

	lightState.Horizontal_Traffic_Light_State.toggle = false;
 80006b6:	4b1d      	ldr	r3, [pc, #116]	@ (800072c <State_Init+0xe4>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	73da      	strb	r2, [r3, #15]

	// Vertical
	// Lights
	lightState.Vertical_Traffic_Light_State.Light_State_LU = 2;
 80006bc:	4b1b      	ldr	r3, [pc, #108]	@ (800072c <State_Init+0xe4>)
 80006be:	2202      	movs	r2, #2
 80006c0:	769a      	strb	r2, [r3, #26]
	lightState.Vertical_Traffic_Light_State.Light_State_RD = 2;
 80006c2:	4b1a      	ldr	r3, [pc, #104]	@ (800072c <State_Init+0xe4>)
 80006c4:	2202      	movs	r2, #2
 80006c6:	76da      	strb	r2, [r3, #27]
	lightState.Vertical_Traffic_Light_State.Pdst_State = 0;
 80006c8:	4b18      	ldr	r3, [pc, #96]	@ (800072c <State_Init+0xe4>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	771a      	strb	r2, [r3, #28]
	// Delays
	lightState.Vertical_Traffic_Light_State.Delays.pedestrianDelay = 10000;
 80006ce:	4b17      	ldr	r3, [pc, #92]	@ (800072c <State_Init+0xe4>)
 80006d0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006d4:	83da      	strh	r2, [r3, #30]
	lightState.Vertical_Traffic_Light_State.Delays.walkingDelay = 10000;
 80006d6:	4b15      	ldr	r3, [pc, #84]	@ (800072c <State_Init+0xe4>)
 80006d8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006dc:	841a      	strh	r2, [r3, #32]
	lightState.Vertical_Traffic_Light_State.Delays.greenDelay = 10000;
 80006de:	4b13      	ldr	r3, [pc, #76]	@ (800072c <State_Init+0xe4>)
 80006e0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006e4:	845a      	strh	r2, [r3, #34]	@ 0x22
	lightState.Vertical_Traffic_Light_State.Delays.orangeDelay = 10000;
 80006e6:	4b11      	ldr	r3, [pc, #68]	@ (800072c <State_Init+0xe4>)
 80006e8:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006ec:	849a      	strh	r2, [r3, #36]	@ 0x24
	lightState.Vertical_Traffic_Light_State.Delays.redDelay = 10000;
 80006ee:	4b0f      	ldr	r3, [pc, #60]	@ (800072c <State_Init+0xe4>)
 80006f0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80006f4:	84da      	strh	r2, [r3, #38]	@ 0x26

	lightState.Vertical_Traffic_Light_State.toggle = false;
 80006f6:	4b0d      	ldr	r3, [pc, #52]	@ (800072c <State_Init+0xe4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	775a      	strb	r2, [r3, #29]


	// Inputs
	inputState.Button_Pressed_Left = false;
 80006fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000730 <State_Init+0xe8>)
 80006fe:	2200      	movs	r2, #0
 8000700:	701a      	strb	r2, [r3, #0]
	inputState.Button_Pressed_Up = false;
 8000702:	4b0b      	ldr	r3, [pc, #44]	@ (8000730 <State_Init+0xe8>)
 8000704:	2200      	movs	r2, #0
 8000706:	705a      	strb	r2, [r3, #1]

	inputState.Car_Pesent_Left = false;
 8000708:	4b09      	ldr	r3, [pc, #36]	@ (8000730 <State_Init+0xe8>)
 800070a:	2200      	movs	r2, #0
 800070c:	709a      	strb	r2, [r3, #2]
	inputState.Car_Pesent_Up = false;
 800070e:	4b08      	ldr	r3, [pc, #32]	@ (8000730 <State_Init+0xe8>)
 8000710:	2200      	movs	r2, #0
 8000712:	70da      	strb	r2, [r3, #3]
	inputState.Car_Pesent_Right = false;
 8000714:	4b06      	ldr	r3, [pc, #24]	@ (8000730 <State_Init+0xe8>)
 8000716:	2200      	movs	r2, #0
 8000718:	711a      	strb	r2, [r3, #4]
	inputState.Car_Pesent_Down = false;
 800071a:	4b05      	ldr	r3, [pc, #20]	@ (8000730 <State_Init+0xe8>)
 800071c:	2200      	movs	r2, #0
 800071e:	715a      	strb	r2, [r3, #5]
}
 8000720:	bf00      	nop
 8000722:	46bd      	mov	sp, r7
 8000724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000728:	4770      	bx	lr
 800072a:	bf00      	nop
 800072c:	20000080 	.word	0x20000080
 8000730:	200000a8 	.word	0x200000a8

08000734 <Return_LightsState>:

LightsState_t* Return_LightsState(void) {
 8000734:	b480      	push	{r7}
 8000736:	af00      	add	r7, sp, #0
	return &lightState;
 8000738:	4b02      	ldr	r3, [pc, #8]	@ (8000744 <Return_LightsState+0x10>)
}
 800073a:	4618      	mov	r0, r3
 800073c:	46bd      	mov	sp, r7
 800073e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000742:	4770      	bx	lr
 8000744:	20000080 	.word	0x20000080

08000748 <Return_InputState>:

InputState_t* Return_InputState(void) {
 8000748:	b480      	push	{r7}
 800074a:	af00      	add	r7, sp, #0
	return &inputState;
 800074c:	4b02      	ldr	r3, [pc, #8]	@ (8000758 <Return_InputState+0x10>)
}
 800074e:	4618      	mov	r0, r3
 8000750:	46bd      	mov	sp, r7
 8000752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000756:	4770      	bx	lr
 8000758:	200000a8 	.word	0x200000a8

0800075c <set_delay>:
#include "Model/traffic_state.h"

#include "ssd1306.h"
#include "ssd1306_fonts.h"

void set_delay(char text[], uint8_t pos, uint16_t delay, uint16_t standardDelayTime) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b088      	sub	sp, #32
 8000760:	af02      	add	r7, sp, #8
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	4608      	mov	r0, r1
 8000766:	4611      	mov	r1, r2
 8000768:	461a      	mov	r2, r3
 800076a:	4603      	mov	r3, r0
 800076c:	72fb      	strb	r3, [r7, #11]
 800076e:	460b      	mov	r3, r1
 8000770:	813b      	strh	r3, [r7, #8]
 8000772:	4613      	mov	r3, r2
 8000774:	80fb      	strh	r3, [r7, #6]
	if (standardDelayTime == 0) return;
 8000776:	88fb      	ldrh	r3, [r7, #6]
 8000778:	2b00      	cmp	r3, #0
 800077a:	d02f      	beq.n	80007dc <set_delay+0x80>

	uint8_t scaledRemainingTime = (50 * delay) / standardDelayTime;
 800077c:	893b      	ldrh	r3, [r7, #8]
 800077e:	2232      	movs	r2, #50	@ 0x32
 8000780:	fb03 f202 	mul.w	r2, r3, r2
 8000784:	88fb      	ldrh	r3, [r7, #6]
 8000786:	fb92 f3f3 	sdiv	r3, r2, r3
 800078a:	75fb      	strb	r3, [r7, #23]

	ssd1306_SetCursor(pos, 54);
 800078c:	7afb      	ldrb	r3, [r7, #11]
 800078e:	2136      	movs	r1, #54	@ 0x36
 8000790:	4618      	mov	r0, r3
 8000792:	f001 f913 	bl	80019bc <ssd1306_SetCursor>
	ssd1306_WriteString(text, Font_7x10, Black);
 8000796:	4b13      	ldr	r3, [pc, #76]	@ (80007e4 <set_delay+0x88>)
 8000798:	2200      	movs	r2, #0
 800079a:	9200      	str	r2, [sp, #0]
 800079c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800079e:	68f8      	ldr	r0, [r7, #12]
 80007a0:	f001 f8e6 	bl	8001970 <ssd1306_WriteString>

	ssd1306_DrawRectangle(pos + 3, 1, pos + 10, 51, Black);
 80007a4:	7afb      	ldrb	r3, [r7, #11]
 80007a6:	3303      	adds	r3, #3
 80007a8:	b2d8      	uxtb	r0, r3
 80007aa:	7afb      	ldrb	r3, [r7, #11]
 80007ac:	330a      	adds	r3, #10
 80007ae:	b2da      	uxtb	r2, r3
 80007b0:	2300      	movs	r3, #0
 80007b2:	9300      	str	r3, [sp, #0]
 80007b4:	2333      	movs	r3, #51	@ 0x33
 80007b6:	2101      	movs	r1, #1
 80007b8:	f001 f984 	bl	8001ac4 <ssd1306_DrawRectangle>
	ssd1306_FillRectangle(pos + 3, 51 - scaledRemainingTime, pos + 10, 51, Black);
 80007bc:	7afb      	ldrb	r3, [r7, #11]
 80007be:	3303      	adds	r3, #3
 80007c0:	b2d8      	uxtb	r0, r3
 80007c2:	7dfb      	ldrb	r3, [r7, #23]
 80007c4:	f1c3 0333 	rsb	r3, r3, #51	@ 0x33
 80007c8:	b2d9      	uxtb	r1, r3
 80007ca:	7afb      	ldrb	r3, [r7, #11]
 80007cc:	330a      	adds	r3, #10
 80007ce:	b2da      	uxtb	r2, r3
 80007d0:	2300      	movs	r3, #0
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	2333      	movs	r3, #51	@ 0x33
 80007d6:	f001 f9ac 	bl	8001b32 <ssd1306_FillRectangle>
 80007da:	e000      	b.n	80007de <set_delay+0x82>
	if (standardDelayTime == 0) return;
 80007dc:	bf00      	nop
}
 80007de:	3718      	adds	r7, #24
 80007e0:	46bd      	mov	sp, r7
 80007e2:	bd80      	pop	{r7, pc}
 80007e4:	08008bbc 	.word	0x08008bbc

080007e8 <update_OLED>:

void update_OLED() {
 80007e8:	b580      	push	{r7, lr}
 80007ea:	b082      	sub	sp, #8
 80007ec:	af00      	add	r7, sp, #0

	LightsState_t* state;
	state = Return_LightsState();
 80007ee:	f7ff ffa1 	bl	8000734 <Return_LightsState>
 80007f2:	6078      	str	r0, [r7, #4]


	ssd1306_Fill(White);
 80007f4:	2001      	movs	r0, #1
 80007f6:	f000 ff95 	bl	8001724 <ssd1306_Fill>

	set_delay("P1", 0, state->Horizontal_Traffic_Light_State.Delays.pedestrianDelay, state->Standard_Delay_Times.pedestrianDelay);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	8a1a      	ldrh	r2, [r3, #16]
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	885b      	ldrh	r3, [r3, #2]
 8000802:	2100      	movs	r1, #0
 8000804:	4820      	ldr	r0, [pc, #128]	@ (8000888 <update_OLED+0xa0>)
 8000806:	f7ff ffa9 	bl	800075c <set_delay>
	set_delay("W1", 16, state->Horizontal_Traffic_Light_State.Delays.walkingDelay, state->Standard_Delay_Times.walkingDelay);
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	8a5a      	ldrh	r2, [r3, #18]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	889b      	ldrh	r3, [r3, #4]
 8000812:	2110      	movs	r1, #16
 8000814:	481d      	ldr	r0, [pc, #116]	@ (800088c <update_OLED+0xa4>)
 8000816:	f7ff ffa1 	bl	800075c <set_delay>

	set_delay("P2", 32, state->Vertical_Traffic_Light_State.Delays.pedestrianDelay, state->Standard_Delay_Times.pedestrianDelay);
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	8bda      	ldrh	r2, [r3, #30]
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	885b      	ldrh	r3, [r3, #2]
 8000822:	2120      	movs	r1, #32
 8000824:	481a      	ldr	r0, [pc, #104]	@ (8000890 <update_OLED+0xa8>)
 8000826:	f7ff ff99 	bl	800075c <set_delay>
	set_delay("W2", 48, state->Vertical_Traffic_Light_State.Delays.walkingDelay, state->Standard_Delay_Times.walkingDelay);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	8c1a      	ldrh	r2, [r3, #32]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	889b      	ldrh	r3, [r3, #4]
 8000832:	2130      	movs	r1, #48	@ 0x30
 8000834:	4817      	ldr	r0, [pc, #92]	@ (8000894 <update_OLED+0xac>)
 8000836:	f7ff ff91 	bl	800075c <set_delay>

	set_delay("G1", 64, state->Horizontal_Traffic_Light_State.Delays.greenDelay, state->Standard_Delay_Times.greenDelay);
 800083a:	687b      	ldr	r3, [r7, #4]
 800083c:	8a9a      	ldrh	r2, [r3, #20]
 800083e:	687b      	ldr	r3, [r7, #4]
 8000840:	88db      	ldrh	r3, [r3, #6]
 8000842:	2140      	movs	r1, #64	@ 0x40
 8000844:	4814      	ldr	r0, [pc, #80]	@ (8000898 <update_OLED+0xb0>)
 8000846:	f7ff ff89 	bl	800075c <set_delay>
	set_delay("R1", 80, state->Horizontal_Traffic_Light_State.Delays.redDelay, state->Standard_Delay_Times.redDelay);
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	8b1a      	ldrh	r2, [r3, #24]
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	895b      	ldrh	r3, [r3, #10]
 8000852:	2150      	movs	r1, #80	@ 0x50
 8000854:	4811      	ldr	r0, [pc, #68]	@ (800089c <update_OLED+0xb4>)
 8000856:	f7ff ff81 	bl	800075c <set_delay>

	set_delay("G2", 96, state->Vertical_Traffic_Light_State.Delays.greenDelay, state->Standard_Delay_Times.greenDelay);
 800085a:	687b      	ldr	r3, [r7, #4]
 800085c:	8c5a      	ldrh	r2, [r3, #34]	@ 0x22
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	88db      	ldrh	r3, [r3, #6]
 8000862:	2160      	movs	r1, #96	@ 0x60
 8000864:	480e      	ldr	r0, [pc, #56]	@ (80008a0 <update_OLED+0xb8>)
 8000866:	f7ff ff79 	bl	800075c <set_delay>
	set_delay("R2", 112, state->Vertical_Traffic_Light_State.Delays.redDelay, state->Standard_Delay_Times.redDelay);
 800086a:	687b      	ldr	r3, [r7, #4]
 800086c:	8cda      	ldrh	r2, [r3, #38]	@ 0x26
 800086e:	687b      	ldr	r3, [r7, #4]
 8000870:	895b      	ldrh	r3, [r3, #10]
 8000872:	2170      	movs	r1, #112	@ 0x70
 8000874:	480b      	ldr	r0, [pc, #44]	@ (80008a4 <update_OLED+0xbc>)
 8000876:	f7ff ff71 	bl	800075c <set_delay>

	ssd1306_UpdateScreen();
 800087a:	f000 ff6b 	bl	8001754 <ssd1306_UpdateScreen>
}
 800087e:	bf00      	nop
 8000880:	3708      	adds	r7, #8
 8000882:	46bd      	mov	sp, r7
 8000884:	bd80      	pop	{r7, pc}
 8000886:	bf00      	nop
 8000888:	080082e0 	.word	0x080082e0
 800088c:	080082e4 	.word	0x080082e4
 8000890:	080082e8 	.word	0x080082e8
 8000894:	080082ec 	.word	0x080082ec
 8000898:	080082f0 	.word	0x080082f0
 800089c:	080082f4 	.word	0x080082f4
 80008a0:	080082f8 	.word	0x080082f8
 80008a4:	080082fc 	.word	0x080082fc

080008a8 <set_Traffic_Light>:
//Up TL
//Led10 = 0x80 000
//Led11 = 0x100 000
//Led12 = 0x200 000

void set_Traffic_Light(uint8_t* data, uint32_t bit, uint8_t ofst, TrafficLightState* state) {
 80008a8:	b480      	push	{r7}
 80008aa:	b085      	sub	sp, #20
 80008ac:	af00      	add	r7, sp, #0
 80008ae:	60f8      	str	r0, [r7, #12]
 80008b0:	60b9      	str	r1, [r7, #8]
 80008b2:	603b      	str	r3, [r7, #0]
 80008b4:	4613      	mov	r3, r2
 80008b6:	71fb      	strb	r3, [r7, #7]
	if (*state == 0) {
 80008b8:	683b      	ldr	r3, [r7, #0]
 80008ba:	781b      	ldrb	r3, [r3, #0]
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d10b      	bne.n	80008d8 <set_Traffic_Light+0x30>
		*data |= bit >> ofst;
 80008c0:	68fb      	ldr	r3, [r7, #12]
 80008c2:	781a      	ldrb	r2, [r3, #0]
 80008c4:	79fb      	ldrb	r3, [r7, #7]
 80008c6:	68b9      	ldr	r1, [r7, #8]
 80008c8:	fa21 f303 	lsr.w	r3, r1, r3
 80008cc:	b2db      	uxtb	r3, r3
 80008ce:	4313      	orrs	r3, r2
 80008d0:	b2da      	uxtb	r2, r3
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	701a      	strb	r2, [r3, #0]
	} else if (*state == 1) {
		*data |= (bit << 1) >> ofst;
	} else {
		*data |= (bit << 2) >> ofst;
	}
}
 80008d6:	e01c      	b.n	8000912 <set_Traffic_Light+0x6a>
	} else if (*state == 1) {
 80008d8:	683b      	ldr	r3, [r7, #0]
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	2b01      	cmp	r3, #1
 80008de:	d10c      	bne.n	80008fa <set_Traffic_Light+0x52>
		*data |= (bit << 1) >> ofst;
 80008e0:	68fb      	ldr	r3, [r7, #12]
 80008e2:	781a      	ldrb	r2, [r3, #0]
 80008e4:	68bb      	ldr	r3, [r7, #8]
 80008e6:	0059      	lsls	r1, r3, #1
 80008e8:	79fb      	ldrb	r3, [r7, #7]
 80008ea:	fa21 f303 	lsr.w	r3, r1, r3
 80008ee:	b2db      	uxtb	r3, r3
 80008f0:	4313      	orrs	r3, r2
 80008f2:	b2da      	uxtb	r2, r3
 80008f4:	68fb      	ldr	r3, [r7, #12]
 80008f6:	701a      	strb	r2, [r3, #0]
}
 80008f8:	e00b      	b.n	8000912 <set_Traffic_Light+0x6a>
		*data |= (bit << 2) >> ofst;
 80008fa:	68fb      	ldr	r3, [r7, #12]
 80008fc:	781a      	ldrb	r2, [r3, #0]
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	0099      	lsls	r1, r3, #2
 8000902:	79fb      	ldrb	r3, [r7, #7]
 8000904:	fa21 f303 	lsr.w	r3, r1, r3
 8000908:	b2db      	uxtb	r3, r3
 800090a:	4313      	orrs	r3, r2
 800090c:	b2da      	uxtb	r2, r3
 800090e:	68fb      	ldr	r3, [r7, #12]
 8000910:	701a      	strb	r2, [r3, #0]
}
 8000912:	bf00      	nop
 8000914:	3714      	adds	r7, #20
 8000916:	46bd      	mov	sp, r7
 8000918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800091c:	4770      	bx	lr

0800091e <set_Pedestrian_Light>:

void set_Pedestrian_Light(uint8_t* data, uint32_t bit, uint8_t ofst, PedestrianLightState* state) {
 800091e:	b480      	push	{r7}
 8000920:	b085      	sub	sp, #20
 8000922:	af00      	add	r7, sp, #0
 8000924:	60f8      	str	r0, [r7, #12]
 8000926:	60b9      	str	r1, [r7, #8]
 8000928:	603b      	str	r3, [r7, #0]
 800092a:	4613      	mov	r3, r2
 800092c:	71fb      	strb	r3, [r7, #7]
	if (*state == 0) {
 800092e:	683b      	ldr	r3, [r7, #0]
 8000930:	781b      	ldrb	r3, [r3, #0]
 8000932:	2b00      	cmp	r3, #0
 8000934:	d10b      	bne.n	800094e <set_Pedestrian_Light+0x30>
		*data |= bit >> ofst;
 8000936:	68fb      	ldr	r3, [r7, #12]
 8000938:	781a      	ldrb	r2, [r3, #0]
 800093a:	79fb      	ldrb	r3, [r7, #7]
 800093c:	68b9      	ldr	r1, [r7, #8]
 800093e:	fa21 f303 	lsr.w	r3, r1, r3
 8000942:	b2db      	uxtb	r3, r3
 8000944:	4313      	orrs	r3, r2
 8000946:	b2da      	uxtb	r2, r3
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	701a      	strb	r2, [r3, #0]
	} else {
		*data |= (bit << 1) >> ofst;
	}
}
 800094c:	e00b      	b.n	8000966 <set_Pedestrian_Light+0x48>
		*data |= (bit << 1) >> ofst;
 800094e:	68fb      	ldr	r3, [r7, #12]
 8000950:	781a      	ldrb	r2, [r3, #0]
 8000952:	68bb      	ldr	r3, [r7, #8]
 8000954:	0059      	lsls	r1, r3, #1
 8000956:	79fb      	ldrb	r3, [r7, #7]
 8000958:	fa21 f303 	lsr.w	r3, r1, r3
 800095c:	b2db      	uxtb	r3, r3
 800095e:	4313      	orrs	r3, r2
 8000960:	b2da      	uxtb	r2, r3
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	701a      	strb	r2, [r3, #0]
}
 8000966:	bf00      	nop
 8000968:	3714      	adds	r7, #20
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <toggle_Pedestrian_Blue>:

void toggle_Pedestrian_Blue(uint8_t* data, uint32_t bit, uint8_t ofst, bool* state, uint16_t* toggleFrequenzy) {
 8000972:	b580      	push	{r7, lr}
 8000974:	b084      	sub	sp, #16
 8000976:	af00      	add	r7, sp, #0
 8000978:	60f8      	str	r0, [r7, #12]
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	603b      	str	r3, [r7, #0]
 800097e:	4613      	mov	r3, r2
 8000980:	71fb      	strb	r3, [r7, #7]
	if (*state == true) {
 8000982:	683b      	ldr	r3, [r7, #0]
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	2b00      	cmp	r3, #0
 8000988:	d015      	beq.n	80009b6 <toggle_Pedestrian_Blue+0x44>
		if ((HAL_GetTick() / *toggleFrequenzy) % 2 == 0) {
 800098a:	f001 f985 	bl	8001c98 <HAL_GetTick>
 800098e:	4602      	mov	r2, r0
 8000990:	69bb      	ldr	r3, [r7, #24]
 8000992:	881b      	ldrh	r3, [r3, #0]
 8000994:	fbb2 f3f3 	udiv	r3, r2, r3
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	2b00      	cmp	r3, #0
 800099e:	d10a      	bne.n	80009b6 <toggle_Pedestrian_Blue+0x44>
			*data |= (bit >> ofst);
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	781a      	ldrb	r2, [r3, #0]
 80009a4:	79fb      	ldrb	r3, [r7, #7]
 80009a6:	68b9      	ldr	r1, [r7, #8]
 80009a8:	fa21 f303 	lsr.w	r3, r1, r3
 80009ac:	b2db      	uxtb	r3, r3
 80009ae:	4313      	orrs	r3, r2
 80009b0:	b2da      	uxtb	r2, r3
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	701a      	strb	r2, [r3, #0]
		}
	}
}
 80009b6:	bf00      	nop
 80009b8:	3710      	adds	r7, #16
 80009ba:	46bd      	mov	sp, r7
 80009bc:	bd80      	pop	{r7, pc}

080009be <Decode_State>:

spiData Decode_State() {
 80009be:	b580      	push	{r7, lr}
 80009c0:	b086      	sub	sp, #24
 80009c2:	af02      	add	r7, sp, #8
	LightsState_t* state;
	state = Return_LightsState();
 80009c4:	f7ff feb6 	bl	8000734 <Return_LightsState>
 80009c8:	60f8      	str	r0, [r7, #12]

	spiData temp;

	temp.data[0] = 0;
 80009ca:	2300      	movs	r3, #0
 80009cc:	713b      	strb	r3, [r7, #4]
	temp.data[1] = 0;
 80009ce:	2300      	movs	r3, #0
 80009d0:	717b      	strb	r3, [r7, #5]
	temp.data[2] = 0;
 80009d2:	2300      	movs	r3, #0
 80009d4:	71bb      	strb	r3, [r7, #6]

	// Horizontal
	set_Traffic_Light(&temp.data[2], 0x1, 0, &state->Horizontal_Traffic_Light_State.Light_State_LU);
 80009d6:	68fb      	ldr	r3, [r7, #12]
 80009d8:	f103 020c 	add.w	r2, r3, #12
 80009dc:	1d3b      	adds	r3, r7, #4
 80009de:	1c98      	adds	r0, r3, #2
 80009e0:	4613      	mov	r3, r2
 80009e2:	2200      	movs	r2, #0
 80009e4:	2101      	movs	r1, #1
 80009e6:	f7ff ff5f 	bl	80008a8 <set_Traffic_Light>
	set_Traffic_Light(&temp.data[0], 0x10000, 16, &state->Horizontal_Traffic_Light_State.Light_State_RD);
 80009ea:	68fb      	ldr	r3, [r7, #12]
 80009ec:	330d      	adds	r3, #13
 80009ee:	1d38      	adds	r0, r7, #4
 80009f0:	2210      	movs	r2, #16
 80009f2:	f44f 3180 	mov.w	r1, #65536	@ 0x10000
 80009f6:	f7ff ff57 	bl	80008a8 <set_Traffic_Light>
	set_Pedestrian_Light(&temp.data[2], 0x8, 0, &state->Horizontal_Traffic_Light_State.Pdst_State);
 80009fa:	68fb      	ldr	r3, [r7, #12]
 80009fc:	f103 020e 	add.w	r2, r3, #14
 8000a00:	1d3b      	adds	r3, r7, #4
 8000a02:	1c98      	adds	r0, r3, #2
 8000a04:	4613      	mov	r3, r2
 8000a06:	2200      	movs	r2, #0
 8000a08:	2108      	movs	r1, #8
 8000a0a:	f7ff ff88 	bl	800091e <set_Pedestrian_Light>

	// Vertical
	set_Traffic_Light(&temp.data[0], 0x80000, 16, &state->Vertical_Traffic_Light_State.Light_State_LU);
 8000a0e:	68fb      	ldr	r3, [r7, #12]
 8000a10:	331a      	adds	r3, #26
 8000a12:	1d38      	adds	r0, r7, #4
 8000a14:	2210      	movs	r2, #16
 8000a16:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8000a1a:	f7ff ff45 	bl	80008a8 <set_Traffic_Light>
	set_Traffic_Light(&temp.data[1], 0x100, 8, &state->Vertical_Traffic_Light_State.Light_State_RD);
 8000a1e:	68fb      	ldr	r3, [r7, #12]
 8000a20:	f103 021b 	add.w	r2, r3, #27
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	1c58      	adds	r0, r3, #1
 8000a28:	4613      	mov	r3, r2
 8000a2a:	2208      	movs	r2, #8
 8000a2c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a30:	f7ff ff3a 	bl	80008a8 <set_Traffic_Light>
	set_Pedestrian_Light(&temp.data[1], 0x800, 8, &state->Vertical_Traffic_Light_State.Pdst_State);
 8000a34:	68fb      	ldr	r3, [r7, #12]
 8000a36:	f103 021c 	add.w	r2, r3, #28
 8000a3a:	1d3b      	adds	r3, r7, #4
 8000a3c:	1c58      	adds	r0, r3, #1
 8000a3e:	4613      	mov	r3, r2
 8000a40:	2208      	movs	r2, #8
 8000a42:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a46:	f7ff ff6a 	bl	800091e <set_Pedestrian_Light>

	toggle_Pedestrian_Blue(&temp.data[2], 0x20, 0, &state->Horizontal_Traffic_Light_State.toggle, &state->toggleFrequenzy);
 8000a4a:	68fb      	ldr	r3, [r7, #12]
 8000a4c:	f103 010f 	add.w	r1, r3, #15
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	1d3a      	adds	r2, r7, #4
 8000a54:	1c90      	adds	r0, r2, #2
 8000a56:	9300      	str	r3, [sp, #0]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	2120      	movs	r1, #32
 8000a5e:	f7ff ff88 	bl	8000972 <toggle_Pedestrian_Blue>
	toggle_Pedestrian_Blue(&temp.data[1], 0x2000, 8, &state->Vertical_Traffic_Light_State.toggle, &state->toggleFrequenzy);
 8000a62:	68fb      	ldr	r3, [r7, #12]
 8000a64:	f103 011d 	add.w	r1, r3, #29
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	1d3a      	adds	r2, r7, #4
 8000a6c:	1c50      	adds	r0, r2, #1
 8000a6e:	9300      	str	r3, [sp, #0]
 8000a70:	460b      	mov	r3, r1
 8000a72:	2208      	movs	r2, #8
 8000a74:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000a78:	f7ff ff7b 	bl	8000972 <toggle_Pedestrian_Blue>

	return temp;
 8000a7c:	f107 0308 	add.w	r3, r7, #8
 8000a80:	1d3a      	adds	r2, r7, #4
 8000a82:	6812      	ldr	r2, [r2, #0]
 8000a84:	4611      	mov	r1, r2
 8000a86:	8019      	strh	r1, [r3, #0]
 8000a88:	3302      	adds	r3, #2
 8000a8a:	0c12      	lsrs	r2, r2, #16
 8000a8c:	701a      	strb	r2, [r3, #0]
 8000a8e:	2300      	movs	r3, #0
 8000a90:	7a3a      	ldrb	r2, [r7, #8]
 8000a92:	f362 0307 	bfi	r3, r2, #0, #8
 8000a96:	7a7a      	ldrb	r2, [r7, #9]
 8000a98:	f362 230f 	bfi	r3, r2, #8, #8
 8000a9c:	7aba      	ldrb	r2, [r7, #10]
 8000a9e:	f362 4317 	bfi	r3, r2, #16, #8
}
 8000aa2:	4618      	mov	r0, r3
 8000aa4:	3710      	adds	r7, #16
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
	...

08000aac <Set_TrafficLights>:


void Set_TrafficLights() {
 8000aac:	b580      	push	{r7, lr}
 8000aae:	b082      	sub	sp, #8
 8000ab0:	af00      	add	r7, sp, #0
	spiData spiData;
	spiData = Decode_State();
 8000ab2:	f7ff ff84 	bl	80009be <Decode_State>
 8000ab6:	4603      	mov	r3, r0
 8000ab8:	461a      	mov	r2, r3
 8000aba:	713a      	strb	r2, [r7, #4]
 8000abc:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8000ac0:	717a      	strb	r2, [r7, #5]
 8000ac2:	f3c3 4307 	ubfx	r3, r3, #16, #8
 8000ac6:	71bb      	strb	r3, [r7, #6]

    // 1. Lower Latch
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_RESET);
 8000ac8:	2200      	movs	r2, #0
 8000aca:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ace:	4809      	ldr	r0, [pc, #36]	@ (8000af4 <Set_TrafficLights+0x48>)
 8000ad0:	f001 fbb6 	bl	8002240 <HAL_GPIO_WritePin>

    // 2. Transmit 3 Bytes
    HAL_SPI_Transmit(&hspi3, spiData.data, 3, 100);
 8000ad4:	1d39      	adds	r1, r7, #4
 8000ad6:	2364      	movs	r3, #100	@ 0x64
 8000ad8:	2203      	movs	r2, #3
 8000ada:	4807      	ldr	r0, [pc, #28]	@ (8000af8 <Set_TrafficLights+0x4c>)
 8000adc:	f002 ffbd 	bl	8003a5a <HAL_SPI_Transmit>

    // 3. Raise Latch
    HAL_GPIO_WritePin(SR_STCP_GPIO_Port, SR_STCP_Pin, GPIO_PIN_SET);
 8000ae0:	2201      	movs	r2, #1
 8000ae2:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000ae6:	4803      	ldr	r0, [pc, #12]	@ (8000af4 <Set_TrafficLights+0x48>)
 8000ae8:	f001 fbaa 	bl	8002240 <HAL_GPIO_WritePin>
}
 8000aec:	bf00      	nop
 8000aee:	3708      	adds	r7, #8
 8000af0:	46bd      	mov	sp, r7
 8000af2:	bd80      	pop	{r7, pc}
 8000af4:	48000400 	.word	0x48000400
 8000af8:	20000130 	.word	0x20000130

08000afc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000afc:	b580      	push	{r7, lr}
 8000afe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Init */
	State_Init();
 8000b00:	f7ff fda2 	bl	8000648 <State_Init>
	ssd1306_Init();
 8000b04:	f000 fda4 	bl	8001650 <ssd1306_Init>
  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */

  outputMutex = xSemaphoreCreateMutex();
 8000b08:	2001      	movs	r0, #1
 8000b0a:	f004 fde6 	bl	80056da <xQueueCreateMutex>
 8000b0e:	4603      	mov	r3, r0
 8000b10:	4a18      	ldr	r2, [pc, #96]	@ (8000b74 <MX_FREERTOS_Init+0x78>)
 8000b12:	6013      	str	r3, [r2, #0]
  inputMutex = xSemaphoreCreateMutex();
 8000b14:	2001      	movs	r0, #1
 8000b16:	f004 fde0 	bl	80056da <xQueueCreateMutex>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	4a16      	ldr	r2, [pc, #88]	@ (8000b78 <MX_FREERTOS_Init+0x7c>)
 8000b1e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of FSM_Task */
  FSM_TaskHandle = osThreadNew(StartFSM_Task, NULL, &FSM_Task_attributes);
 8000b20:	4a16      	ldr	r2, [pc, #88]	@ (8000b7c <MX_FREERTOS_Init+0x80>)
 8000b22:	2100      	movs	r1, #0
 8000b24:	4816      	ldr	r0, [pc, #88]	@ (8000b80 <MX_FREERTOS_Init+0x84>)
 8000b26:	f004 fae3 	bl	80050f0 <osThreadNew>
 8000b2a:	4603      	mov	r3, r0
 8000b2c:	4a15      	ldr	r2, [pc, #84]	@ (8000b84 <MX_FREERTOS_Init+0x88>)
 8000b2e:	6013      	str	r3, [r2, #0]

  /* creation of Input_Task */
  Input_TaskHandle = osThreadNew(StartInputTask, NULL, &Input_Task_attributes);
 8000b30:	4a15      	ldr	r2, [pc, #84]	@ (8000b88 <MX_FREERTOS_Init+0x8c>)
 8000b32:	2100      	movs	r1, #0
 8000b34:	4815      	ldr	r0, [pc, #84]	@ (8000b8c <MX_FREERTOS_Init+0x90>)
 8000b36:	f004 fadb 	bl	80050f0 <osThreadNew>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	4a14      	ldr	r2, [pc, #80]	@ (8000b90 <MX_FREERTOS_Init+0x94>)
 8000b3e:	6013      	str	r3, [r2, #0]

  /* creation of Output_Task */
  Output_TaskHandle = osThreadNew(StartOutputTask, NULL, &Output_Task_attributes);
 8000b40:	4a14      	ldr	r2, [pc, #80]	@ (8000b94 <MX_FREERTOS_Init+0x98>)
 8000b42:	2100      	movs	r1, #0
 8000b44:	4814      	ldr	r0, [pc, #80]	@ (8000b98 <MX_FREERTOS_Init+0x9c>)
 8000b46:	f004 fad3 	bl	80050f0 <osThreadNew>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	4a13      	ldr	r2, [pc, #76]	@ (8000b9c <MX_FREERTOS_Init+0xa0>)
 8000b4e:	6013      	str	r3, [r2, #0]

  /* creation of Poti_Task */
  Poti_TaskHandle = osThreadNew(StartPotiTask, NULL, &Poti_Task_attributes);
 8000b50:	4a13      	ldr	r2, [pc, #76]	@ (8000ba0 <MX_FREERTOS_Init+0xa4>)
 8000b52:	2100      	movs	r1, #0
 8000b54:	4813      	ldr	r0, [pc, #76]	@ (8000ba4 <MX_FREERTOS_Init+0xa8>)
 8000b56:	f004 facb 	bl	80050f0 <osThreadNew>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	4a12      	ldr	r2, [pc, #72]	@ (8000ba8 <MX_FREERTOS_Init+0xac>)
 8000b5e:	6013      	str	r3, [r2, #0]

  /* creation of OLED_Task */
  OLED_TaskHandle = osThreadNew(StartOLEDTask, NULL, &OLED_Task_attributes);
 8000b60:	4a12      	ldr	r2, [pc, #72]	@ (8000bac <MX_FREERTOS_Init+0xb0>)
 8000b62:	2100      	movs	r1, #0
 8000b64:	4812      	ldr	r0, [pc, #72]	@ (8000bb0 <MX_FREERTOS_Init+0xb4>)
 8000b66:	f004 fac3 	bl	80050f0 <osThreadNew>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	4a11      	ldr	r2, [pc, #68]	@ (8000bb4 <MX_FREERTOS_Init+0xb8>)
 8000b6e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	200000b0 	.word	0x200000b0
 8000b78:	200000b4 	.word	0x200000b4
 8000b7c:	08008354 	.word	0x08008354
 8000b80:	08000bb9 	.word	0x08000bb9
 8000b84:	200000b8 	.word	0x200000b8
 8000b88:	08008378 	.word	0x08008378
 8000b8c:	08000c19 	.word	0x08000c19
 8000b90:	200000bc 	.word	0x200000bc
 8000b94:	0800839c 	.word	0x0800839c
 8000b98:	08000c55 	.word	0x08000c55
 8000b9c:	200000c0 	.word	0x200000c0
 8000ba0:	080083c0 	.word	0x080083c0
 8000ba4:	08000cad 	.word	0x08000cad
 8000ba8:	200000c4 	.word	0x200000c4
 8000bac:	080083e4 	.word	0x080083e4
 8000bb0:	08000cbd 	.word	0x08000cbd
 8000bb4:	200000c8 	.word	0x200000c8

08000bb8 <StartFSM_Task>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartFSM_Task */
void StartFSM_Task(void *argument)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartFSM_Task */
  /* Infinite loop */
  for(;;)
  {
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000bc0:	4b13      	ldr	r3, [pc, #76]	@ (8000c10 <StartFSM_Task+0x58>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bc8:	4618      	mov	r0, r3
 8000bca:	f005 f821 	bl	8005c10 <xQueueSemaphoreTake>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b01      	cmp	r3, #1
 8000bd2:	d119      	bne.n	8000c08 <StartFSM_Task+0x50>
	  {
		  if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000bd4:	4b0f      	ldr	r3, [pc, #60]	@ (8000c14 <StartFSM_Task+0x5c>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bdc:	4618      	mov	r0, r3
 8000bde:	f005 f817 	bl	8005c10 <xQueueSemaphoreTake>
 8000be2:	4603      	mov	r3, r0
 8000be4:	2b01      	cmp	r3, #1
 8000be6:	d108      	bne.n	8000bfa <StartFSM_Task+0x42>
		  {
			  readAndSet();
 8000be8:	f7ff fd08 	bl	80005fc <readAndSet>
			  xSemaphoreGive(outputMutex);
 8000bec:	4b09      	ldr	r3, [pc, #36]	@ (8000c14 <StartFSM_Task+0x5c>)
 8000bee:	6818      	ldr	r0, [r3, #0]
 8000bf0:	2300      	movs	r3, #0
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	2100      	movs	r1, #0
 8000bf6:	f004 fd89 	bl	800570c <xQueueGenericSend>
		  }
		  xSemaphoreGive(inputMutex);
 8000bfa:	4b05      	ldr	r3, [pc, #20]	@ (8000c10 <StartFSM_Task+0x58>)
 8000bfc:	6818      	ldr	r0, [r3, #0]
 8000bfe:	2300      	movs	r3, #0
 8000c00:	2200      	movs	r2, #0
 8000c02:	2100      	movs	r1, #0
 8000c04:	f004 fd82 	bl	800570c <xQueueGenericSend>
	  }
	  osDelay(1);
 8000c08:	2001      	movs	r0, #1
 8000c0a:	f004 fb03 	bl	8005214 <osDelay>
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000c0e:	e7d7      	b.n	8000bc0 <StartFSM_Task+0x8>
 8000c10:	200000b4 	.word	0x200000b4
 8000c14:	200000b0 	.word	0x200000b0

08000c18 <StartInputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartInputTask */
void StartInputTask(void *argument)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartInputTask */
  for(;;)
  {
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000c20:	4b0b      	ldr	r3, [pc, #44]	@ (8000c50 <StartInputTask+0x38>)
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c28:	4618      	mov	r0, r3
 8000c2a:	f004 fff1 	bl	8005c10 <xQueueSemaphoreTake>
 8000c2e:	4603      	mov	r3, r0
 8000c30:	2b01      	cmp	r3, #1
 8000c32:	d108      	bne.n	8000c46 <StartInputTask+0x2e>
	  {
		  readAndSetInputsState();
 8000c34:	f7ff fca0 	bl	8000578 <readAndSetInputsState>
		  xSemaphoreGive(inputMutex);
 8000c38:	4b05      	ldr	r3, [pc, #20]	@ (8000c50 <StartInputTask+0x38>)
 8000c3a:	6818      	ldr	r0, [r3, #0]
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	2200      	movs	r2, #0
 8000c40:	2100      	movs	r1, #0
 8000c42:	f004 fd63 	bl	800570c <xQueueGenericSend>
	  }

	  osDelay(10);
 8000c46:	200a      	movs	r0, #10
 8000c48:	f004 fae4 	bl	8005214 <osDelay>
	  if (xSemaphoreTake(inputMutex, portMAX_DELAY) == pdTRUE)
 8000c4c:	e7e8      	b.n	8000c20 <StartInputTask+0x8>
 8000c4e:	bf00      	nop
 8000c50:	200000b4 	.word	0x200000b4

08000c54 <StartOutputTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOutputTask */
void StartOutputTask(void *argument)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b082      	sub	sp, #8
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOutputTask */
  /* Infinite loop */
	HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 8000c5c:	2201      	movs	r2, #1
 8000c5e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000c62:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c66:	f001 faeb 	bl	8002240 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SR_Enable_GPIO_Port, SR_Enable_Pin, GPIO_PIN_RESET);
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2180      	movs	r1, #128	@ 0x80
 8000c6e:	480d      	ldr	r0, [pc, #52]	@ (8000ca4 <StartOutputTask+0x50>)
 8000c70:	f001 fae6 	bl	8002240 <HAL_GPIO_WritePin>

	for(;;)
	{
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000c74:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca8 <StartOutputTask+0x54>)
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f004 ffc7 	bl	8005c10 <xQueueSemaphoreTake>
 8000c82:	4603      	mov	r3, r0
 8000c84:	2b01      	cmp	r3, #1
 8000c86:	d108      	bne.n	8000c9a <StartOutputTask+0x46>
		{
			Set_TrafficLights();
 8000c88:	f7ff ff10 	bl	8000aac <Set_TrafficLights>
			xSemaphoreGive(outputMutex);
 8000c8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <StartOutputTask+0x54>)
 8000c8e:	6818      	ldr	r0, [r3, #0]
 8000c90:	2300      	movs	r3, #0
 8000c92:	2200      	movs	r2, #0
 8000c94:	2100      	movs	r1, #0
 8000c96:	f004 fd39 	bl	800570c <xQueueGenericSend>
		}
		osDelay(200);
 8000c9a:	20c8      	movs	r0, #200	@ 0xc8
 8000c9c:	f004 faba 	bl	8005214 <osDelay>
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000ca0:	e7e8      	b.n	8000c74 <StartOutputTask+0x20>
 8000ca2:	bf00      	nop
 8000ca4:	48000800 	.word	0x48000800
 8000ca8:	200000b0 	.word	0x200000b0

08000cac <StartPotiTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPotiTask */
void StartPotiTask(void *argument)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b082      	sub	sp, #8
 8000cb0:	af00      	add	r7, sp, #0
 8000cb2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPotiTask */
  /* Infinite loop */
  for(;;)
  {
	osDelay(1);
 8000cb4:	2001      	movs	r0, #1
 8000cb6:	f004 faad 	bl	8005214 <osDelay>
 8000cba:	e7fb      	b.n	8000cb4 <StartPotiTask+0x8>

08000cbc <StartOLEDTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartOLEDTask */
void StartOLEDTask(void *argument)
{
 8000cbc:	b580      	push	{r7, lr}
 8000cbe:	b082      	sub	sp, #8
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartOLEDTask */
	/* Infinite loop */
	for(;;)
	{
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000cc4:	4b0b      	ldr	r3, [pc, #44]	@ (8000cf4 <StartOLEDTask+0x38>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ccc:	4618      	mov	r0, r3
 8000cce:	f004 ff9f 	bl	8005c10 <xQueueSemaphoreTake>
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	2b01      	cmp	r3, #1
 8000cd6:	d108      	bne.n	8000cea <StartOLEDTask+0x2e>
		{
			update_OLED();
 8000cd8:	f7ff fd86 	bl	80007e8 <update_OLED>
			xSemaphoreGive(outputMutex);
 8000cdc:	4b05      	ldr	r3, [pc, #20]	@ (8000cf4 <StartOLEDTask+0x38>)
 8000cde:	6818      	ldr	r0, [r3, #0]
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	2100      	movs	r1, #0
 8000ce6:	f004 fd11 	bl	800570c <xQueueGenericSend>
		}
		osDelay(20);
 8000cea:	2014      	movs	r0, #20
 8000cec:	f004 fa92 	bl	8005214 <osDelay>
		if (xSemaphoreTake(outputMutex, portMAX_DELAY) == pdTRUE)
 8000cf0:	e7e8      	b.n	8000cc4 <StartOLEDTask+0x8>
 8000cf2:	bf00      	nop
 8000cf4:	200000b0 	.word	0x200000b0

08000cf8 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB1   ------> ADCx_IN16
*/
void MX_GPIO_Init(void)
{
 8000cf8:	b580      	push	{r7, lr}
 8000cfa:	b08a      	sub	sp, #40	@ 0x28
 8000cfc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cfe:	f107 0314 	add.w	r3, r7, #20
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
 8000d06:	605a      	str	r2, [r3, #4]
 8000d08:	609a      	str	r2, [r3, #8]
 8000d0a:	60da      	str	r2, [r3, #12]
 8000d0c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d0e:	4b7f      	ldr	r3, [pc, #508]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d12:	4a7e      	ldr	r2, [pc, #504]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d14:	f043 0304 	orr.w	r3, r3, #4
 8000d18:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d1a:	4b7c      	ldr	r3, [pc, #496]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d1c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d1e:	f003 0304 	and.w	r3, r3, #4
 8000d22:	613b      	str	r3, [r7, #16]
 8000d24:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d26:	4b79      	ldr	r3, [pc, #484]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d2a:	4a78      	ldr	r2, [pc, #480]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d2c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d30:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d32:	4b76      	ldr	r3, [pc, #472]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d3a:	60fb      	str	r3, [r7, #12]
 8000d3c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	4b73      	ldr	r3, [pc, #460]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d40:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d42:	4a72      	ldr	r2, [pc, #456]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d44:	f043 0301 	orr.w	r3, r3, #1
 8000d48:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d4a:	4b70      	ldr	r3, [pc, #448]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d4e:	f003 0301 	and.w	r3, r3, #1
 8000d52:	60bb      	str	r3, [r7, #8]
 8000d54:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d56:	4b6d      	ldr	r3, [pc, #436]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d58:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d5a:	4a6c      	ldr	r2, [pc, #432]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d5c:	f043 0302 	orr.w	r3, r3, #2
 8000d60:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000d62:	4b6a      	ldr	r3, [pc, #424]	@ (8000f0c <MX_GPIO_Init+0x214>)
 8000d64:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000d66:	f003 0302 	and.w	r3, r3, #2
 8000d6a:	607b      	str	r3, [r7, #4]
 8000d6c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000d6e:	2200      	movs	r2, #0
 8000d70:	2120      	movs	r1, #32
 8000d72:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d76:	f001 fa63 	bl	8002240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, USR_LED1_Pin|SR_STCP_Pin|USR_LED2_Pin, GPIO_PIN_RESET);
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	f249 0104 	movw	r1, #36868	@ 0x9004
 8000d80:	4863      	ldr	r0, [pc, #396]	@ (8000f10 <MX_GPIO_Init+0x218>)
 8000d82:	f001 fa5d 	bl	8002240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, SR_Enable_Pin|Disp_CS_Pin, GPIO_PIN_SET);
 8000d86:	2201      	movs	r2, #1
 8000d88:	f44f 6108 	mov.w	r1, #2176	@ 0x880
 8000d8c:	4861      	ldr	r0, [pc, #388]	@ (8000f14 <MX_GPIO_Init+0x21c>)
 8000d8e:	f001 fa57 	bl	8002240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Data_Instr_GPIO_Port, Disp_Data_Instr_Pin, GPIO_PIN_RESET);
 8000d92:	2200      	movs	r2, #0
 8000d94:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000d98:	485e      	ldr	r0, [pc, #376]	@ (8000f14 <MX_GPIO_Init+0x21c>)
 8000d9a:	f001 fa51 	bl	8002240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SR_Reset_GPIO_Port, SR_Reset_Pin, GPIO_PIN_SET);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000da4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000da8:	f001 fa4a 	bl	8002240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Disp_Reset_GPIO_Port, Disp_Reset_Pin, GPIO_PIN_SET);
 8000dac:	2201      	movs	r2, #1
 8000dae:	2140      	movs	r1, #64	@ 0x40
 8000db0:	4857      	ldr	r0, [pc, #348]	@ (8000f10 <MX_GPIO_Init+0x218>)
 8000db2:	f001 fa45 	bl	8002240 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000db6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000dba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000dbc:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000dc0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000dc6:	f107 0314 	add.w	r3, r7, #20
 8000dca:	4619      	mov	r1, r3
 8000dcc:	4851      	ldr	r0, [pc, #324]	@ (8000f14 <MX_GPIO_Init+0x21c>)
 8000dce:	f001 f875 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin SR_Reset_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|SR_Reset_Pin;
 8000dd2:	f44f 7308 	mov.w	r3, #544	@ 0x220
 8000dd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000dd8:	2301      	movs	r3, #1
 8000dda:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ddc:	2300      	movs	r3, #0
 8000dde:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000de0:	2300      	movs	r3, #0
 8000de2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000de4:	f107 0314 	add.w	r3, r7, #20
 8000de8:	4619      	mov	r1, r3
 8000dea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000dee:	f001 f865 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : TL1_Car_Pin */
  GPIO_InitStruct.Pin = TL1_Car_Pin;
 8000df2:	2310      	movs	r3, #16
 8000df4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000df6:	2300      	movs	r3, #0
 8000df8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000dfa:	2302      	movs	r3, #2
 8000dfc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL1_Car_GPIO_Port, &GPIO_InitStruct);
 8000dfe:	f107 0314 	add.w	r3, r7, #20
 8000e02:	4619      	mov	r1, r3
 8000e04:	4843      	ldr	r0, [pc, #268]	@ (8000f14 <MX_GPIO_Init+0x21c>)
 8000e06:	f001 f859 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : Poti_Pin */
  GPIO_InitStruct.Pin = Poti_Pin;
 8000e0a:	2302      	movs	r3, #2
 8000e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000e0e:	230b      	movs	r3, #11
 8000e10:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e12:	2300      	movs	r3, #0
 8000e14:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Poti_GPIO_Port, &GPIO_InitStruct);
 8000e16:	f107 0314 	add.w	r3, r7, #20
 8000e1a:	4619      	mov	r1, r3
 8000e1c:	483c      	ldr	r0, [pc, #240]	@ (8000f10 <MX_GPIO_Init+0x218>)
 8000e1e:	f001 f84d 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : USR_LED1_Pin USR_LED2_Pin Disp_Reset_Pin */
  GPIO_InitStruct.Pin = USR_LED1_Pin|USR_LED2_Pin|Disp_Reset_Pin;
 8000e22:	f248 0344 	movw	r3, #32836	@ 0x8044
 8000e26:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e28:	2301      	movs	r3, #1
 8000e2a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e30:	2300      	movs	r3, #0
 8000e32:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e34:	f107 0314 	add.w	r3, r7, #20
 8000e38:	4619      	mov	r1, r3
 8000e3a:	4835      	ldr	r0, [pc, #212]	@ (8000f10 <MX_GPIO_Init+0x218>)
 8000e3c:	f001 f83e 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_STCP_Pin */
  GPIO_InitStruct.Pin = SR_STCP_Pin;
 8000e40:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e44:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e46:	2301      	movs	r3, #1
 8000e48:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000e4e:	2302      	movs	r3, #2
 8000e50:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_STCP_GPIO_Port, &GPIO_InitStruct);
 8000e52:	f107 0314 	add.w	r3, r7, #20
 8000e56:	4619      	mov	r1, r3
 8000e58:	482d      	ldr	r0, [pc, #180]	@ (8000f10 <MX_GPIO_Init+0x218>)
 8000e5a:	f001 f82f 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : TL2_Car_Pin TL3_Car_Pin */
  GPIO_InitStruct.Pin = TL2_Car_Pin|TL3_Car_Pin;
 8000e5e:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8000e62:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e64:	2300      	movs	r3, #0
 8000e66:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000e68:	2302      	movs	r3, #2
 8000e6a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e6c:	f107 0314 	add.w	r3, r7, #20
 8000e70:	4619      	mov	r1, r3
 8000e72:	4827      	ldr	r0, [pc, #156]	@ (8000f10 <MX_GPIO_Init+0x218>)
 8000e74:	f001 f822 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : SR_Enable_Pin */
  GPIO_InitStruct.Pin = SR_Enable_Pin;
 8000e78:	2380      	movs	r3, #128	@ 0x80
 8000e7a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e7c:	2301      	movs	r3, #1
 8000e7e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e80:	2300      	movs	r3, #0
 8000e82:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e84:	2300      	movs	r3, #0
 8000e86:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SR_Enable_GPIO_Port, &GPIO_InitStruct);
 8000e88:	f107 0314 	add.w	r3, r7, #20
 8000e8c:	4619      	mov	r1, r3
 8000e8e:	4821      	ldr	r0, [pc, #132]	@ (8000f14 <MX_GPIO_Init+0x21c>)
 8000e90:	f001 f814 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pins : Disp_Data_Instr_Pin Disp_CS_Pin */
  GPIO_InitStruct.Pin = Disp_Data_Instr_Pin|Disp_CS_Pin;
 8000e94:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8000e98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000ea2:	2302      	movs	r3, #2
 8000ea4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea6:	f107 0314 	add.w	r3, r7, #20
 8000eaa:	4619      	mov	r1, r3
 8000eac:	4819      	ldr	r0, [pc, #100]	@ (8000f14 <MX_GPIO_Init+0x21c>)
 8000eae:	f001 f805 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : TL4_Car_Pin */
  GPIO_InitStruct.Pin = TL4_Car_Pin;
 8000eb2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000eb6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TL4_Car_GPIO_Port, &GPIO_InitStruct);
 8000ec0:	f107 0314 	add.w	r3, r7, #20
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eca:	f000 fff7 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : PL1_Switch_Pin */
  GPIO_InitStruct.Pin = PL1_Switch_Pin;
 8000ece:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000ed2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ed8:	2301      	movs	r3, #1
 8000eda:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL1_Switch_GPIO_Port, &GPIO_InitStruct);
 8000edc:	f107 0314 	add.w	r3, r7, #20
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ee6:	f000 ffe9 	bl	8001ebc <HAL_GPIO_Init>

  /*Configure GPIO pin : PL2_Switch_Pin */
  GPIO_InitStruct.Pin = PL2_Switch_Pin;
 8000eea:	2380      	movs	r3, #128	@ 0x80
 8000eec:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000eee:	2300      	movs	r3, #0
 8000ef0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(PL2_Switch_GPIO_Port, &GPIO_InitStruct);
 8000ef6:	f107 0314 	add.w	r3, r7, #20
 8000efa:	4619      	mov	r1, r3
 8000efc:	4804      	ldr	r0, [pc, #16]	@ (8000f10 <MX_GPIO_Init+0x218>)
 8000efe:	f000 ffdd 	bl	8001ebc <HAL_GPIO_Init>

}
 8000f02:	bf00      	nop
 8000f04:	3728      	adds	r7, #40	@ 0x28
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	40021000 	.word	0x40021000
 8000f10:	48000400 	.word	0x48000400
 8000f14:	48000800 	.word	0x48000800

08000f18 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f1c:	f000 fe88 	bl	8001c30 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f20:	f000 f810 	bl	8000f44 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f24:	f7ff fee8 	bl	8000cf8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f28:	f000 fa70 	bl	800140c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8000f2c:	f000 f874 	bl	8001018 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000f30:	f000 f8b0 	bl	8001094 <MX_SPI3_Init>
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000f34:	f004 f892 	bl	800505c <osKernelInitialize>
  MX_FREERTOS_Init();
 8000f38:	f7ff fde0 	bl	8000afc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000f3c:	f004 f8b2 	bl	80050a4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f40:	bf00      	nop
 8000f42:	e7fd      	b.n	8000f40 <main+0x28>

08000f44 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f44:	b580      	push	{r7, lr}
 8000f46:	b096      	sub	sp, #88	@ 0x58
 8000f48:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f4a:	f107 0314 	add.w	r3, r7, #20
 8000f4e:	2244      	movs	r2, #68	@ 0x44
 8000f50:	2100      	movs	r1, #0
 8000f52:	4618      	mov	r0, r3
 8000f54:	f007 f8c8 	bl	80080e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f58:	463b      	mov	r3, r7
 8000f5a:	2200      	movs	r2, #0
 8000f5c:	601a      	str	r2, [r3, #0]
 8000f5e:	605a      	str	r2, [r3, #4]
 8000f60:	609a      	str	r2, [r3, #8]
 8000f62:	60da      	str	r2, [r3, #12]
 8000f64:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000f66:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000f6a:	f001 f98f 	bl	800228c <HAL_PWREx_ControlVoltageScaling>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000f74:	f000 f84a 	bl	800100c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000f78:	2302      	movs	r3, #2
 8000f7a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000f7c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000f80:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000f82:	2310      	movs	r3, #16
 8000f84:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000f86:	2302      	movs	r3, #2
 8000f88:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000f8a:	2302      	movs	r3, #2
 8000f8c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000f8e:	2301      	movs	r3, #1
 8000f90:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000f92:	230a      	movs	r3, #10
 8000f94:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8000f96:	2307      	movs	r3, #7
 8000f98:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000f9e:	2302      	movs	r3, #2
 8000fa0:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fa2:	f107 0314 	add.w	r3, r7, #20
 8000fa6:	4618      	mov	r0, r3
 8000fa8:	f001 f9c6 	bl	8002338 <HAL_RCC_OscConfig>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d001      	beq.n	8000fb6 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000fb2:	f000 f82b 	bl	800100c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fb6:	230f      	movs	r3, #15
 8000fb8:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fba:	2303      	movs	r3, #3
 8000fbc:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8000fca:	463b      	mov	r3, r7
 8000fcc:	2104      	movs	r1, #4
 8000fce:	4618      	mov	r0, r3
 8000fd0:	f001 fd8e 	bl	8002af0 <HAL_RCC_ClockConfig>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d001      	beq.n	8000fde <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000fda:	f000 f817 	bl	800100c <Error_Handler>
  }
}
 8000fde:	bf00      	nop
 8000fe0:	3758      	adds	r7, #88	@ 0x58
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
	...

08000fe8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	681b      	ldr	r3, [r3, #0]
 8000ff4:	4a04      	ldr	r2, [pc, #16]	@ (8001008 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d101      	bne.n	8000ffe <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000ffa:	f000 fe39 	bl	8001c70 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000ffe:	bf00      	nop
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	40012c00 	.word	0x40012c00

0800100c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001010:	b672      	cpsid	i
}
 8001012:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001014:	bf00      	nop
 8001016:	e7fd      	b.n	8001014 <Error_Handler+0x8>

08001018 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800101c:	4b1b      	ldr	r3, [pc, #108]	@ (800108c <MX_SPI2_Init+0x74>)
 800101e:	4a1c      	ldr	r2, [pc, #112]	@ (8001090 <MX_SPI2_Init+0x78>)
 8001020:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001022:	4b1a      	ldr	r3, [pc, #104]	@ (800108c <MX_SPI2_Init+0x74>)
 8001024:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001028:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800102a:	4b18      	ldr	r3, [pc, #96]	@ (800108c <MX_SPI2_Init+0x74>)
 800102c:	2200      	movs	r2, #0
 800102e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001030:	4b16      	ldr	r3, [pc, #88]	@ (800108c <MX_SPI2_Init+0x74>)
 8001032:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001036:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001038:	4b14      	ldr	r3, [pc, #80]	@ (800108c <MX_SPI2_Init+0x74>)
 800103a:	2200      	movs	r2, #0
 800103c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800103e:	4b13      	ldr	r3, [pc, #76]	@ (800108c <MX_SPI2_Init+0x74>)
 8001040:	2200      	movs	r2, #0
 8001042:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001044:	4b11      	ldr	r3, [pc, #68]	@ (800108c <MX_SPI2_Init+0x74>)
 8001046:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800104a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800104c:	4b0f      	ldr	r3, [pc, #60]	@ (800108c <MX_SPI2_Init+0x74>)
 800104e:	2228      	movs	r2, #40	@ 0x28
 8001050:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001052:	4b0e      	ldr	r3, [pc, #56]	@ (800108c <MX_SPI2_Init+0x74>)
 8001054:	2200      	movs	r2, #0
 8001056:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001058:	4b0c      	ldr	r3, [pc, #48]	@ (800108c <MX_SPI2_Init+0x74>)
 800105a:	2200      	movs	r2, #0
 800105c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800105e:	4b0b      	ldr	r3, [pc, #44]	@ (800108c <MX_SPI2_Init+0x74>)
 8001060:	2200      	movs	r2, #0
 8001062:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001064:	4b09      	ldr	r3, [pc, #36]	@ (800108c <MX_SPI2_Init+0x74>)
 8001066:	2207      	movs	r2, #7
 8001068:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800106a:	4b08      	ldr	r3, [pc, #32]	@ (800108c <MX_SPI2_Init+0x74>)
 800106c:	2200      	movs	r2, #0
 800106e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001070:	4b06      	ldr	r3, [pc, #24]	@ (800108c <MX_SPI2_Init+0x74>)
 8001072:	2208      	movs	r2, #8
 8001074:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001076:	4805      	ldr	r0, [pc, #20]	@ (800108c <MX_SPI2_Init+0x74>)
 8001078:	f002 fc4c 	bl	8003914 <HAL_SPI_Init>
 800107c:	4603      	mov	r3, r0
 800107e:	2b00      	cmp	r3, #0
 8001080:	d001      	beq.n	8001086 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001082:	f7ff ffc3 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001086:	bf00      	nop
 8001088:	bd80      	pop	{r7, pc}
 800108a:	bf00      	nop
 800108c:	200000cc 	.word	0x200000cc
 8001090:	40003800 	.word	0x40003800

08001094 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8001098:	4b1b      	ldr	r3, [pc, #108]	@ (8001108 <MX_SPI3_Init+0x74>)
 800109a:	4a1c      	ldr	r2, [pc, #112]	@ (800110c <MX_SPI3_Init+0x78>)
 800109c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800109e:	4b1a      	ldr	r3, [pc, #104]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80010a4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80010a6:	4b18      	ldr	r3, [pc, #96]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80010ac:	4b16      	ldr	r3, [pc, #88]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010ae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80010b2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80010b4:	4b14      	ldr	r3, [pc, #80]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010b6:	2200      	movs	r2, #0
 80010b8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80010ba:	4b13      	ldr	r3, [pc, #76]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010bc:	2200      	movs	r2, #0
 80010be:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80010c0:	4b11      	ldr	r3, [pc, #68]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010c6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80010c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010ca:	2220      	movs	r2, #32
 80010cc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80010d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010da:	4b0b      	ldr	r3, [pc, #44]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010dc:	2200      	movs	r2, #0
 80010de:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80010e0:	4b09      	ldr	r3, [pc, #36]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010e2:	2207      	movs	r2, #7
 80010e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80010e6:	4b08      	ldr	r3, [pc, #32]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010e8:	2200      	movs	r2, #0
 80010ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80010ec:	4b06      	ldr	r3, [pc, #24]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010ee:	2208      	movs	r2, #8
 80010f0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80010f2:	4805      	ldr	r0, [pc, #20]	@ (8001108 <MX_SPI3_Init+0x74>)
 80010f4:	f002 fc0e 	bl	8003914 <HAL_SPI_Init>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80010fe:	f7ff ff85 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001102:	bf00      	nop
 8001104:	bd80      	pop	{r7, pc}
 8001106:	bf00      	nop
 8001108:	20000130 	.word	0x20000130
 800110c:	40003c00 	.word	0x40003c00

08001110 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b08e      	sub	sp, #56	@ 0x38
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	681b      	ldr	r3, [r3, #0]
 800112c:	4a4b      	ldr	r2, [pc, #300]	@ (800125c <HAL_SPI_MspInit+0x14c>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d145      	bne.n	80011be <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001132:	4b4b      	ldr	r3, [pc, #300]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001134:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001136:	4a4a      	ldr	r2, [pc, #296]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001138:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800113c:	6593      	str	r3, [r2, #88]	@ 0x58
 800113e:	4b48      	ldr	r3, [pc, #288]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001140:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001142:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001146:	623b      	str	r3, [r7, #32]
 8001148:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800114a:	4b45      	ldr	r3, [pc, #276]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 800114c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800114e:	4a44      	ldr	r2, [pc, #272]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001150:	f043 0304 	orr.w	r3, r3, #4
 8001154:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001156:	4b42      	ldr	r3, [pc, #264]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001158:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800115a:	f003 0304 	and.w	r3, r3, #4
 800115e:	61fb      	str	r3, [r7, #28]
 8001160:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001162:	4b3f      	ldr	r3, [pc, #252]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001166:	4a3e      	ldr	r2, [pc, #248]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001168:	f043 0302 	orr.w	r3, r3, #2
 800116c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800116e:	4b3c      	ldr	r3, [pc, #240]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001170:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001172:	f003 0302 	and.w	r3, r3, #2
 8001176:	61bb      	str	r3, [r7, #24]
 8001178:	69bb      	ldr	r3, [r7, #24]
    /**SPI2 GPIO Configuration
    PC3     ------> SPI2_MOSI
    PB10     ------> SPI2_SCK
    */
    GPIO_InitStruct.Pin = Disp_MOSI_Pin;
 800117a:	2308      	movs	r3, #8
 800117c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117e:	2302      	movs	r3, #2
 8001180:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001186:	2303      	movs	r3, #3
 8001188:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800118a:	2305      	movs	r3, #5
 800118c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_MOSI_GPIO_Port, &GPIO_InitStruct);
 800118e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001192:	4619      	mov	r1, r3
 8001194:	4833      	ldr	r0, [pc, #204]	@ (8001264 <HAL_SPI_MspInit+0x154>)
 8001196:	f000 fe91 	bl	8001ebc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Disp_SCLK_Pin;
 800119a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800119e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011a0:	2302      	movs	r3, #2
 80011a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a4:	2300      	movs	r3, #0
 80011a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a8:	2303      	movs	r3, #3
 80011aa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80011ac:	2305      	movs	r3, #5
 80011ae:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(Disp_SCLK_GPIO_Port, &GPIO_InitStruct);
 80011b0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b4:	4619      	mov	r1, r3
 80011b6:	482c      	ldr	r0, [pc, #176]	@ (8001268 <HAL_SPI_MspInit+0x158>)
 80011b8:	f000 fe80 	bl	8001ebc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80011bc:	e049      	b.n	8001252 <HAL_SPI_MspInit+0x142>
  else if(spiHandle->Instance==SPI3)
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a2a      	ldr	r2, [pc, #168]	@ (800126c <HAL_SPI_MspInit+0x15c>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d144      	bne.n	8001252 <HAL_SPI_MspInit+0x142>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80011c8:	4b25      	ldr	r3, [pc, #148]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011cc:	4a24      	ldr	r2, [pc, #144]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80011d4:	4b22      	ldr	r3, [pc, #136]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011d8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80011dc:	617b      	str	r3, [r7, #20]
 80011de:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011e0:	4b1f      	ldr	r3, [pc, #124]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e4:	4a1e      	ldr	r2, [pc, #120]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011e6:	f043 0304 	orr.w	r3, r3, #4
 80011ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ec:	4b1c      	ldr	r3, [pc, #112]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011f0:	f003 0304 	and.w	r3, r3, #4
 80011f4:	613b      	str	r3, [r7, #16]
 80011f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f8:	4b19      	ldr	r3, [pc, #100]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011fa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fc:	4a18      	ldr	r2, [pc, #96]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 80011fe:	f043 0302 	orr.w	r3, r3, #2
 8001202:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001204:	4b16      	ldr	r3, [pc, #88]	@ (8001260 <HAL_SPI_MspInit+0x150>)
 8001206:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001208:	f003 0302 	and.w	r3, r3, #2
 800120c:	60fb      	str	r3, [r7, #12]
 800120e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SR_SHCP_Pin;
 8001210:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001214:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001216:	2302      	movs	r3, #2
 8001218:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121a:	2300      	movs	r3, #0
 800121c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800121e:	2303      	movs	r3, #3
 8001220:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001222:	2306      	movs	r3, #6
 8001224:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_SHCP_GPIO_Port, &GPIO_InitStruct);
 8001226:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122a:	4619      	mov	r1, r3
 800122c:	480d      	ldr	r0, [pc, #52]	@ (8001264 <HAL_SPI_MspInit+0x154>)
 800122e:	f000 fe45 	bl	8001ebc <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SR_DS_Pin;
 8001232:	2320      	movs	r3, #32
 8001234:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001236:	2302      	movs	r3, #2
 8001238:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123a:	2300      	movs	r3, #0
 800123c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800123e:	2303      	movs	r3, #3
 8001240:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001242:	2306      	movs	r3, #6
 8001244:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(SR_DS_GPIO_Port, &GPIO_InitStruct);
 8001246:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124a:	4619      	mov	r1, r3
 800124c:	4806      	ldr	r0, [pc, #24]	@ (8001268 <HAL_SPI_MspInit+0x158>)
 800124e:	f000 fe35 	bl	8001ebc <HAL_GPIO_Init>
}
 8001252:	bf00      	nop
 8001254:	3738      	adds	r7, #56	@ 0x38
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}
 800125a:	bf00      	nop
 800125c:	40003800 	.word	0x40003800
 8001260:	40021000 	.word	0x40021000
 8001264:	48000800 	.word	0x48000800
 8001268:	48000400 	.word	0x48000400
 800126c:	40003c00 	.word	0x40003c00

08001270 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b082      	sub	sp, #8
 8001274:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <HAL_MspInit+0x4c>)
 8001278:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800127a:	4a10      	ldr	r2, [pc, #64]	@ (80012bc <HAL_MspInit+0x4c>)
 800127c:	f043 0301 	orr.w	r3, r3, #1
 8001280:	6613      	str	r3, [r2, #96]	@ 0x60
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <HAL_MspInit+0x4c>)
 8001284:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001286:	f003 0301 	and.w	r3, r3, #1
 800128a:	607b      	str	r3, [r7, #4]
 800128c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800128e:	4b0b      	ldr	r3, [pc, #44]	@ (80012bc <HAL_MspInit+0x4c>)
 8001290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <HAL_MspInit+0x4c>)
 8001294:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001298:	6593      	str	r3, [r2, #88]	@ 0x58
 800129a:	4b08      	ldr	r3, [pc, #32]	@ (80012bc <HAL_MspInit+0x4c>)
 800129c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800129e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012a2:	603b      	str	r3, [r7, #0]
 80012a4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80012a6:	2200      	movs	r2, #0
 80012a8:	210f      	movs	r1, #15
 80012aa:	f06f 0001 	mvn.w	r0, #1
 80012ae:	f000 fddb 	bl	8001e68 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012b2:	bf00      	nop
 80012b4:	3708      	adds	r7, #8
 80012b6:	46bd      	mov	sp, r7
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	bf00      	nop
 80012bc:	40021000 	.word	0x40021000

080012c0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b08c      	sub	sp, #48	@ 0x30
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80012c8:	2300      	movs	r3, #0
 80012ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80012ce:	4b2e      	ldr	r3, [pc, #184]	@ (8001388 <HAL_InitTick+0xc8>)
 80012d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012d2:	4a2d      	ldr	r2, [pc, #180]	@ (8001388 <HAL_InitTick+0xc8>)
 80012d4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80012da:	4b2b      	ldr	r3, [pc, #172]	@ (8001388 <HAL_InitTick+0xc8>)
 80012dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80012de:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80012e2:	60bb      	str	r3, [r7, #8]
 80012e4:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80012e6:	f107 020c 	add.w	r2, r7, #12
 80012ea:	f107 0310 	add.w	r3, r7, #16
 80012ee:	4611      	mov	r1, r2
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 fdc1 	bl	8002e78 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80012f6:	f001 fda9 	bl	8002e4c <HAL_RCC_GetPCLK2Freq>
 80012fa:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80012fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80012fe:	4a23      	ldr	r2, [pc, #140]	@ (800138c <HAL_InitTick+0xcc>)
 8001300:	fba2 2303 	umull	r2, r3, r2, r3
 8001304:	0c9b      	lsrs	r3, r3, #18
 8001306:	3b01      	subs	r3, #1
 8001308:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 800130a:	4b21      	ldr	r3, [pc, #132]	@ (8001390 <HAL_InitTick+0xd0>)
 800130c:	4a21      	ldr	r2, [pc, #132]	@ (8001394 <HAL_InitTick+0xd4>)
 800130e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001310:	4b1f      	ldr	r3, [pc, #124]	@ (8001390 <HAL_InitTick+0xd0>)
 8001312:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001316:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001318:	4a1d      	ldr	r2, [pc, #116]	@ (8001390 <HAL_InitTick+0xd0>)
 800131a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800131c:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 800131e:	4b1c      	ldr	r3, [pc, #112]	@ (8001390 <HAL_InitTick+0xd0>)
 8001320:	2200      	movs	r2, #0
 8001322:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001324:	4b1a      	ldr	r3, [pc, #104]	@ (8001390 <HAL_InitTick+0xd0>)
 8001326:	2200      	movs	r2, #0
 8001328:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800132a:	4b19      	ldr	r3, [pc, #100]	@ (8001390 <HAL_InitTick+0xd0>)
 800132c:	2200      	movs	r2, #0
 800132e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8001330:	4817      	ldr	r0, [pc, #92]	@ (8001390 <HAL_InitTick+0xd0>)
 8001332:	f002 fe6d 	bl	8004010 <HAL_TIM_Base_Init>
 8001336:	4603      	mov	r3, r0
 8001338:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 800133c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001340:	2b00      	cmp	r3, #0
 8001342:	d11b      	bne.n	800137c <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8001344:	4812      	ldr	r0, [pc, #72]	@ (8001390 <HAL_InitTick+0xd0>)
 8001346:	f002 fec5 	bl	80040d4 <HAL_TIM_Base_Start_IT>
 800134a:	4603      	mov	r3, r0
 800134c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001350:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001354:	2b00      	cmp	r3, #0
 8001356:	d111      	bne.n	800137c <HAL_InitTick+0xbc>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8001358:	2019      	movs	r0, #25
 800135a:	f000 fda1 	bl	8001ea0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	2b0f      	cmp	r3, #15
 8001362:	d808      	bhi.n	8001376 <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8001364:	2200      	movs	r2, #0
 8001366:	6879      	ldr	r1, [r7, #4]
 8001368:	2019      	movs	r0, #25
 800136a:	f000 fd7d 	bl	8001e68 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800136e:	4a0a      	ldr	r2, [pc, #40]	@ (8001398 <HAL_InitTick+0xd8>)
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	6013      	str	r3, [r2, #0]
 8001374:	e002      	b.n	800137c <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 8001376:	2301      	movs	r3, #1
 8001378:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 800137c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001380:	4618      	mov	r0, r3
 8001382:	3730      	adds	r7, #48	@ 0x30
 8001384:	46bd      	mov	sp, r7
 8001386:	bd80      	pop	{r7, pc}
 8001388:	40021000 	.word	0x40021000
 800138c:	431bde83 	.word	0x431bde83
 8001390:	20000194 	.word	0x20000194
 8001394:	40012c00 	.word	0x40012c00
 8001398:	20000008 	.word	0x20000008

0800139c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80013a0:	bf00      	nop
 80013a2:	e7fd      	b.n	80013a0 <NMI_Handler+0x4>

080013a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80013a4:	b480      	push	{r7}
 80013a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80013a8:	bf00      	nop
 80013aa:	e7fd      	b.n	80013a8 <HardFault_Handler+0x4>

080013ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80013ac:	b480      	push	{r7}
 80013ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80013b0:	bf00      	nop
 80013b2:	e7fd      	b.n	80013b0 <MemManage_Handler+0x4>

080013b4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80013b8:	bf00      	nop
 80013ba:	e7fd      	b.n	80013b8 <BusFault_Handler+0x4>

080013bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80013c0:	bf00      	nop
 80013c2:	e7fd      	b.n	80013c0 <UsageFault_Handler+0x4>

080013c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80013c4:	b480      	push	{r7}
 80013c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80013c8:	bf00      	nop
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
	...

080013d4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80013d8:	4802      	ldr	r0, [pc, #8]	@ (80013e4 <TIM1_UP_TIM16_IRQHandler+0x10>)
 80013da:	f002 feeb 	bl	80041b4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 80013de:	bf00      	nop
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000194 	.word	0x20000194

080013e8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80013e8:	b480      	push	{r7}
 80013ea:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80013ec:	4b06      	ldr	r3, [pc, #24]	@ (8001408 <SystemInit+0x20>)
 80013ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80013f2:	4a05      	ldr	r2, [pc, #20]	@ (8001408 <SystemInit+0x20>)
 80013f4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80013f8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 80013fc:	bf00      	nop
 80013fe:	46bd      	mov	sp, r7
 8001400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001404:	4770      	bx	lr
 8001406:	bf00      	nop
 8001408:	e000ed00 	.word	0xe000ed00

0800140c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001410:	4b14      	ldr	r3, [pc, #80]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001412:	4a15      	ldr	r2, [pc, #84]	@ (8001468 <MX_USART2_UART_Init+0x5c>)
 8001414:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001416:	4b13      	ldr	r3, [pc, #76]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001418:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800141c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800141e:	4b11      	ldr	r3, [pc, #68]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001420:	2200      	movs	r2, #0
 8001422:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001426:	2200      	movs	r2, #0
 8001428:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800142a:	4b0e      	ldr	r3, [pc, #56]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 800142c:	2200      	movs	r2, #0
 800142e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001430:	4b0c      	ldr	r3, [pc, #48]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001432:	220c      	movs	r2, #12
 8001434:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001436:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800143c:	4b09      	ldr	r3, [pc, #36]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 800143e:	2200      	movs	r2, #0
 8001440:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001442:	4b08      	ldr	r3, [pc, #32]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001444:	2200      	movs	r2, #0
 8001446:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001448:	4b06      	ldr	r3, [pc, #24]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 800144a:	2200      	movs	r2, #0
 800144c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800144e:	4805      	ldr	r0, [pc, #20]	@ (8001464 <MX_USART2_UART_Init+0x58>)
 8001450:	f003 f89e 	bl	8004590 <HAL_UART_Init>
 8001454:	4603      	mov	r3, r0
 8001456:	2b00      	cmp	r3, #0
 8001458:	d001      	beq.n	800145e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800145a:	f7ff fdd7 	bl	800100c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800145e:	bf00      	nop
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	200001e0 	.word	0x200001e0
 8001468:	40004400 	.word	0x40004400

0800146c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b0ac      	sub	sp, #176	@ 0xb0
 8001470:	af00      	add	r7, sp, #0
 8001472:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001474:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001478:	2200      	movs	r2, #0
 800147a:	601a      	str	r2, [r3, #0]
 800147c:	605a      	str	r2, [r3, #4]
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	60da      	str	r2, [r3, #12]
 8001482:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001484:	f107 0314 	add.w	r3, r7, #20
 8001488:	2288      	movs	r2, #136	@ 0x88
 800148a:	2100      	movs	r1, #0
 800148c:	4618      	mov	r0, r3
 800148e:	f006 fe2b 	bl	80080e8 <memset>
  if(uartHandle->Instance==USART2)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	681b      	ldr	r3, [r3, #0]
 8001496:	4a21      	ldr	r2, [pc, #132]	@ (800151c <HAL_UART_MspInit+0xb0>)
 8001498:	4293      	cmp	r3, r2
 800149a:	d13b      	bne.n	8001514 <HAL_UART_MspInit+0xa8>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800149c:	2302      	movs	r3, #2
 800149e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80014a0:	2300      	movs	r3, #0
 80014a2:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014a4:	f107 0314 	add.w	r3, r7, #20
 80014a8:	4618      	mov	r0, r3
 80014aa:	f001 fd77 	bl	8002f9c <HAL_RCCEx_PeriphCLKConfig>
 80014ae:	4603      	mov	r3, r0
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d001      	beq.n	80014b8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80014b4:	f7ff fdaa 	bl	800100c <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80014b8:	4b19      	ldr	r3, [pc, #100]	@ (8001520 <HAL_UART_MspInit+0xb4>)
 80014ba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014bc:	4a18      	ldr	r2, [pc, #96]	@ (8001520 <HAL_UART_MspInit+0xb4>)
 80014be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80014c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80014c4:	4b16      	ldr	r3, [pc, #88]	@ (8001520 <HAL_UART_MspInit+0xb4>)
 80014c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80014c8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014cc:	613b      	str	r3, [r7, #16]
 80014ce:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d0:	4b13      	ldr	r3, [pc, #76]	@ (8001520 <HAL_UART_MspInit+0xb4>)
 80014d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d4:	4a12      	ldr	r2, [pc, #72]	@ (8001520 <HAL_UART_MspInit+0xb4>)
 80014d6:	f043 0301 	orr.w	r3, r3, #1
 80014da:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014dc:	4b10      	ldr	r3, [pc, #64]	@ (8001520 <HAL_UART_MspInit+0xb4>)
 80014de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e0:	f003 0301 	and.w	r3, r3, #1
 80014e4:	60fb      	str	r3, [r7, #12]
 80014e6:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80014e8:	230c      	movs	r3, #12
 80014ea:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014ee:	2302      	movs	r3, #2
 80014f0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f4:	2300      	movs	r3, #0
 80014f6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014fa:	2303      	movs	r3, #3
 80014fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001500:	2307      	movs	r3, #7
 8001502:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001506:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 800150a:	4619      	mov	r1, r3
 800150c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001510:	f000 fcd4 	bl	8001ebc <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001514:	bf00      	nop
 8001516:	37b0      	adds	r7, #176	@ 0xb0
 8001518:	46bd      	mov	sp, r7
 800151a:	bd80      	pop	{r7, pc}
 800151c:	40004400 	.word	0x40004400
 8001520:	40021000 	.word	0x40021000

08001524 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001524:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800155c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001528:	f7ff ff5e 	bl	80013e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800152c:	480c      	ldr	r0, [pc, #48]	@ (8001560 <LoopForever+0x6>)
  ldr r1, =_edata
 800152e:	490d      	ldr	r1, [pc, #52]	@ (8001564 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001530:	4a0d      	ldr	r2, [pc, #52]	@ (8001568 <LoopForever+0xe>)
  movs r3, #0
 8001532:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001534:	e002      	b.n	800153c <LoopCopyDataInit>

08001536 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001536:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001538:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800153a:	3304      	adds	r3, #4

0800153c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800153c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800153e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001540:	d3f9      	bcc.n	8001536 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001542:	4a0a      	ldr	r2, [pc, #40]	@ (800156c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001544:	4c0a      	ldr	r4, [pc, #40]	@ (8001570 <LoopForever+0x16>)
  movs r3, #0
 8001546:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001548:	e001      	b.n	800154e <LoopFillZerobss>

0800154a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800154a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800154c:	3204      	adds	r2, #4

0800154e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800154e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001550:	d3fb      	bcc.n	800154a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001552:	f006 fe2f 	bl	80081b4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001556:	f7ff fcdf 	bl	8000f18 <main>

0800155a <LoopForever>:

LoopForever:
    b LoopForever
 800155a:	e7fe      	b.n	800155a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800155c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001560:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001564:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 8001568:	08008bd8 	.word	0x08008bd8
  ldr r2, =_sbss
 800156c:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 8001570:	20007744 	.word	0x20007744

08001574 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001574:	e7fe      	b.n	8001574 <ADC1_2_IRQHandler>
	...

08001578 <ssd1306_Reset>:
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
}

#elif defined(SSD1306_USE_SPI)

void ssd1306_Reset(void) {
 8001578:	b580      	push	{r7, lr}
 800157a:	af00      	add	r7, sp, #0
    // CS = High (not selected)
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET);
 800157c:	2201      	movs	r2, #1
 800157e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001582:	480a      	ldr	r0, [pc, #40]	@ (80015ac <ssd1306_Reset+0x34>)
 8001584:	f000 fe5c 	bl	8002240 <HAL_GPIO_WritePin>

    // Reset the OLED
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_RESET);
 8001588:	2200      	movs	r2, #0
 800158a:	2140      	movs	r1, #64	@ 0x40
 800158c:	4808      	ldr	r0, [pc, #32]	@ (80015b0 <ssd1306_Reset+0x38>)
 800158e:	f000 fe57 	bl	8002240 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 8001592:	200a      	movs	r0, #10
 8001594:	f000 fb8c 	bl	8001cb0 <HAL_Delay>
    HAL_GPIO_WritePin(SSD1306_Reset_Port, SSD1306_Reset_Pin, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	2140      	movs	r1, #64	@ 0x40
 800159c:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <ssd1306_Reset+0x38>)
 800159e:	f000 fe4f 	bl	8002240 <HAL_GPIO_WritePin>
    HAL_Delay(10);
 80015a2:	200a      	movs	r0, #10
 80015a4:	f000 fb84 	bl	8001cb0 <HAL_Delay>
}
 80015a8:	bf00      	nop
 80015aa:	bd80      	pop	{r7, pc}
 80015ac:	48000800 	.word	0x48000800
 80015b0:	48000400 	.word	0x48000400

080015b4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	4603      	mov	r3, r0
 80015bc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 80015be:	2200      	movs	r2, #0
 80015c0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015c4:	480c      	ldr	r0, [pc, #48]	@ (80015f8 <ssd1306_WriteCommand+0x44>)
 80015c6:	f000 fe3b 	bl	8002240 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_RESET); // command
 80015ca:	2200      	movs	r2, #0
 80015cc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80015d0:	4809      	ldr	r0, [pc, #36]	@ (80015f8 <ssd1306_WriteCommand+0x44>)
 80015d2:	f000 fe35 	bl	8002240 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, (uint8_t *) &byte, 1, HAL_MAX_DELAY);
 80015d6:	1df9      	adds	r1, r7, #7
 80015d8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80015dc:	2201      	movs	r2, #1
 80015de:	4807      	ldr	r0, [pc, #28]	@ (80015fc <ssd1306_WriteCommand+0x48>)
 80015e0:	f002 fa3b 	bl	8003a5a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 80015e4:	2201      	movs	r2, #1
 80015e6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015ea:	4803      	ldr	r0, [pc, #12]	@ (80015f8 <ssd1306_WriteCommand+0x44>)
 80015ec:	f000 fe28 	bl	8002240 <HAL_GPIO_WritePin>
}
 80015f0:	bf00      	nop
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	48000800 	.word	0x48000800
 80015fc:	200000cc 	.word	0x200000cc

08001600 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b082      	sub	sp, #8
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_RESET); // select OLED
 800160a:	2200      	movs	r2, #0
 800160c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001610:	480d      	ldr	r0, [pc, #52]	@ (8001648 <ssd1306_WriteData+0x48>)
 8001612:	f000 fe15 	bl	8002240 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(SSD1306_DC_Port, SSD1306_DC_Pin, GPIO_PIN_SET); // data
 8001616:	2201      	movs	r2, #1
 8001618:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800161c:	480a      	ldr	r0, [pc, #40]	@ (8001648 <ssd1306_WriteData+0x48>)
 800161e:	f000 fe0f 	bl	8002240 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&SSD1306_SPI_PORT, buffer, buff_size, HAL_MAX_DELAY);
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	b29a      	uxth	r2, r3
 8001626:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800162a:	6879      	ldr	r1, [r7, #4]
 800162c:	4807      	ldr	r0, [pc, #28]	@ (800164c <ssd1306_WriteData+0x4c>)
 800162e:	f002 fa14 	bl	8003a5a <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(SSD1306_CS_Port, SSD1306_CS_Pin, GPIO_PIN_SET); // un-select OLED
 8001632:	2201      	movs	r2, #1
 8001634:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001638:	4803      	ldr	r0, [pc, #12]	@ (8001648 <ssd1306_WriteData+0x48>)
 800163a:	f000 fe01 	bl	8002240 <HAL_GPIO_WritePin>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	48000800 	.word	0x48000800
 800164c:	200000cc 	.word	0x200000cc

08001650 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 8001654:	f7ff ff90 	bl	8001578 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8001658:	2064      	movs	r0, #100	@ 0x64
 800165a:	f000 fb29 	bl	8001cb0 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 800165e:	2000      	movs	r0, #0
 8001660:	f000 fac8 	bl	8001bf4 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 8001664:	2020      	movs	r0, #32
 8001666:	f7ff ffa5 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 800166a:	2000      	movs	r0, #0
 800166c:	f7ff ffa2 	bl	80015b4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001670:	20b0      	movs	r0, #176	@ 0xb0
 8001672:	f7ff ff9f 	bl	80015b4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 8001676:	20c8      	movs	r0, #200	@ 0xc8
 8001678:	f7ff ff9c 	bl	80015b4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 800167c:	2000      	movs	r0, #0
 800167e:	f7ff ff99 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 8001682:	2010      	movs	r0, #16
 8001684:	f7ff ff96 	bl	80015b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8001688:	2040      	movs	r0, #64	@ 0x40
 800168a:	f7ff ff93 	bl	80015b4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 800168e:	20ff      	movs	r0, #255	@ 0xff
 8001690:	f000 fa9d 	bl	8001bce <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8001694:	20a1      	movs	r0, #161	@ 0xa1
 8001696:	f7ff ff8d 	bl	80015b4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800169a:	20a6      	movs	r0, #166	@ 0xa6
 800169c:	f7ff ff8a 	bl	80015b4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80016a0:	20a8      	movs	r0, #168	@ 0xa8
 80016a2:	f7ff ff87 	bl	80015b4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80016a6:	203f      	movs	r0, #63	@ 0x3f
 80016a8:	f7ff ff84 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80016ac:	20a4      	movs	r0, #164	@ 0xa4
 80016ae:	f7ff ff81 	bl	80015b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80016b2:	20d3      	movs	r0, #211	@ 0xd3
 80016b4:	f7ff ff7e 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80016b8:	2000      	movs	r0, #0
 80016ba:	f7ff ff7b 	bl	80015b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80016be:	20d5      	movs	r0, #213	@ 0xd5
 80016c0:	f7ff ff78 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80016c4:	20f0      	movs	r0, #240	@ 0xf0
 80016c6:	f7ff ff75 	bl	80015b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80016ca:	20d9      	movs	r0, #217	@ 0xd9
 80016cc:	f7ff ff72 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80016d0:	2022      	movs	r0, #34	@ 0x22
 80016d2:	f7ff ff6f 	bl	80015b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80016d6:	20da      	movs	r0, #218	@ 0xda
 80016d8:	f7ff ff6c 	bl	80015b4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80016dc:	2012      	movs	r0, #18
 80016de:	f7ff ff69 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80016e2:	20db      	movs	r0, #219	@ 0xdb
 80016e4:	f7ff ff66 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80016e8:	2020      	movs	r0, #32
 80016ea:	f7ff ff63 	bl	80015b4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80016ee:	208d      	movs	r0, #141	@ 0x8d
 80016f0:	f7ff ff60 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80016f4:	2014      	movs	r0, #20
 80016f6:	f7ff ff5d 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80016fa:	2001      	movs	r0, #1
 80016fc:	f000 fa7a 	bl	8001bf4 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8001700:	2000      	movs	r0, #0
 8001702:	f000 f80f 	bl	8001724 <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8001706:	f000 f825 	bl	8001754 <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800170a:	4b05      	ldr	r3, [pc, #20]	@ (8001720 <ssd1306_Init+0xd0>)
 800170c:	2200      	movs	r2, #0
 800170e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8001710:	4b03      	ldr	r3, [pc, #12]	@ (8001720 <ssd1306_Init+0xd0>)
 8001712:	2200      	movs	r2, #0
 8001714:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 8001716:	4b02      	ldr	r3, [pc, #8]	@ (8001720 <ssd1306_Init+0xd0>)
 8001718:	2201      	movs	r2, #1
 800171a:	711a      	strb	r2, [r3, #4]
}
 800171c:	bf00      	nop
 800171e:	bd80      	pop	{r7, pc}
 8001720:	20000668 	.word	0x20000668

08001724 <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 8001724:	b580      	push	{r7, lr}
 8001726:	b082      	sub	sp, #8
 8001728:	af00      	add	r7, sp, #0
 800172a:	4603      	mov	r3, r0
 800172c:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800172e:	79fb      	ldrb	r3, [r7, #7]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d101      	bne.n	8001738 <ssd1306_Fill+0x14>
 8001734:	2300      	movs	r3, #0
 8001736:	e000      	b.n	800173a <ssd1306_Fill+0x16>
 8001738:	23ff      	movs	r3, #255	@ 0xff
 800173a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800173e:	4619      	mov	r1, r3
 8001740:	4803      	ldr	r0, [pc, #12]	@ (8001750 <ssd1306_Fill+0x2c>)
 8001742:	f006 fcd1 	bl	80080e8 <memset>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	20000268 	.word	0x20000268

08001754 <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 8001754:	b580      	push	{r7, lr}
 8001756:	b082      	sub	sp, #8
 8001758:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 800175a:	2300      	movs	r3, #0
 800175c:	71fb      	strb	r3, [r7, #7]
 800175e:	e016      	b.n	800178e <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8001760:	79fb      	ldrb	r3, [r7, #7]
 8001762:	3b50      	subs	r3, #80	@ 0x50
 8001764:	b2db      	uxtb	r3, r3
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff ff24 	bl	80015b4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 800176c:	2000      	movs	r0, #0
 800176e:	f7ff ff21 	bl	80015b4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 8001772:	2010      	movs	r0, #16
 8001774:	f7ff ff1e 	bl	80015b4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8001778:	79fb      	ldrb	r3, [r7, #7]
 800177a:	01db      	lsls	r3, r3, #7
 800177c:	4a08      	ldr	r2, [pc, #32]	@ (80017a0 <ssd1306_UpdateScreen+0x4c>)
 800177e:	4413      	add	r3, r2
 8001780:	2180      	movs	r1, #128	@ 0x80
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff ff3c 	bl	8001600 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8001788:	79fb      	ldrb	r3, [r7, #7]
 800178a:	3301      	adds	r3, #1
 800178c:	71fb      	strb	r3, [r7, #7]
 800178e:	79fb      	ldrb	r3, [r7, #7]
 8001790:	2b07      	cmp	r3, #7
 8001792:	d9e5      	bls.n	8001760 <ssd1306_UpdateScreen+0xc>
    }
}
 8001794:	bf00      	nop
 8001796:	bf00      	nop
 8001798:	3708      	adds	r7, #8
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}
 800179e:	bf00      	nop
 80017a0:	20000268 	.word	0x20000268

080017a4 <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80017a4:	b480      	push	{r7}
 80017a6:	b083      	sub	sp, #12
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	4603      	mov	r3, r0
 80017ac:	71fb      	strb	r3, [r7, #7]
 80017ae:	460b      	mov	r3, r1
 80017b0:	71bb      	strb	r3, [r7, #6]
 80017b2:	4613      	mov	r3, r2
 80017b4:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	db3d      	blt.n	800183a <ssd1306_DrawPixel+0x96>
 80017be:	79bb      	ldrb	r3, [r7, #6]
 80017c0:	2b3f      	cmp	r3, #63	@ 0x3f
 80017c2:	d83a      	bhi.n	800183a <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80017c4:	797b      	ldrb	r3, [r7, #5]
 80017c6:	2b01      	cmp	r3, #1
 80017c8:	d11a      	bne.n	8001800 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80017ca:	79fa      	ldrb	r2, [r7, #7]
 80017cc:	79bb      	ldrb	r3, [r7, #6]
 80017ce:	08db      	lsrs	r3, r3, #3
 80017d0:	b2d8      	uxtb	r0, r3
 80017d2:	4603      	mov	r3, r0
 80017d4:	01db      	lsls	r3, r3, #7
 80017d6:	4413      	add	r3, r2
 80017d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001848 <ssd1306_DrawPixel+0xa4>)
 80017da:	5cd3      	ldrb	r3, [r2, r3]
 80017dc:	b25a      	sxtb	r2, r3
 80017de:	79bb      	ldrb	r3, [r7, #6]
 80017e0:	f003 0307 	and.w	r3, r3, #7
 80017e4:	2101      	movs	r1, #1
 80017e6:	fa01 f303 	lsl.w	r3, r1, r3
 80017ea:	b25b      	sxtb	r3, r3
 80017ec:	4313      	orrs	r3, r2
 80017ee:	b259      	sxtb	r1, r3
 80017f0:	79fa      	ldrb	r2, [r7, #7]
 80017f2:	4603      	mov	r3, r0
 80017f4:	01db      	lsls	r3, r3, #7
 80017f6:	4413      	add	r3, r2
 80017f8:	b2c9      	uxtb	r1, r1
 80017fa:	4a13      	ldr	r2, [pc, #76]	@ (8001848 <ssd1306_DrawPixel+0xa4>)
 80017fc:	54d1      	strb	r1, [r2, r3]
 80017fe:	e01d      	b.n	800183c <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001800:	79fa      	ldrb	r2, [r7, #7]
 8001802:	79bb      	ldrb	r3, [r7, #6]
 8001804:	08db      	lsrs	r3, r3, #3
 8001806:	b2d8      	uxtb	r0, r3
 8001808:	4603      	mov	r3, r0
 800180a:	01db      	lsls	r3, r3, #7
 800180c:	4413      	add	r3, r2
 800180e:	4a0e      	ldr	r2, [pc, #56]	@ (8001848 <ssd1306_DrawPixel+0xa4>)
 8001810:	5cd3      	ldrb	r3, [r2, r3]
 8001812:	b25a      	sxtb	r2, r3
 8001814:	79bb      	ldrb	r3, [r7, #6]
 8001816:	f003 0307 	and.w	r3, r3, #7
 800181a:	2101      	movs	r1, #1
 800181c:	fa01 f303 	lsl.w	r3, r1, r3
 8001820:	b25b      	sxtb	r3, r3
 8001822:	43db      	mvns	r3, r3
 8001824:	b25b      	sxtb	r3, r3
 8001826:	4013      	ands	r3, r2
 8001828:	b259      	sxtb	r1, r3
 800182a:	79fa      	ldrb	r2, [r7, #7]
 800182c:	4603      	mov	r3, r0
 800182e:	01db      	lsls	r3, r3, #7
 8001830:	4413      	add	r3, r2
 8001832:	b2c9      	uxtb	r1, r1
 8001834:	4a04      	ldr	r2, [pc, #16]	@ (8001848 <ssd1306_DrawPixel+0xa4>)
 8001836:	54d1      	strb	r1, [r2, r3]
 8001838:	e000      	b.n	800183c <ssd1306_DrawPixel+0x98>
        return;
 800183a:	bf00      	nop
    }
}
 800183c:	370c      	adds	r7, #12
 800183e:	46bd      	mov	sp, r7
 8001840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001844:	4770      	bx	lr
 8001846:	bf00      	nop
 8001848:	20000268 	.word	0x20000268

0800184c <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 800184c:	b590      	push	{r4, r7, lr}
 800184e:	b089      	sub	sp, #36	@ 0x24
 8001850:	af00      	add	r7, sp, #0
 8001852:	4604      	mov	r4, r0
 8001854:	4638      	mov	r0, r7
 8001856:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 800185a:	4623      	mov	r3, r4
 800185c:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 800185e:	7bfb      	ldrb	r3, [r7, #15]
 8001860:	2b1f      	cmp	r3, #31
 8001862:	d902      	bls.n	800186a <ssd1306_WriteChar+0x1e>
 8001864:	7bfb      	ldrb	r3, [r7, #15]
 8001866:	2b7e      	cmp	r3, #126	@ 0x7e
 8001868:	d901      	bls.n	800186e <ssd1306_WriteChar+0x22>
        return 0;
 800186a:	2300      	movs	r3, #0
 800186c:	e079      	b.n	8001962 <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	2b00      	cmp	r3, #0
 8001872:	d005      	beq.n	8001880 <ssd1306_WriteChar+0x34>
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	3b20      	subs	r3, #32
 800187a:	4413      	add	r3, r2
 800187c:	781b      	ldrb	r3, [r3, #0]
 800187e:	e000      	b.n	8001882 <ssd1306_WriteChar+0x36>
 8001880:	783b      	ldrb	r3, [r7, #0]
 8001882:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8001884:	4b39      	ldr	r3, [pc, #228]	@ (800196c <ssd1306_WriteChar+0x120>)
 8001886:	881b      	ldrh	r3, [r3, #0]
 8001888:	461a      	mov	r2, r3
 800188a:	7dfb      	ldrb	r3, [r7, #23]
 800188c:	4413      	add	r3, r2
 800188e:	2b80      	cmp	r3, #128	@ 0x80
 8001890:	dc06      	bgt.n	80018a0 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 8001892:	4b36      	ldr	r3, [pc, #216]	@ (800196c <ssd1306_WriteChar+0x120>)
 8001894:	885b      	ldrh	r3, [r3, #2]
 8001896:	461a      	mov	r2, r3
 8001898:	787b      	ldrb	r3, [r7, #1]
 800189a:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800189c:	2b40      	cmp	r3, #64	@ 0x40
 800189e:	dd01      	ble.n	80018a4 <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 80018a0:	2300      	movs	r3, #0
 80018a2:	e05e      	b.n	8001962 <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 80018a4:	2300      	movs	r3, #0
 80018a6:	61fb      	str	r3, [r7, #28]
 80018a8:	e04d      	b.n	8001946 <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 80018aa:	687a      	ldr	r2, [r7, #4]
 80018ac:	7bfb      	ldrb	r3, [r7, #15]
 80018ae:	3b20      	subs	r3, #32
 80018b0:	7879      	ldrb	r1, [r7, #1]
 80018b2:	fb01 f303 	mul.w	r3, r1, r3
 80018b6:	4619      	mov	r1, r3
 80018b8:	69fb      	ldr	r3, [r7, #28]
 80018ba:	440b      	add	r3, r1
 80018bc:	005b      	lsls	r3, r3, #1
 80018be:	4413      	add	r3, r2
 80018c0:	881b      	ldrh	r3, [r3, #0]
 80018c2:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 80018c4:	2300      	movs	r3, #0
 80018c6:	61bb      	str	r3, [r7, #24]
 80018c8:	e036      	b.n	8001938 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 80018ca:	693a      	ldr	r2, [r7, #16]
 80018cc:	69bb      	ldr	r3, [r7, #24]
 80018ce:	fa02 f303 	lsl.w	r3, r2, r3
 80018d2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d013      	beq.n	8001902 <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80018da:	4b24      	ldr	r3, [pc, #144]	@ (800196c <ssd1306_WriteChar+0x120>)
 80018dc:	881b      	ldrh	r3, [r3, #0]
 80018de:	b2da      	uxtb	r2, r3
 80018e0:	69bb      	ldr	r3, [r7, #24]
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4413      	add	r3, r2
 80018e6:	b2d8      	uxtb	r0, r3
 80018e8:	4b20      	ldr	r3, [pc, #128]	@ (800196c <ssd1306_WriteChar+0x120>)
 80018ea:	885b      	ldrh	r3, [r3, #2]
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	69fb      	ldr	r3, [r7, #28]
 80018f0:	b2db      	uxtb	r3, r3
 80018f2:	4413      	add	r3, r2
 80018f4:	b2db      	uxtb	r3, r3
 80018f6:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80018fa:	4619      	mov	r1, r3
 80018fc:	f7ff ff52 	bl	80017a4 <ssd1306_DrawPixel>
 8001900:	e017      	b.n	8001932 <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8001902:	4b1a      	ldr	r3, [pc, #104]	@ (800196c <ssd1306_WriteChar+0x120>)
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	b2da      	uxtb	r2, r3
 8001908:	69bb      	ldr	r3, [r7, #24]
 800190a:	b2db      	uxtb	r3, r3
 800190c:	4413      	add	r3, r2
 800190e:	b2d8      	uxtb	r0, r3
 8001910:	4b16      	ldr	r3, [pc, #88]	@ (800196c <ssd1306_WriteChar+0x120>)
 8001912:	885b      	ldrh	r3, [r3, #2]
 8001914:	b2da      	uxtb	r2, r3
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	b2db      	uxtb	r3, r3
 800191a:	4413      	add	r3, r2
 800191c:	b2d9      	uxtb	r1, r3
 800191e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001922:	2b00      	cmp	r3, #0
 8001924:	bf0c      	ite	eq
 8001926:	2301      	moveq	r3, #1
 8001928:	2300      	movne	r3, #0
 800192a:	b2db      	uxtb	r3, r3
 800192c:	461a      	mov	r2, r3
 800192e:	f7ff ff39 	bl	80017a4 <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	3301      	adds	r3, #1
 8001936:	61bb      	str	r3, [r7, #24]
 8001938:	7dfb      	ldrb	r3, [r7, #23]
 800193a:	69ba      	ldr	r2, [r7, #24]
 800193c:	429a      	cmp	r2, r3
 800193e:	d3c4      	bcc.n	80018ca <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8001940:	69fb      	ldr	r3, [r7, #28]
 8001942:	3301      	adds	r3, #1
 8001944:	61fb      	str	r3, [r7, #28]
 8001946:	787b      	ldrb	r3, [r7, #1]
 8001948:	461a      	mov	r2, r3
 800194a:	69fb      	ldr	r3, [r7, #28]
 800194c:	4293      	cmp	r3, r2
 800194e:	d3ac      	bcc.n	80018aa <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8001950:	4b06      	ldr	r3, [pc, #24]	@ (800196c <ssd1306_WriteChar+0x120>)
 8001952:	881a      	ldrh	r2, [r3, #0]
 8001954:	7dfb      	ldrb	r3, [r7, #23]
 8001956:	b29b      	uxth	r3, r3
 8001958:	4413      	add	r3, r2
 800195a:	b29a      	uxth	r2, r3
 800195c:	4b03      	ldr	r3, [pc, #12]	@ (800196c <ssd1306_WriteChar+0x120>)
 800195e:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8001960:	7bfb      	ldrb	r3, [r7, #15]
}
 8001962:	4618      	mov	r0, r3
 8001964:	3724      	adds	r7, #36	@ 0x24
 8001966:	46bd      	mov	sp, r7
 8001968:	bd90      	pop	{r4, r7, pc}
 800196a:	bf00      	nop
 800196c:	20000668 	.word	0x20000668

08001970 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af02      	add	r7, sp, #8
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	4638      	mov	r0, r7
 800197a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 800197e:	e013      	b.n	80019a8 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	7818      	ldrb	r0, [r3, #0]
 8001984:	7e3b      	ldrb	r3, [r7, #24]
 8001986:	9300      	str	r3, [sp, #0]
 8001988:	463b      	mov	r3, r7
 800198a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800198c:	f7ff ff5e 	bl	800184c <ssd1306_WriteChar>
 8001990:	4603      	mov	r3, r0
 8001992:	461a      	mov	r2, r3
 8001994:	68fb      	ldr	r3, [r7, #12]
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	429a      	cmp	r2, r3
 800199a:	d002      	beq.n	80019a2 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 800199c:	68fb      	ldr	r3, [r7, #12]
 800199e:	781b      	ldrb	r3, [r3, #0]
 80019a0:	e008      	b.n	80019b4 <ssd1306_WriteString+0x44>
        }
        str++;
 80019a2:	68fb      	ldr	r3, [r7, #12]
 80019a4:	3301      	adds	r3, #1
 80019a6:	60fb      	str	r3, [r7, #12]
    while (*str) {
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	781b      	ldrb	r3, [r3, #0]
 80019ac:	2b00      	cmp	r3, #0
 80019ae:	d1e7      	bne.n	8001980 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	781b      	ldrb	r3, [r3, #0]
}
 80019b4:	4618      	mov	r0, r3
 80019b6:	3710      	adds	r7, #16
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	4603      	mov	r3, r0
 80019c4:	460a      	mov	r2, r1
 80019c6:	71fb      	strb	r3, [r7, #7]
 80019c8:	4613      	mov	r3, r2
 80019ca:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 80019cc:	79fb      	ldrb	r3, [r7, #7]
 80019ce:	b29a      	uxth	r2, r3
 80019d0:	4b05      	ldr	r3, [pc, #20]	@ (80019e8 <ssd1306_SetCursor+0x2c>)
 80019d2:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 80019d4:	79bb      	ldrb	r3, [r7, #6]
 80019d6:	b29a      	uxth	r2, r3
 80019d8:	4b03      	ldr	r3, [pc, #12]	@ (80019e8 <ssd1306_SetCursor+0x2c>)
 80019da:	805a      	strh	r2, [r3, #2]
}
 80019dc:	bf00      	nop
 80019de:	370c      	adds	r7, #12
 80019e0:	46bd      	mov	sp, r7
 80019e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e6:	4770      	bx	lr
 80019e8:	20000668 	.word	0x20000668

080019ec <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80019ec:	b590      	push	{r4, r7, lr}
 80019ee:	b089      	sub	sp, #36	@ 0x24
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	4604      	mov	r4, r0
 80019f4:	4608      	mov	r0, r1
 80019f6:	4611      	mov	r1, r2
 80019f8:	461a      	mov	r2, r3
 80019fa:	4623      	mov	r3, r4
 80019fc:	71fb      	strb	r3, [r7, #7]
 80019fe:	4603      	mov	r3, r0
 8001a00:	71bb      	strb	r3, [r7, #6]
 8001a02:	460b      	mov	r3, r1
 8001a04:	717b      	strb	r3, [r7, #5]
 8001a06:	4613      	mov	r3, r2
 8001a08:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8001a0a:	797a      	ldrb	r2, [r7, #5]
 8001a0c:	79fb      	ldrb	r3, [r7, #7]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bfb8      	it	lt
 8001a14:	425b      	neglt	r3, r3
 8001a16:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8001a18:	793a      	ldrb	r2, [r7, #4]
 8001a1a:	79bb      	ldrb	r3, [r7, #6]
 8001a1c:	1ad3      	subs	r3, r2, r3
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	bfb8      	it	lt
 8001a22:	425b      	neglt	r3, r3
 8001a24:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8001a26:	79fa      	ldrb	r2, [r7, #7]
 8001a28:	797b      	ldrb	r3, [r7, #5]
 8001a2a:	429a      	cmp	r2, r3
 8001a2c:	d201      	bcs.n	8001a32 <ssd1306_Line+0x46>
 8001a2e:	2301      	movs	r3, #1
 8001a30:	e001      	b.n	8001a36 <ssd1306_Line+0x4a>
 8001a32:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a36:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8001a38:	79ba      	ldrb	r2, [r7, #6]
 8001a3a:	793b      	ldrb	r3, [r7, #4]
 8001a3c:	429a      	cmp	r2, r3
 8001a3e:	d201      	bcs.n	8001a44 <ssd1306_Line+0x58>
 8001a40:	2301      	movs	r3, #1
 8001a42:	e001      	b.n	8001a48 <ssd1306_Line+0x5c>
 8001a44:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001a48:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8001a4a:	69ba      	ldr	r2, [r7, #24]
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	1ad3      	subs	r3, r2, r3
 8001a50:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8001a52:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a56:	7939      	ldrb	r1, [r7, #4]
 8001a58:	797b      	ldrb	r3, [r7, #5]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff fea2 	bl	80017a4 <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8001a60:	e024      	b.n	8001aac <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8001a62:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8001a66:	79b9      	ldrb	r1, [r7, #6]
 8001a68:	79fb      	ldrb	r3, [r7, #7]
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f7ff fe9a 	bl	80017a4 <ssd1306_DrawPixel>
        error2 = error * 2;
 8001a70:	69fb      	ldr	r3, [r7, #28]
 8001a72:	005b      	lsls	r3, r3, #1
 8001a74:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8001a76:	697b      	ldr	r3, [r7, #20]
 8001a78:	425b      	negs	r3, r3
 8001a7a:	68ba      	ldr	r2, [r7, #8]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	dd08      	ble.n	8001a92 <ssd1306_Line+0xa6>
            error -= deltaY;
 8001a80:	69fa      	ldr	r2, [r7, #28]
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	1ad3      	subs	r3, r2, r3
 8001a86:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	b2da      	uxtb	r2, r3
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	4413      	add	r3, r2
 8001a90:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8001a92:	68ba      	ldr	r2, [r7, #8]
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	429a      	cmp	r2, r3
 8001a98:	da08      	bge.n	8001aac <ssd1306_Line+0xc0>
            error += deltaX;
 8001a9a:	69fa      	ldr	r2, [r7, #28]
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	4413      	add	r3, r2
 8001aa0:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
 8001aa4:	b2da      	uxtb	r2, r3
 8001aa6:	79bb      	ldrb	r3, [r7, #6]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8001aac:	79fa      	ldrb	r2, [r7, #7]
 8001aae:	797b      	ldrb	r3, [r7, #5]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d1d6      	bne.n	8001a62 <ssd1306_Line+0x76>
 8001ab4:	79ba      	ldrb	r2, [r7, #6]
 8001ab6:	793b      	ldrb	r3, [r7, #4]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d1d2      	bne.n	8001a62 <ssd1306_Line+0x76>
        }
    }
    return;
 8001abc:	bf00      	nop
}
 8001abe:	3724      	adds	r7, #36	@ 0x24
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	bd90      	pop	{r4, r7, pc}

08001ac4 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001ac4:	b590      	push	{r4, r7, lr}
 8001ac6:	b085      	sub	sp, #20
 8001ac8:	af02      	add	r7, sp, #8
 8001aca:	4604      	mov	r4, r0
 8001acc:	4608      	mov	r0, r1
 8001ace:	4611      	mov	r1, r2
 8001ad0:	461a      	mov	r2, r3
 8001ad2:	4623      	mov	r3, r4
 8001ad4:	71fb      	strb	r3, [r7, #7]
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	71bb      	strb	r3, [r7, #6]
 8001ada:	460b      	mov	r3, r1
 8001adc:	717b      	strb	r3, [r7, #5]
 8001ade:	4613      	mov	r3, r2
 8001ae0:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8001ae2:	79bc      	ldrb	r4, [r7, #6]
 8001ae4:	797a      	ldrb	r2, [r7, #5]
 8001ae6:	79b9      	ldrb	r1, [r7, #6]
 8001ae8:	79f8      	ldrb	r0, [r7, #7]
 8001aea:	7e3b      	ldrb	r3, [r7, #24]
 8001aec:	9300      	str	r3, [sp, #0]
 8001aee:	4623      	mov	r3, r4
 8001af0:	f7ff ff7c 	bl	80019ec <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8001af4:	793c      	ldrb	r4, [r7, #4]
 8001af6:	797a      	ldrb	r2, [r7, #5]
 8001af8:	79b9      	ldrb	r1, [r7, #6]
 8001afa:	7978      	ldrb	r0, [r7, #5]
 8001afc:	7e3b      	ldrb	r3, [r7, #24]
 8001afe:	9300      	str	r3, [sp, #0]
 8001b00:	4623      	mov	r3, r4
 8001b02:	f7ff ff73 	bl	80019ec <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8001b06:	793c      	ldrb	r4, [r7, #4]
 8001b08:	79fa      	ldrb	r2, [r7, #7]
 8001b0a:	7939      	ldrb	r1, [r7, #4]
 8001b0c:	7978      	ldrb	r0, [r7, #5]
 8001b0e:	7e3b      	ldrb	r3, [r7, #24]
 8001b10:	9300      	str	r3, [sp, #0]
 8001b12:	4623      	mov	r3, r4
 8001b14:	f7ff ff6a 	bl	80019ec <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8001b18:	79bc      	ldrb	r4, [r7, #6]
 8001b1a:	79fa      	ldrb	r2, [r7, #7]
 8001b1c:	7939      	ldrb	r1, [r7, #4]
 8001b1e:	79f8      	ldrb	r0, [r7, #7]
 8001b20:	7e3b      	ldrb	r3, [r7, #24]
 8001b22:	9300      	str	r3, [sp, #0]
 8001b24:	4623      	mov	r3, r4
 8001b26:	f7ff ff61 	bl	80019ec <ssd1306_Line>

    return;
 8001b2a:	bf00      	nop
}
 8001b2c:	370c      	adds	r7, #12
 8001b2e:	46bd      	mov	sp, r7
 8001b30:	bd90      	pop	{r4, r7, pc}

08001b32 <ssd1306_FillRectangle>:

/* Draw a filled rectangle */
void ssd1306_FillRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8001b32:	b590      	push	{r4, r7, lr}
 8001b34:	b085      	sub	sp, #20
 8001b36:	af00      	add	r7, sp, #0
 8001b38:	4604      	mov	r4, r0
 8001b3a:	4608      	mov	r0, r1
 8001b3c:	4611      	mov	r1, r2
 8001b3e:	461a      	mov	r2, r3
 8001b40:	4623      	mov	r3, r4
 8001b42:	71fb      	strb	r3, [r7, #7]
 8001b44:	4603      	mov	r3, r0
 8001b46:	71bb      	strb	r3, [r7, #6]
 8001b48:	460b      	mov	r3, r1
 8001b4a:	717b      	strb	r3, [r7, #5]
 8001b4c:	4613      	mov	r3, r2
 8001b4e:	713b      	strb	r3, [r7, #4]
    uint8_t x_start = ((x1<=x2) ? x1 : x2);
 8001b50:	79fa      	ldrb	r2, [r7, #7]
 8001b52:	797b      	ldrb	r3, [r7, #5]
 8001b54:	4293      	cmp	r3, r2
 8001b56:	bf28      	it	cs
 8001b58:	4613      	movcs	r3, r2
 8001b5a:	737b      	strb	r3, [r7, #13]
    uint8_t x_end   = ((x1<=x2) ? x2 : x1);
 8001b5c:	797a      	ldrb	r2, [r7, #5]
 8001b5e:	79fb      	ldrb	r3, [r7, #7]
 8001b60:	4293      	cmp	r3, r2
 8001b62:	bf38      	it	cc
 8001b64:	4613      	movcc	r3, r2
 8001b66:	733b      	strb	r3, [r7, #12]
    uint8_t y_start = ((y1<=y2) ? y1 : y2);
 8001b68:	79ba      	ldrb	r2, [r7, #6]
 8001b6a:	793b      	ldrb	r3, [r7, #4]
 8001b6c:	4293      	cmp	r3, r2
 8001b6e:	bf28      	it	cs
 8001b70:	4613      	movcs	r3, r2
 8001b72:	72fb      	strb	r3, [r7, #11]
    uint8_t y_end   = ((y1<=y2) ? y2 : y1);
 8001b74:	793a      	ldrb	r2, [r7, #4]
 8001b76:	79bb      	ldrb	r3, [r7, #6]
 8001b78:	4293      	cmp	r3, r2
 8001b7a:	bf38      	it	cc
 8001b7c:	4613      	movcc	r3, r2
 8001b7e:	72bb      	strb	r3, [r7, #10]

    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001b80:	7afb      	ldrb	r3, [r7, #11]
 8001b82:	73fb      	strb	r3, [r7, #15]
 8001b84:	e017      	b.n	8001bb6 <ssd1306_FillRectangle+0x84>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001b86:	7b7b      	ldrb	r3, [r7, #13]
 8001b88:	73bb      	strb	r3, [r7, #14]
 8001b8a:	e009      	b.n	8001ba0 <ssd1306_FillRectangle+0x6e>
            ssd1306_DrawPixel(x, y, color);
 8001b8c:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001b90:	7bf9      	ldrb	r1, [r7, #15]
 8001b92:	7bbb      	ldrb	r3, [r7, #14]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f7ff fe05 	bl	80017a4 <ssd1306_DrawPixel>
        for (uint8_t x= x_start; (x<= x_end)&&(x<SSD1306_WIDTH); x++) {
 8001b9a:	7bbb      	ldrb	r3, [r7, #14]
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	73bb      	strb	r3, [r7, #14]
 8001ba0:	7bba      	ldrb	r2, [r7, #14]
 8001ba2:	7b3b      	ldrb	r3, [r7, #12]
 8001ba4:	429a      	cmp	r2, r3
 8001ba6:	d803      	bhi.n	8001bb0 <ssd1306_FillRectangle+0x7e>
 8001ba8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	daed      	bge.n	8001b8c <ssd1306_FillRectangle+0x5a>
    for (uint8_t y= y_start; (y<= y_end)&&(y<SSD1306_HEIGHT); y++) {
 8001bb0:	7bfb      	ldrb	r3, [r7, #15]
 8001bb2:	3301      	adds	r3, #1
 8001bb4:	73fb      	strb	r3, [r7, #15]
 8001bb6:	7bfa      	ldrb	r2, [r7, #15]
 8001bb8:	7abb      	ldrb	r3, [r7, #10]
 8001bba:	429a      	cmp	r2, r3
 8001bbc:	d803      	bhi.n	8001bc6 <ssd1306_FillRectangle+0x94>
 8001bbe:	7bfb      	ldrb	r3, [r7, #15]
 8001bc0:	2b3f      	cmp	r3, #63	@ 0x3f
 8001bc2:	d9e0      	bls.n	8001b86 <ssd1306_FillRectangle+0x54>
        }
    }
    return;
 8001bc4:	bf00      	nop
 8001bc6:	bf00      	nop
}
 8001bc8:	3714      	adds	r7, #20
 8001bca:	46bd      	mov	sp, r7
 8001bcc:	bd90      	pop	{r4, r7, pc}

08001bce <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8001bce:	b580      	push	{r7, lr}
 8001bd0:	b084      	sub	sp, #16
 8001bd2:	af00      	add	r7, sp, #0
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8001bd8:	2381      	movs	r3, #129	@ 0x81
 8001bda:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8001bdc:	7bfb      	ldrb	r3, [r7, #15]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f7ff fce8 	bl	80015b4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8001be4:	79fb      	ldrb	r3, [r7, #7]
 8001be6:	4618      	mov	r0, r3
 8001be8:	f7ff fce4 	bl	80015b4 <ssd1306_WriteCommand>
}
 8001bec:	bf00      	nop
 8001bee:	3710      	adds	r7, #16
 8001bf0:	46bd      	mov	sp, r7
 8001bf2:	bd80      	pop	{r7, pc}

08001bf4 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8001bfe:	79fb      	ldrb	r3, [r7, #7]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d005      	beq.n	8001c10 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8001c04:	23af      	movs	r3, #175	@ 0xaf
 8001c06:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8001c08:	4b08      	ldr	r3, [pc, #32]	@ (8001c2c <ssd1306_SetDisplayOn+0x38>)
 8001c0a:	2201      	movs	r2, #1
 8001c0c:	715a      	strb	r2, [r3, #5]
 8001c0e:	e004      	b.n	8001c1a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8001c10:	23ae      	movs	r3, #174	@ 0xae
 8001c12:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8001c14:	4b05      	ldr	r3, [pc, #20]	@ (8001c2c <ssd1306_SetDisplayOn+0x38>)
 8001c16:	2200      	movs	r2, #0
 8001c18:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8001c1a:	7bfb      	ldrb	r3, [r7, #15]
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f7ff fcc9 	bl	80015b4 <ssd1306_WriteCommand>
}
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20000668 	.word	0x20000668

08001c30 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c36:	2300      	movs	r3, #0
 8001c38:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0)
   __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001c6c <HAL_Init+0x3c>)
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	4a0b      	ldr	r2, [pc, #44]	@ (8001c6c <HAL_Init+0x3c>)
 8001c40:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001c44:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c46:	2003      	movs	r0, #3
 8001c48:	f000 f903 	bl	8001e52 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c4c:	200f      	movs	r0, #15
 8001c4e:	f7ff fb37 	bl	80012c0 <HAL_InitTick>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d002      	beq.n	8001c5e <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	71fb      	strb	r3, [r7, #7]
 8001c5c:	e001      	b.n	8001c62 <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c5e:	f7ff fb07 	bl	8001270 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c62:	79fb      	ldrb	r3, [r7, #7]
}
 8001c64:	4618      	mov	r0, r3
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	40022000 	.word	0x40022000

08001c70 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c70:	b480      	push	{r7}
 8001c72:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c74:	4b06      	ldr	r3, [pc, #24]	@ (8001c90 <HAL_IncTick+0x20>)
 8001c76:	781b      	ldrb	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	4b06      	ldr	r3, [pc, #24]	@ (8001c94 <HAL_IncTick+0x24>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	4413      	add	r3, r2
 8001c80:	4a04      	ldr	r2, [pc, #16]	@ (8001c94 <HAL_IncTick+0x24>)
 8001c82:	6013      	str	r3, [r2, #0]
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
 8001c8e:	bf00      	nop
 8001c90:	2000000c 	.word	0x2000000c
 8001c94:	20000670 	.word	0x20000670

08001c98 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001c9c:	4b03      	ldr	r3, [pc, #12]	@ (8001cac <HAL_GetTick+0x14>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
}
 8001ca0:	4618      	mov	r0, r3
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	20000670 	.word	0x20000670

08001cb0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cb8:	f7ff ffee 	bl	8001c98 <HAL_GetTick>
 8001cbc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001cc8:	d005      	beq.n	8001cd6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cca:	4b0a      	ldr	r3, [pc, #40]	@ (8001cf4 <HAL_Delay+0x44>)
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	461a      	mov	r2, r3
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cd6:	bf00      	nop
 8001cd8:	f7ff ffde 	bl	8001c98 <HAL_GetTick>
 8001cdc:	4602      	mov	r2, r0
 8001cde:	68bb      	ldr	r3, [r7, #8]
 8001ce0:	1ad3      	subs	r3, r2, r3
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d8f7      	bhi.n	8001cd8 <HAL_Delay+0x28>
  {
  }
}
 8001ce8:	bf00      	nop
 8001cea:	bf00      	nop
 8001cec:	3710      	adds	r7, #16
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	2000000c 	.word	0x2000000c

08001cf8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b085      	sub	sp, #20
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	f003 0307 	and.w	r3, r3, #7
 8001d06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d08:	4b0c      	ldr	r3, [pc, #48]	@ (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d0a:	68db      	ldr	r3, [r3, #12]
 8001d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d0e:	68ba      	ldr	r2, [r7, #8]
 8001d10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d14:	4013      	ands	r3, r2
 8001d16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d2a:	4a04      	ldr	r2, [pc, #16]	@ (8001d3c <__NVIC_SetPriorityGrouping+0x44>)
 8001d2c:	68bb      	ldr	r3, [r7, #8]
 8001d2e:	60d3      	str	r3, [r2, #12]
}
 8001d30:	bf00      	nop
 8001d32:	3714      	adds	r7, #20
 8001d34:	46bd      	mov	sp, r7
 8001d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d3a:	4770      	bx	lr
 8001d3c:	e000ed00 	.word	0xe000ed00

08001d40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <__NVIC_GetPriorityGrouping+0x18>)
 8001d46:	68db      	ldr	r3, [r3, #12]
 8001d48:	0a1b      	lsrs	r3, r3, #8
 8001d4a:	f003 0307 	and.w	r3, r3, #7
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b083      	sub	sp, #12
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	4603      	mov	r3, r0
 8001d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	db0b      	blt.n	8001d86 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d6e:	79fb      	ldrb	r3, [r7, #7]
 8001d70:	f003 021f 	and.w	r2, r3, #31
 8001d74:	4907      	ldr	r1, [pc, #28]	@ (8001d94 <__NVIC_EnableIRQ+0x38>)
 8001d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d7a:	095b      	lsrs	r3, r3, #5
 8001d7c:	2001      	movs	r0, #1
 8001d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	e000e100 	.word	0xe000e100

08001d98 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	4603      	mov	r3, r0
 8001da0:	6039      	str	r1, [r7, #0]
 8001da2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001da4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	db0a      	blt.n	8001dc2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	b2da      	uxtb	r2, r3
 8001db0:	490c      	ldr	r1, [pc, #48]	@ (8001de4 <__NVIC_SetPriority+0x4c>)
 8001db2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001db6:	0112      	lsls	r2, r2, #4
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	440b      	add	r3, r1
 8001dbc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001dc0:	e00a      	b.n	8001dd8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	b2da      	uxtb	r2, r3
 8001dc6:	4908      	ldr	r1, [pc, #32]	@ (8001de8 <__NVIC_SetPriority+0x50>)
 8001dc8:	79fb      	ldrb	r3, [r7, #7]
 8001dca:	f003 030f 	and.w	r3, r3, #15
 8001dce:	3b04      	subs	r3, #4
 8001dd0:	0112      	lsls	r2, r2, #4
 8001dd2:	b2d2      	uxtb	r2, r2
 8001dd4:	440b      	add	r3, r1
 8001dd6:	761a      	strb	r2, [r3, #24]
}
 8001dd8:	bf00      	nop
 8001dda:	370c      	adds	r7, #12
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de2:	4770      	bx	lr
 8001de4:	e000e100 	.word	0xe000e100
 8001de8:	e000ed00 	.word	0xe000ed00

08001dec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b089      	sub	sp, #36	@ 0x24
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	60f8      	str	r0, [r7, #12]
 8001df4:	60b9      	str	r1, [r7, #8]
 8001df6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	f003 0307 	and.w	r3, r3, #7
 8001dfe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e00:	69fb      	ldr	r3, [r7, #28]
 8001e02:	f1c3 0307 	rsb	r3, r3, #7
 8001e06:	2b04      	cmp	r3, #4
 8001e08:	bf28      	it	cs
 8001e0a:	2304      	movcs	r3, #4
 8001e0c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e0e:	69fb      	ldr	r3, [r7, #28]
 8001e10:	3304      	adds	r3, #4
 8001e12:	2b06      	cmp	r3, #6
 8001e14:	d902      	bls.n	8001e1c <NVIC_EncodePriority+0x30>
 8001e16:	69fb      	ldr	r3, [r7, #28]
 8001e18:	3b03      	subs	r3, #3
 8001e1a:	e000      	b.n	8001e1e <NVIC_EncodePriority+0x32>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e24:	69bb      	ldr	r3, [r7, #24]
 8001e26:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2a:	43da      	mvns	r2, r3
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	401a      	ands	r2, r3
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e34:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e3e:	43d9      	mvns	r1, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e44:	4313      	orrs	r3, r2
         );
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	3724      	adds	r7, #36	@ 0x24
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e50:	4770      	bx	lr

08001e52 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f7ff ff4c 	bl	8001cf8 <__NVIC_SetPriorityGrouping>
}
 8001e60:	bf00      	nop
 8001e62:	3708      	adds	r7, #8
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	4603      	mov	r3, r0
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
 8001e74:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001e7a:	f7ff ff61 	bl	8001d40 <__NVIC_GetPriorityGrouping>
 8001e7e:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e80:	687a      	ldr	r2, [r7, #4]
 8001e82:	68b9      	ldr	r1, [r7, #8]
 8001e84:	6978      	ldr	r0, [r7, #20]
 8001e86:	f7ff ffb1 	bl	8001dec <NVIC_EncodePriority>
 8001e8a:	4602      	mov	r2, r0
 8001e8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e90:	4611      	mov	r1, r2
 8001e92:	4618      	mov	r0, r3
 8001e94:	f7ff ff80 	bl	8001d98 <__NVIC_SetPriority>
}
 8001e98:	bf00      	nop
 8001e9a:	3718      	adds	r7, #24
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}

08001ea0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001eaa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff ff54 	bl	8001d5c <__NVIC_EnableIRQ>
}
 8001eb4:	bf00      	nop
 8001eb6:	3708      	adds	r7, #8
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b087      	sub	sp, #28
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001eca:	e17f      	b.n	80021cc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001ecc:	683b      	ldr	r3, [r7, #0]
 8001ece:	681a      	ldr	r2, [r3, #0]
 8001ed0:	2101      	movs	r1, #1
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	fa01 f303 	lsl.w	r3, r1, r3
 8001ed8:	4013      	ands	r3, r2
 8001eda:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	f000 8171 	beq.w	80021c6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	685b      	ldr	r3, [r3, #4]
 8001ee8:	f003 0303 	and.w	r3, r3, #3
 8001eec:	2b01      	cmp	r3, #1
 8001eee:	d005      	beq.n	8001efc <HAL_GPIO_Init+0x40>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	685b      	ldr	r3, [r3, #4]
 8001ef4:	f003 0303 	and.w	r3, r3, #3
 8001ef8:	2b02      	cmp	r3, #2
 8001efa:	d130      	bne.n	8001f5e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	689b      	ldr	r3, [r3, #8]
 8001f00:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001f02:	697b      	ldr	r3, [r7, #20]
 8001f04:	005b      	lsls	r3, r3, #1
 8001f06:	2203      	movs	r2, #3
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	4013      	ands	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	68da      	ldr	r2, [r3, #12]
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	005b      	lsls	r3, r3, #1
 8001f1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f20:	693a      	ldr	r2, [r7, #16]
 8001f22:	4313      	orrs	r3, r2
 8001f24:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001f32:	2201      	movs	r2, #1
 8001f34:	697b      	ldr	r3, [r7, #20]
 8001f36:	fa02 f303 	lsl.w	r3, r2, r3
 8001f3a:	43db      	mvns	r3, r3
 8001f3c:	693a      	ldr	r2, [r7, #16]
 8001f3e:	4013      	ands	r3, r2
 8001f40:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	685b      	ldr	r3, [r3, #4]
 8001f46:	091b      	lsrs	r3, r3, #4
 8001f48:	f003 0201 	and.w	r2, r3, #1
 8001f4c:	697b      	ldr	r3, [r7, #20]
 8001f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	693a      	ldr	r2, [r7, #16]
 8001f5c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8001f5e:	683b      	ldr	r3, [r7, #0]
 8001f60:	685b      	ldr	r3, [r3, #4]
 8001f62:	f003 0303 	and.w	r3, r3, #3
 8001f66:	2b03      	cmp	r3, #3
 8001f68:	d118      	bne.n	8001f9c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f6e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8001f70:	2201      	movs	r2, #1
 8001f72:	697b      	ldr	r3, [r7, #20]
 8001f74:	fa02 f303 	lsl.w	r3, r2, r3
 8001f78:	43db      	mvns	r3, r3
 8001f7a:	693a      	ldr	r2, [r7, #16]
 8001f7c:	4013      	ands	r3, r2
 8001f7e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8001f80:	683b      	ldr	r3, [r7, #0]
 8001f82:	685b      	ldr	r3, [r3, #4]
 8001f84:	08db      	lsrs	r3, r3, #3
 8001f86:	f003 0201 	and.w	r2, r3, #1
 8001f8a:	697b      	ldr	r3, [r7, #20]
 8001f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001f90:	693a      	ldr	r2, [r7, #16]
 8001f92:	4313      	orrs	r3, r2
 8001f94:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f003 0303 	and.w	r3, r3, #3
 8001fa4:	2b03      	cmp	r3, #3
 8001fa6:	d017      	beq.n	8001fd8 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	68db      	ldr	r3, [r3, #12]
 8001fac:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	005b      	lsls	r3, r3, #1
 8001fb2:	2203      	movs	r2, #3
 8001fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb8:	43db      	mvns	r3, r3
 8001fba:	693a      	ldr	r2, [r7, #16]
 8001fbc:	4013      	ands	r3, r2
 8001fbe:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001fc0:	683b      	ldr	r3, [r7, #0]
 8001fc2:	689a      	ldr	r2, [r3, #8]
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001fcc:	693a      	ldr	r2, [r7, #16]
 8001fce:	4313      	orrs	r3, r2
 8001fd0:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	685b      	ldr	r3, [r3, #4]
 8001fdc:	f003 0303 	and.w	r3, r3, #3
 8001fe0:	2b02      	cmp	r3, #2
 8001fe2:	d123      	bne.n	800202c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001fe4:	697b      	ldr	r3, [r7, #20]
 8001fe6:	08da      	lsrs	r2, r3, #3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3208      	adds	r2, #8
 8001fec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001ff0:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	f003 0307 	and.w	r3, r3, #7
 8001ff8:	009b      	lsls	r3, r3, #2
 8001ffa:	220f      	movs	r2, #15
 8001ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8002000:	43db      	mvns	r3, r3
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	4013      	ands	r3, r2
 8002006:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	691a      	ldr	r2, [r3, #16]
 800200c:	697b      	ldr	r3, [r7, #20]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	693a      	ldr	r2, [r7, #16]
 800201a:	4313      	orrs	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	08da      	lsrs	r2, r3, #3
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	3208      	adds	r2, #8
 8002026:	6939      	ldr	r1, [r7, #16]
 8002028:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	005b      	lsls	r3, r3, #1
 8002036:	2203      	movs	r2, #3
 8002038:	fa02 f303 	lsl.w	r3, r2, r3
 800203c:	43db      	mvns	r3, r3
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	4013      	ands	r3, r2
 8002042:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	f003 0203 	and.w	r2, r3, #3
 800204c:	697b      	ldr	r3, [r7, #20]
 800204e:	005b      	lsls	r3, r3, #1
 8002050:	fa02 f303 	lsl.w	r3, r2, r3
 8002054:	693a      	ldr	r2, [r7, #16]
 8002056:	4313      	orrs	r3, r2
 8002058:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	693a      	ldr	r2, [r7, #16]
 800205e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	685b      	ldr	r3, [r3, #4]
 8002064:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002068:	2b00      	cmp	r3, #0
 800206a:	f000 80ac 	beq.w	80021c6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800206e:	4b5f      	ldr	r3, [pc, #380]	@ (80021ec <HAL_GPIO_Init+0x330>)
 8002070:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002072:	4a5e      	ldr	r2, [pc, #376]	@ (80021ec <HAL_GPIO_Init+0x330>)
 8002074:	f043 0301 	orr.w	r3, r3, #1
 8002078:	6613      	str	r3, [r2, #96]	@ 0x60
 800207a:	4b5c      	ldr	r3, [pc, #368]	@ (80021ec <HAL_GPIO_Init+0x330>)
 800207c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800207e:	f003 0301 	and.w	r3, r3, #1
 8002082:	60bb      	str	r3, [r7, #8]
 8002084:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002086:	4a5a      	ldr	r2, [pc, #360]	@ (80021f0 <HAL_GPIO_Init+0x334>)
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	089b      	lsrs	r3, r3, #2
 800208c:	3302      	adds	r3, #2
 800208e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002092:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	f003 0303 	and.w	r3, r3, #3
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	220f      	movs	r2, #15
 800209e:	fa02 f303 	lsl.w	r3, r2, r3
 80020a2:	43db      	mvns	r3, r3
 80020a4:	693a      	ldr	r2, [r7, #16]
 80020a6:	4013      	ands	r3, r2
 80020a8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80020b0:	d025      	beq.n	80020fe <HAL_GPIO_Init+0x242>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a4f      	ldr	r2, [pc, #316]	@ (80021f4 <HAL_GPIO_Init+0x338>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d01f      	beq.n	80020fa <HAL_GPIO_Init+0x23e>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a4e      	ldr	r2, [pc, #312]	@ (80021f8 <HAL_GPIO_Init+0x33c>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d019      	beq.n	80020f6 <HAL_GPIO_Init+0x23a>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a4d      	ldr	r2, [pc, #308]	@ (80021fc <HAL_GPIO_Init+0x340>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d013      	beq.n	80020f2 <HAL_GPIO_Init+0x236>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a4c      	ldr	r2, [pc, #304]	@ (8002200 <HAL_GPIO_Init+0x344>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d00d      	beq.n	80020ee <HAL_GPIO_Init+0x232>
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	4a4b      	ldr	r2, [pc, #300]	@ (8002204 <HAL_GPIO_Init+0x348>)
 80020d6:	4293      	cmp	r3, r2
 80020d8:	d007      	beq.n	80020ea <HAL_GPIO_Init+0x22e>
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	4a4a      	ldr	r2, [pc, #296]	@ (8002208 <HAL_GPIO_Init+0x34c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d101      	bne.n	80020e6 <HAL_GPIO_Init+0x22a>
 80020e2:	2306      	movs	r3, #6
 80020e4:	e00c      	b.n	8002100 <HAL_GPIO_Init+0x244>
 80020e6:	2307      	movs	r3, #7
 80020e8:	e00a      	b.n	8002100 <HAL_GPIO_Init+0x244>
 80020ea:	2305      	movs	r3, #5
 80020ec:	e008      	b.n	8002100 <HAL_GPIO_Init+0x244>
 80020ee:	2304      	movs	r3, #4
 80020f0:	e006      	b.n	8002100 <HAL_GPIO_Init+0x244>
 80020f2:	2303      	movs	r3, #3
 80020f4:	e004      	b.n	8002100 <HAL_GPIO_Init+0x244>
 80020f6:	2302      	movs	r3, #2
 80020f8:	e002      	b.n	8002100 <HAL_GPIO_Init+0x244>
 80020fa:	2301      	movs	r3, #1
 80020fc:	e000      	b.n	8002100 <HAL_GPIO_Init+0x244>
 80020fe:	2300      	movs	r3, #0
 8002100:	697a      	ldr	r2, [r7, #20]
 8002102:	f002 0203 	and.w	r2, r2, #3
 8002106:	0092      	lsls	r2, r2, #2
 8002108:	4093      	lsls	r3, r2
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002110:	4937      	ldr	r1, [pc, #220]	@ (80021f0 <HAL_GPIO_Init+0x334>)
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	089b      	lsrs	r3, r3, #2
 8002116:	3302      	adds	r3, #2
 8002118:	693a      	ldr	r2, [r7, #16]
 800211a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800211e:	4b3b      	ldr	r3, [pc, #236]	@ (800220c <HAL_GPIO_Init+0x350>)
 8002120:	689b      	ldr	r3, [r3, #8]
 8002122:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	43db      	mvns	r3, r3
 8002128:	693a      	ldr	r2, [r7, #16]
 800212a:	4013      	ands	r3, r2
 800212c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	685b      	ldr	r3, [r3, #4]
 8002132:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002136:	2b00      	cmp	r3, #0
 8002138:	d003      	beq.n	8002142 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	4313      	orrs	r3, r2
 8002140:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002142:	4a32      	ldr	r2, [pc, #200]	@ (800220c <HAL_GPIO_Init+0x350>)
 8002144:	693b      	ldr	r3, [r7, #16]
 8002146:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002148:	4b30      	ldr	r3, [pc, #192]	@ (800220c <HAL_GPIO_Init+0x350>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	43db      	mvns	r3, r3
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	4013      	ands	r3, r2
 8002156:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002158:	683b      	ldr	r3, [r7, #0]
 800215a:	685b      	ldr	r3, [r3, #4]
 800215c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002160:	2b00      	cmp	r3, #0
 8002162:	d003      	beq.n	800216c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002164:	693a      	ldr	r2, [r7, #16]
 8002166:	68fb      	ldr	r3, [r7, #12]
 8002168:	4313      	orrs	r3, r2
 800216a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800216c:	4a27      	ldr	r2, [pc, #156]	@ (800220c <HAL_GPIO_Init+0x350>)
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002172:	4b26      	ldr	r3, [pc, #152]	@ (800220c <HAL_GPIO_Init+0x350>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	43db      	mvns	r3, r3
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	4013      	ands	r3, r2
 8002180:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	685b      	ldr	r3, [r3, #4]
 8002186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d003      	beq.n	8002196 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800218e:	693a      	ldr	r2, [r7, #16]
 8002190:	68fb      	ldr	r3, [r7, #12]
 8002192:	4313      	orrs	r3, r2
 8002194:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002196:	4a1d      	ldr	r2, [pc, #116]	@ (800220c <HAL_GPIO_Init+0x350>)
 8002198:	693b      	ldr	r3, [r7, #16]
 800219a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800219c:	4b1b      	ldr	r3, [pc, #108]	@ (800220c <HAL_GPIO_Init+0x350>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	43db      	mvns	r3, r3
 80021a6:	693a      	ldr	r2, [r7, #16]
 80021a8:	4013      	ands	r3, r2
 80021aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	d003      	beq.n	80021c0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	68fb      	ldr	r3, [r7, #12]
 80021bc:	4313      	orrs	r3, r2
 80021be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80021c0:	4a12      	ldr	r2, [pc, #72]	@ (800220c <HAL_GPIO_Init+0x350>)
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	3301      	adds	r3, #1
 80021ca:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	fa22 f303 	lsr.w	r3, r2, r3
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	f47f ae78 	bne.w	8001ecc <HAL_GPIO_Init+0x10>
  }
}
 80021dc:	bf00      	nop
 80021de:	bf00      	nop
 80021e0:	371c      	adds	r7, #28
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	40021000 	.word	0x40021000
 80021f0:	40010000 	.word	0x40010000
 80021f4:	48000400 	.word	0x48000400
 80021f8:	48000800 	.word	0x48000800
 80021fc:	48000c00 	.word	0x48000c00
 8002200:	48001000 	.word	0x48001000
 8002204:	48001400 	.word	0x48001400
 8002208:	48001800 	.word	0x48001800
 800220c:	40010400 	.word	0x40010400

08002210 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002210:	b480      	push	{r7}
 8002212:	b085      	sub	sp, #20
 8002214:	af00      	add	r7, sp, #0
 8002216:	6078      	str	r0, [r7, #4]
 8002218:	460b      	mov	r3, r1
 800221a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	691a      	ldr	r2, [r3, #16]
 8002220:	887b      	ldrh	r3, [r7, #2]
 8002222:	4013      	ands	r3, r2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d002      	beq.n	800222e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002228:	2301      	movs	r3, #1
 800222a:	73fb      	strb	r3, [r7, #15]
 800222c:	e001      	b.n	8002232 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800222e:	2300      	movs	r3, #0
 8002230:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002232:	7bfb      	ldrb	r3, [r7, #15]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3714      	adds	r7, #20
 8002238:	46bd      	mov	sp, r7
 800223a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223e:	4770      	bx	lr

08002240 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002240:	b480      	push	{r7}
 8002242:	b083      	sub	sp, #12
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
 8002248:	460b      	mov	r3, r1
 800224a:	807b      	strh	r3, [r7, #2]
 800224c:	4613      	mov	r3, r2
 800224e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002250:	787b      	ldrb	r3, [r7, #1]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d003      	beq.n	800225e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002256:	887a      	ldrh	r2, [r7, #2]
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800225c:	e002      	b.n	8002264 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800225e:	887a      	ldrh	r2, [r7, #2]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002264:	bf00      	nop
 8002266:	370c      	adds	r7, #12
 8002268:	46bd      	mov	sp, r7
 800226a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800226e:	4770      	bx	lr

08002270 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002274:	4b04      	ldr	r3, [pc, #16]	@ (8002288 <HAL_PWREx_GetVoltageRange+0x18>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002284:	4770      	bx	lr
 8002286:	bf00      	nop
 8002288:	40007000 	.word	0x40007000

0800228c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800229a:	d130      	bne.n	80022fe <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800229c:	4b23      	ldr	r3, [pc, #140]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80022a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80022a8:	d038      	beq.n	800231c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80022aa:	4b20      	ldr	r3, [pc, #128]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80022b2:	4a1e      	ldr	r2, [pc, #120]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022b4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80022b8:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80022ba:	4b1d      	ldr	r3, [pc, #116]	@ (8002330 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	2232      	movs	r2, #50	@ 0x32
 80022c0:	fb02 f303 	mul.w	r3, r2, r3
 80022c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002334 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 80022c6:	fba2 2303 	umull	r2, r3, r2, r3
 80022ca:	0c9b      	lsrs	r3, r3, #18
 80022cc:	3301      	adds	r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022d0:	e002      	b.n	80022d8 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	3b01      	subs	r3, #1
 80022d6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80022d8:	4b14      	ldr	r3, [pc, #80]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022da:	695b      	ldr	r3, [r3, #20]
 80022dc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022e4:	d102      	bne.n	80022ec <HAL_PWREx_ControlVoltageScaling+0x60>
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d1f2      	bne.n	80022d2 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80022ec:	4b0f      	ldr	r3, [pc, #60]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80022ee:	695b      	ldr	r3, [r3, #20]
 80022f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80022f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80022f8:	d110      	bne.n	800231c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80022fa:	2303      	movs	r3, #3
 80022fc:	e00f      	b.n	800231e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80022fe:	4b0b      	ldr	r3, [pc, #44]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002306:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800230a:	d007      	beq.n	800231c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800230c:	4b07      	ldr	r3, [pc, #28]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002314:	4a05      	ldr	r2, [pc, #20]	@ (800232c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002316:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800231a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800231c:	2300      	movs	r3, #0
}
 800231e:	4618      	mov	r0, r3
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	40007000 	.word	0x40007000
 8002330:	20000004 	.word	0x20000004
 8002334:	431bde83 	.word	0x431bde83

08002338 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b088      	sub	sp, #32
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	2b00      	cmp	r3, #0
 8002344:	d101      	bne.n	800234a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002346:	2301      	movs	r3, #1
 8002348:	e3ca      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800234a:	4b97      	ldr	r3, [pc, #604]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800234c:	689b      	ldr	r3, [r3, #8]
 800234e:	f003 030c 	and.w	r3, r3, #12
 8002352:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002354:	4b94      	ldr	r3, [pc, #592]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002356:	68db      	ldr	r3, [r3, #12]
 8002358:	f003 0303 	and.w	r3, r3, #3
 800235c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 0310 	and.w	r3, r3, #16
 8002366:	2b00      	cmp	r3, #0
 8002368:	f000 80e4 	beq.w	8002534 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800236c:	69bb      	ldr	r3, [r7, #24]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d007      	beq.n	8002382 <HAL_RCC_OscConfig+0x4a>
 8002372:	69bb      	ldr	r3, [r7, #24]
 8002374:	2b0c      	cmp	r3, #12
 8002376:	f040 808b 	bne.w	8002490 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800237a:	697b      	ldr	r3, [r7, #20]
 800237c:	2b01      	cmp	r3, #1
 800237e:	f040 8087 	bne.w	8002490 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002382:	4b89      	ldr	r3, [pc, #548]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f003 0302 	and.w	r3, r3, #2
 800238a:	2b00      	cmp	r3, #0
 800238c:	d005      	beq.n	800239a <HAL_RCC_OscConfig+0x62>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	699b      	ldr	r3, [r3, #24]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d101      	bne.n	800239a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e3a2      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1a      	ldr	r2, [r3, #32]
 800239e:	4b82      	ldr	r3, [pc, #520]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f003 0308 	and.w	r3, r3, #8
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d004      	beq.n	80023b4 <HAL_RCC_OscConfig+0x7c>
 80023aa:	4b7f      	ldr	r3, [pc, #508]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023b2:	e005      	b.n	80023c0 <HAL_RCC_OscConfig+0x88>
 80023b4:	4b7c      	ldr	r3, [pc, #496]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023b6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80023ba:	091b      	lsrs	r3, r3, #4
 80023bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d223      	bcs.n	800240c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6a1b      	ldr	r3, [r3, #32]
 80023c8:	4618      	mov	r0, r3
 80023ca:	f000 fd87 	bl	8002edc <RCC_SetFlashLatencyFromMSIRange>
 80023ce:	4603      	mov	r3, r0
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d001      	beq.n	80023d8 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80023d4:	2301      	movs	r3, #1
 80023d6:	e383      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80023d8:	4b73      	ldr	r3, [pc, #460]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4a72      	ldr	r2, [pc, #456]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023de:	f043 0308 	orr.w	r3, r3, #8
 80023e2:	6013      	str	r3, [r2, #0]
 80023e4:	4b70      	ldr	r3, [pc, #448]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	6a1b      	ldr	r3, [r3, #32]
 80023f0:	496d      	ldr	r1, [pc, #436]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023f2:	4313      	orrs	r3, r2
 80023f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80023f6:	4b6c      	ldr	r3, [pc, #432]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80023f8:	685b      	ldr	r3, [r3, #4]
 80023fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	69db      	ldr	r3, [r3, #28]
 8002402:	021b      	lsls	r3, r3, #8
 8002404:	4968      	ldr	r1, [pc, #416]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002406:	4313      	orrs	r3, r2
 8002408:	604b      	str	r3, [r1, #4]
 800240a:	e025      	b.n	8002458 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800240c:	4b66      	ldr	r3, [pc, #408]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	4a65      	ldr	r2, [pc, #404]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002412:	f043 0308 	orr.w	r3, r3, #8
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	4b63      	ldr	r3, [pc, #396]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	6a1b      	ldr	r3, [r3, #32]
 8002424:	4960      	ldr	r1, [pc, #384]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002426:	4313      	orrs	r3, r2
 8002428:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800242a:	4b5f      	ldr	r3, [pc, #380]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	69db      	ldr	r3, [r3, #28]
 8002436:	021b      	lsls	r3, r3, #8
 8002438:	495b      	ldr	r1, [pc, #364]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800243a:	4313      	orrs	r3, r2
 800243c:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800243e:	69bb      	ldr	r3, [r7, #24]
 8002440:	2b00      	cmp	r3, #0
 8002442:	d109      	bne.n	8002458 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6a1b      	ldr	r3, [r3, #32]
 8002448:	4618      	mov	r0, r3
 800244a:	f000 fd47 	bl	8002edc <RCC_SetFlashLatencyFromMSIRange>
 800244e:	4603      	mov	r3, r0
 8002450:	2b00      	cmp	r3, #0
 8002452:	d001      	beq.n	8002458 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e343      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002458:	f000 fc4a 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 800245c:	4602      	mov	r2, r0
 800245e:	4b52      	ldr	r3, [pc, #328]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002460:	689b      	ldr	r3, [r3, #8]
 8002462:	091b      	lsrs	r3, r3, #4
 8002464:	f003 030f 	and.w	r3, r3, #15
 8002468:	4950      	ldr	r1, [pc, #320]	@ (80025ac <HAL_RCC_OscConfig+0x274>)
 800246a:	5ccb      	ldrb	r3, [r1, r3]
 800246c:	f003 031f 	and.w	r3, r3, #31
 8002470:	fa22 f303 	lsr.w	r3, r2, r3
 8002474:	4a4e      	ldr	r2, [pc, #312]	@ (80025b0 <HAL_RCC_OscConfig+0x278>)
 8002476:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002478:	4b4e      	ldr	r3, [pc, #312]	@ (80025b4 <HAL_RCC_OscConfig+0x27c>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4618      	mov	r0, r3
 800247e:	f7fe ff1f 	bl	80012c0 <HAL_InitTick>
 8002482:	4603      	mov	r3, r0
 8002484:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002486:	7bfb      	ldrb	r3, [r7, #15]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d052      	beq.n	8002532 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 800248c:	7bfb      	ldrb	r3, [r7, #15]
 800248e:	e327      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	699b      	ldr	r3, [r3, #24]
 8002494:	2b00      	cmp	r3, #0
 8002496:	d032      	beq.n	80024fe <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002498:	4b43      	ldr	r3, [pc, #268]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	4a42      	ldr	r2, [pc, #264]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800249e:	f043 0301 	orr.w	r3, r3, #1
 80024a2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80024a4:	f7ff fbf8 	bl	8001c98 <HAL_GetTick>
 80024a8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024aa:	e008      	b.n	80024be <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80024ac:	f7ff fbf4 	bl	8001c98 <HAL_GetTick>
 80024b0:	4602      	mov	r2, r0
 80024b2:	693b      	ldr	r3, [r7, #16]
 80024b4:	1ad3      	subs	r3, r2, r3
 80024b6:	2b02      	cmp	r3, #2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e310      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80024be:	4b3a      	ldr	r3, [pc, #232]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d0f0      	beq.n	80024ac <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80024ca:	4b37      	ldr	r3, [pc, #220]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	4a36      	ldr	r2, [pc, #216]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024d0:	f043 0308 	orr.w	r3, r3, #8
 80024d4:	6013      	str	r3, [r2, #0]
 80024d6:	4b34      	ldr	r3, [pc, #208]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6a1b      	ldr	r3, [r3, #32]
 80024e2:	4931      	ldr	r1, [pc, #196]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80024e8:	4b2f      	ldr	r3, [pc, #188]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	69db      	ldr	r3, [r3, #28]
 80024f4:	021b      	lsls	r3, r3, #8
 80024f6:	492c      	ldr	r1, [pc, #176]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 80024f8:	4313      	orrs	r3, r2
 80024fa:	604b      	str	r3, [r1, #4]
 80024fc:	e01a      	b.n	8002534 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80024fe:	4b2a      	ldr	r3, [pc, #168]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4a29      	ldr	r2, [pc, #164]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002504:	f023 0301 	bic.w	r3, r3, #1
 8002508:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800250a:	f7ff fbc5 	bl	8001c98 <HAL_GetTick>
 800250e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002510:	e008      	b.n	8002524 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002512:	f7ff fbc1 	bl	8001c98 <HAL_GetTick>
 8002516:	4602      	mov	r2, r0
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	1ad3      	subs	r3, r2, r3
 800251c:	2b02      	cmp	r3, #2
 800251e:	d901      	bls.n	8002524 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002520:	2303      	movs	r3, #3
 8002522:	e2dd      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002524:	4b20      	ldr	r3, [pc, #128]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	f003 0302 	and.w	r3, r3, #2
 800252c:	2b00      	cmp	r3, #0
 800252e:	d1f0      	bne.n	8002512 <HAL_RCC_OscConfig+0x1da>
 8002530:	e000      	b.n	8002534 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002532:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f003 0301 	and.w	r3, r3, #1
 800253c:	2b00      	cmp	r3, #0
 800253e:	d074      	beq.n	800262a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002540:	69bb      	ldr	r3, [r7, #24]
 8002542:	2b08      	cmp	r3, #8
 8002544:	d005      	beq.n	8002552 <HAL_RCC_OscConfig+0x21a>
 8002546:	69bb      	ldr	r3, [r7, #24]
 8002548:	2b0c      	cmp	r3, #12
 800254a:	d10e      	bne.n	800256a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800254c:	697b      	ldr	r3, [r7, #20]
 800254e:	2b03      	cmp	r3, #3
 8002550:	d10b      	bne.n	800256a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002552:	4b15      	ldr	r3, [pc, #84]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800255a:	2b00      	cmp	r3, #0
 800255c:	d064      	beq.n	8002628 <HAL_RCC_OscConfig+0x2f0>
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	685b      	ldr	r3, [r3, #4]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d160      	bne.n	8002628 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002566:	2301      	movs	r3, #1
 8002568:	e2ba      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	685b      	ldr	r3, [r3, #4]
 800256e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002572:	d106      	bne.n	8002582 <HAL_RCC_OscConfig+0x24a>
 8002574:	4b0c      	ldr	r3, [pc, #48]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4a0b      	ldr	r2, [pc, #44]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800257a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800257e:	6013      	str	r3, [r2, #0]
 8002580:	e026      	b.n	80025d0 <HAL_RCC_OscConfig+0x298>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800258a:	d115      	bne.n	80025b8 <HAL_RCC_OscConfig+0x280>
 800258c:	4b06      	ldr	r3, [pc, #24]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4a05      	ldr	r2, [pc, #20]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 8002592:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002596:	6013      	str	r3, [r2, #0]
 8002598:	4b03      	ldr	r3, [pc, #12]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	4a02      	ldr	r2, [pc, #8]	@ (80025a8 <HAL_RCC_OscConfig+0x270>)
 800259e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	e014      	b.n	80025d0 <HAL_RCC_OscConfig+0x298>
 80025a6:	bf00      	nop
 80025a8:	40021000 	.word	0x40021000
 80025ac:	08008408 	.word	0x08008408
 80025b0:	20000004 	.word	0x20000004
 80025b4:	20000008 	.word	0x20000008
 80025b8:	4ba0      	ldr	r3, [pc, #640]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	4a9f      	ldr	r2, [pc, #636]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80025be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80025c2:	6013      	str	r3, [r2, #0]
 80025c4:	4b9d      	ldr	r3, [pc, #628]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	4a9c      	ldr	r2, [pc, #624]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80025ca:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80025ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d013      	beq.n	8002600 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80025d8:	f7ff fb5e 	bl	8001c98 <HAL_GetTick>
 80025dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80025e0:	f7ff fb5a 	bl	8001c98 <HAL_GetTick>
 80025e4:	4602      	mov	r2, r0
 80025e6:	693b      	ldr	r3, [r7, #16]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b64      	cmp	r3, #100	@ 0x64
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e276      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80025f2:	4b92      	ldr	r3, [pc, #584]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d0f0      	beq.n	80025e0 <HAL_RCC_OscConfig+0x2a8>
 80025fe:	e014      	b.n	800262a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002600:	f7ff fb4a 	bl	8001c98 <HAL_GetTick>
 8002604:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002606:	e008      	b.n	800261a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002608:	f7ff fb46 	bl	8001c98 <HAL_GetTick>
 800260c:	4602      	mov	r2, r0
 800260e:	693b      	ldr	r3, [r7, #16]
 8002610:	1ad3      	subs	r3, r2, r3
 8002612:	2b64      	cmp	r3, #100	@ 0x64
 8002614:	d901      	bls.n	800261a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002616:	2303      	movs	r3, #3
 8002618:	e262      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800261a:	4b88      	ldr	r3, [pc, #544]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d1f0      	bne.n	8002608 <HAL_RCC_OscConfig+0x2d0>
 8002626:	e000      	b.n	800262a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002628:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f003 0302 	and.w	r3, r3, #2
 8002632:	2b00      	cmp	r3, #0
 8002634:	d060      	beq.n	80026f8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002636:	69bb      	ldr	r3, [r7, #24]
 8002638:	2b04      	cmp	r3, #4
 800263a:	d005      	beq.n	8002648 <HAL_RCC_OscConfig+0x310>
 800263c:	69bb      	ldr	r3, [r7, #24]
 800263e:	2b0c      	cmp	r3, #12
 8002640:	d119      	bne.n	8002676 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002642:	697b      	ldr	r3, [r7, #20]
 8002644:	2b02      	cmp	r3, #2
 8002646:	d116      	bne.n	8002676 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002648:	4b7c      	ldr	r3, [pc, #496]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002650:	2b00      	cmp	r3, #0
 8002652:	d005      	beq.n	8002660 <HAL_RCC_OscConfig+0x328>
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	68db      	ldr	r3, [r3, #12]
 8002658:	2b00      	cmp	r3, #0
 800265a:	d101      	bne.n	8002660 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800265c:	2301      	movs	r3, #1
 800265e:	e23f      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002660:	4b76      	ldr	r3, [pc, #472]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002662:	685b      	ldr	r3, [r3, #4]
 8002664:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	691b      	ldr	r3, [r3, #16]
 800266c:	061b      	lsls	r3, r3, #24
 800266e:	4973      	ldr	r1, [pc, #460]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002670:	4313      	orrs	r3, r2
 8002672:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002674:	e040      	b.n	80026f8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	2b00      	cmp	r3, #0
 800267c:	d023      	beq.n	80026c6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800267e:	4b6f      	ldr	r3, [pc, #444]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a6e      	ldr	r2, [pc, #440]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002684:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002688:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800268a:	f7ff fb05 	bl	8001c98 <HAL_GetTick>
 800268e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002690:	e008      	b.n	80026a4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002692:	f7ff fb01 	bl	8001c98 <HAL_GetTick>
 8002696:	4602      	mov	r2, r0
 8002698:	693b      	ldr	r3, [r7, #16]
 800269a:	1ad3      	subs	r3, r2, r3
 800269c:	2b02      	cmp	r3, #2
 800269e:	d901      	bls.n	80026a4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80026a0:	2303      	movs	r3, #3
 80026a2:	e21d      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80026a4:	4b65      	ldr	r3, [pc, #404]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d0f0      	beq.n	8002692 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80026b0:	4b62      	ldr	r3, [pc, #392]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80026b2:	685b      	ldr	r3, [r3, #4]
 80026b4:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	691b      	ldr	r3, [r3, #16]
 80026bc:	061b      	lsls	r3, r3, #24
 80026be:	495f      	ldr	r1, [pc, #380]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80026c0:	4313      	orrs	r3, r2
 80026c2:	604b      	str	r3, [r1, #4]
 80026c4:	e018      	b.n	80026f8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80026c6:	4b5d      	ldr	r3, [pc, #372]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a5c      	ldr	r2, [pc, #368]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80026cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80026d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80026d2:	f7ff fae1 	bl	8001c98 <HAL_GetTick>
 80026d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026d8:	e008      	b.n	80026ec <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80026da:	f7ff fadd 	bl	8001c98 <HAL_GetTick>
 80026de:	4602      	mov	r2, r0
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	1ad3      	subs	r3, r2, r3
 80026e4:	2b02      	cmp	r3, #2
 80026e6:	d901      	bls.n	80026ec <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80026e8:	2303      	movs	r3, #3
 80026ea:	e1f9      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80026ec:	4b53      	ldr	r3, [pc, #332]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d1f0      	bne.n	80026da <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0308 	and.w	r3, r3, #8
 8002700:	2b00      	cmp	r3, #0
 8002702:	d03c      	beq.n	800277e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	695b      	ldr	r3, [r3, #20]
 8002708:	2b00      	cmp	r3, #0
 800270a:	d01c      	beq.n	8002746 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800270c:	4b4b      	ldr	r3, [pc, #300]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 800270e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002712:	4a4a      	ldr	r2, [pc, #296]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002714:	f043 0301 	orr.w	r3, r3, #1
 8002718:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800271c:	f7ff fabc 	bl	8001c98 <HAL_GetTick>
 8002720:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002722:	e008      	b.n	8002736 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002724:	f7ff fab8 	bl	8001c98 <HAL_GetTick>
 8002728:	4602      	mov	r2, r0
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	1ad3      	subs	r3, r2, r3
 800272e:	2b02      	cmp	r3, #2
 8002730:	d901      	bls.n	8002736 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002732:	2303      	movs	r3, #3
 8002734:	e1d4      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002736:	4b41      	ldr	r3, [pc, #260]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002738:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800273c:	f003 0302 	and.w	r3, r3, #2
 8002740:	2b00      	cmp	r3, #0
 8002742:	d0ef      	beq.n	8002724 <HAL_RCC_OscConfig+0x3ec>
 8002744:	e01b      	b.n	800277e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002746:	4b3d      	ldr	r3, [pc, #244]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002748:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800274c:	4a3b      	ldr	r2, [pc, #236]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 800274e:	f023 0301 	bic.w	r3, r3, #1
 8002752:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002756:	f7ff fa9f 	bl	8001c98 <HAL_GetTick>
 800275a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800275c:	e008      	b.n	8002770 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800275e:	f7ff fa9b 	bl	8001c98 <HAL_GetTick>
 8002762:	4602      	mov	r2, r0
 8002764:	693b      	ldr	r3, [r7, #16]
 8002766:	1ad3      	subs	r3, r2, r3
 8002768:	2b02      	cmp	r3, #2
 800276a:	d901      	bls.n	8002770 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800276c:	2303      	movs	r3, #3
 800276e:	e1b7      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002770:	4b32      	ldr	r3, [pc, #200]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002772:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002776:	f003 0302 	and.w	r3, r3, #2
 800277a:	2b00      	cmp	r3, #0
 800277c:	d1ef      	bne.n	800275e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	f003 0304 	and.w	r3, r3, #4
 8002786:	2b00      	cmp	r3, #0
 8002788:	f000 80a6 	beq.w	80028d8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800278c:	2300      	movs	r3, #0
 800278e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002790:	4b2a      	ldr	r3, [pc, #168]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002792:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d10d      	bne.n	80027b8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800279c:	4b27      	ldr	r3, [pc, #156]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 800279e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027a0:	4a26      	ldr	r2, [pc, #152]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80027a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80027a6:	6593      	str	r3, [r2, #88]	@ 0x58
 80027a8:	4b24      	ldr	r3, [pc, #144]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 80027aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80027ac:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027b0:	60bb      	str	r3, [r7, #8]
 80027b2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80027b4:	2301      	movs	r3, #1
 80027b6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027b8:	4b21      	ldr	r3, [pc, #132]	@ (8002840 <HAL_RCC_OscConfig+0x508>)
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d118      	bne.n	80027f6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80027c4:	4b1e      	ldr	r3, [pc, #120]	@ (8002840 <HAL_RCC_OscConfig+0x508>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	4a1d      	ldr	r2, [pc, #116]	@ (8002840 <HAL_RCC_OscConfig+0x508>)
 80027ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027ce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80027d0:	f7ff fa62 	bl	8001c98 <HAL_GetTick>
 80027d4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027d6:	e008      	b.n	80027ea <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80027d8:	f7ff fa5e 	bl	8001c98 <HAL_GetTick>
 80027dc:	4602      	mov	r2, r0
 80027de:	693b      	ldr	r3, [r7, #16]
 80027e0:	1ad3      	subs	r3, r2, r3
 80027e2:	2b02      	cmp	r3, #2
 80027e4:	d901      	bls.n	80027ea <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80027e6:	2303      	movs	r3, #3
 80027e8:	e17a      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80027ea:	4b15      	ldr	r3, [pc, #84]	@ (8002840 <HAL_RCC_OscConfig+0x508>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d0f0      	beq.n	80027d8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	689b      	ldr	r3, [r3, #8]
 80027fa:	2b01      	cmp	r3, #1
 80027fc:	d108      	bne.n	8002810 <HAL_RCC_OscConfig+0x4d8>
 80027fe:	4b0f      	ldr	r3, [pc, #60]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002800:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002804:	4a0d      	ldr	r2, [pc, #52]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002806:	f043 0301 	orr.w	r3, r3, #1
 800280a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800280e:	e029      	b.n	8002864 <HAL_RCC_OscConfig+0x52c>
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	689b      	ldr	r3, [r3, #8]
 8002814:	2b05      	cmp	r3, #5
 8002816:	d115      	bne.n	8002844 <HAL_RCC_OscConfig+0x50c>
 8002818:	4b08      	ldr	r3, [pc, #32]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 800281a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800281e:	4a07      	ldr	r2, [pc, #28]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002820:	f043 0304 	orr.w	r3, r3, #4
 8002824:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002828:	4b04      	ldr	r3, [pc, #16]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 800282a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800282e:	4a03      	ldr	r2, [pc, #12]	@ (800283c <HAL_RCC_OscConfig+0x504>)
 8002830:	f043 0301 	orr.w	r3, r3, #1
 8002834:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002838:	e014      	b.n	8002864 <HAL_RCC_OscConfig+0x52c>
 800283a:	bf00      	nop
 800283c:	40021000 	.word	0x40021000
 8002840:	40007000 	.word	0x40007000
 8002844:	4b9c      	ldr	r3, [pc, #624]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002846:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800284a:	4a9b      	ldr	r2, [pc, #620]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 800284c:	f023 0301 	bic.w	r3, r3, #1
 8002850:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002854:	4b98      	ldr	r3, [pc, #608]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002856:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800285a:	4a97      	ldr	r2, [pc, #604]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 800285c:	f023 0304 	bic.w	r3, r3, #4
 8002860:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	689b      	ldr	r3, [r3, #8]
 8002868:	2b00      	cmp	r3, #0
 800286a:	d016      	beq.n	800289a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800286c:	f7ff fa14 	bl	8001c98 <HAL_GetTick>
 8002870:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002872:	e00a      	b.n	800288a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002874:	f7ff fa10 	bl	8001c98 <HAL_GetTick>
 8002878:	4602      	mov	r2, r0
 800287a:	693b      	ldr	r3, [r7, #16]
 800287c:	1ad3      	subs	r3, r2, r3
 800287e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002882:	4293      	cmp	r3, r2
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e12a      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800288a:	4b8b      	ldr	r3, [pc, #556]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 800288c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002890:	f003 0302 	and.w	r3, r3, #2
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0ed      	beq.n	8002874 <HAL_RCC_OscConfig+0x53c>
 8002898:	e015      	b.n	80028c6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800289a:	f7ff f9fd 	bl	8001c98 <HAL_GetTick>
 800289e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028a0:	e00a      	b.n	80028b8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80028a2:	f7ff f9f9 	bl	8001c98 <HAL_GetTick>
 80028a6:	4602      	mov	r2, r0
 80028a8:	693b      	ldr	r3, [r7, #16]
 80028aa:	1ad3      	subs	r3, r2, r3
 80028ac:	f241 3288 	movw	r2, #5000	@ 0x1388
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d901      	bls.n	80028b8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80028b4:	2303      	movs	r3, #3
 80028b6:	e113      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80028b8:	4b7f      	ldr	r3, [pc, #508]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80028ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80028be:	f003 0302 	and.w	r3, r3, #2
 80028c2:	2b00      	cmp	r3, #0
 80028c4:	d1ed      	bne.n	80028a2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80028c6:	7ffb      	ldrb	r3, [r7, #31]
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d105      	bne.n	80028d8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80028cc:	4b7a      	ldr	r3, [pc, #488]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80028ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028d0:	4a79      	ldr	r2, [pc, #484]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80028d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80028d6:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028dc:	2b00      	cmp	r3, #0
 80028de:	f000 80fe 	beq.w	8002ade <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028e6:	2b02      	cmp	r3, #2
 80028e8:	f040 80d0 	bne.w	8002a8c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80028ec:	4b72      	ldr	r3, [pc, #456]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80028ee:	68db      	ldr	r3, [r3, #12]
 80028f0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80028f2:	697b      	ldr	r3, [r7, #20]
 80028f4:	f003 0203 	and.w	r2, r3, #3
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fc:	429a      	cmp	r2, r3
 80028fe:	d130      	bne.n	8002962 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002900:	697b      	ldr	r3, [r7, #20]
 8002902:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800290a:	3b01      	subs	r3, #1
 800290c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800290e:	429a      	cmp	r2, r3
 8002910:	d127      	bne.n	8002962 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800291c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800291e:	429a      	cmp	r2, r3
 8002920:	d11f      	bne.n	8002962 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8002922:	697b      	ldr	r3, [r7, #20]
 8002924:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002928:	687a      	ldr	r2, [r7, #4]
 800292a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800292c:	2a07      	cmp	r2, #7
 800292e:	bf14      	ite	ne
 8002930:	2201      	movne	r2, #1
 8002932:	2200      	moveq	r2, #0
 8002934:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002936:	4293      	cmp	r3, r2
 8002938:	d113      	bne.n	8002962 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002944:	085b      	lsrs	r3, r3, #1
 8002946:	3b01      	subs	r3, #1
 8002948:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800294a:	429a      	cmp	r2, r3
 800294c:	d109      	bne.n	8002962 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800294e:	697b      	ldr	r3, [r7, #20]
 8002950:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002958:	085b      	lsrs	r3, r3, #1
 800295a:	3b01      	subs	r3, #1
 800295c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800295e:	429a      	cmp	r2, r3
 8002960:	d06e      	beq.n	8002a40 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002962:	69bb      	ldr	r3, [r7, #24]
 8002964:	2b0c      	cmp	r3, #12
 8002966:	d069      	beq.n	8002a3c <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8002968:	4b53      	ldr	r3, [pc, #332]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002970:	2b00      	cmp	r3, #0
 8002972:	d105      	bne.n	8002980 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8002974:	4b50      	ldr	r3, [pc, #320]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d001      	beq.n	8002984 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e0ad      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8002984:	4b4c      	ldr	r3, [pc, #304]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a4b      	ldr	r2, [pc, #300]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 800298a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800298e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002990:	f7ff f982 	bl	8001c98 <HAL_GetTick>
 8002994:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002996:	e008      	b.n	80029aa <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002998:	f7ff f97e 	bl	8001c98 <HAL_GetTick>
 800299c:	4602      	mov	r2, r0
 800299e:	693b      	ldr	r3, [r7, #16]
 80029a0:	1ad3      	subs	r3, r2, r3
 80029a2:	2b02      	cmp	r3, #2
 80029a4:	d901      	bls.n	80029aa <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80029a6:	2303      	movs	r3, #3
 80029a8:	e09a      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80029aa:	4b43      	ldr	r3, [pc, #268]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d1f0      	bne.n	8002998 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80029b6:	4b40      	ldr	r3, [pc, #256]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80029b8:	68da      	ldr	r2, [r3, #12]
 80029ba:	4b40      	ldr	r3, [pc, #256]	@ (8002abc <HAL_RCC_OscConfig+0x784>)
 80029bc:	4013      	ands	r3, r2
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80029c6:	3a01      	subs	r2, #1
 80029c8:	0112      	lsls	r2, r2, #4
 80029ca:	4311      	orrs	r1, r2
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80029d0:	0212      	lsls	r2, r2, #8
 80029d2:	4311      	orrs	r1, r2
 80029d4:	687a      	ldr	r2, [r7, #4]
 80029d6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80029d8:	0852      	lsrs	r2, r2, #1
 80029da:	3a01      	subs	r2, #1
 80029dc:	0552      	lsls	r2, r2, #21
 80029de:	4311      	orrs	r1, r2
 80029e0:	687a      	ldr	r2, [r7, #4]
 80029e2:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80029e4:	0852      	lsrs	r2, r2, #1
 80029e6:	3a01      	subs	r2, #1
 80029e8:	0652      	lsls	r2, r2, #25
 80029ea:	4311      	orrs	r1, r2
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80029f0:	0912      	lsrs	r2, r2, #4
 80029f2:	0452      	lsls	r2, r2, #17
 80029f4:	430a      	orrs	r2, r1
 80029f6:	4930      	ldr	r1, [pc, #192]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80029f8:	4313      	orrs	r3, r2
 80029fa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80029fc:	4b2e      	ldr	r3, [pc, #184]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	4a2d      	ldr	r2, [pc, #180]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a02:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a06:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a08:	4b2b      	ldr	r3, [pc, #172]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	4a2a      	ldr	r2, [pc, #168]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a12:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8002a14:	f7ff f940 	bl	8001c98 <HAL_GetTick>
 8002a18:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a1a:	e008      	b.n	8002a2e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a1c:	f7ff f93c 	bl	8001c98 <HAL_GetTick>
 8002a20:	4602      	mov	r2, r0
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	1ad3      	subs	r3, r2, r3
 8002a26:	2b02      	cmp	r3, #2
 8002a28:	d901      	bls.n	8002a2e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8002a2a:	2303      	movs	r3, #3
 8002a2c:	e058      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a2e:	4b22      	ldr	r3, [pc, #136]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d0f0      	beq.n	8002a1c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a3a:	e050      	b.n	8002ade <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	e04f      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a40:	4b1d      	ldr	r3, [pc, #116]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d148      	bne.n	8002ade <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8002a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a19      	ldr	r2, [pc, #100]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a52:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a56:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002a58:	4b17      	ldr	r3, [pc, #92]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a5a:	68db      	ldr	r3, [r3, #12]
 8002a5c:	4a16      	ldr	r2, [pc, #88]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a5e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a62:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002a64:	f7ff f918 	bl	8001c98 <HAL_GetTick>
 8002a68:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a6a:	e008      	b.n	8002a7e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002a6c:	f7ff f914 	bl	8001c98 <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	693b      	ldr	r3, [r7, #16]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	2b02      	cmp	r3, #2
 8002a78:	d901      	bls.n	8002a7e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8002a7a:	2303      	movs	r3, #3
 8002a7c:	e030      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d0f0      	beq.n	8002a6c <HAL_RCC_OscConfig+0x734>
 8002a8a:	e028      	b.n	8002ade <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8002a8c:	69bb      	ldr	r3, [r7, #24]
 8002a8e:	2b0c      	cmp	r3, #12
 8002a90:	d023      	beq.n	8002ada <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002a92:	4b09      	ldr	r3, [pc, #36]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	4a08      	ldr	r2, [pc, #32]	@ (8002ab8 <HAL_RCC_OscConfig+0x780>)
 8002a98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a9e:	f7ff f8fb 	bl	8001c98 <HAL_GetTick>
 8002aa2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002aa4:	e00c      	b.n	8002ac0 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002aa6:	f7ff f8f7 	bl	8001c98 <HAL_GetTick>
 8002aaa:	4602      	mov	r2, r0
 8002aac:	693b      	ldr	r3, [r7, #16]
 8002aae:	1ad3      	subs	r3, r2, r3
 8002ab0:	2b02      	cmp	r3, #2
 8002ab2:	d905      	bls.n	8002ac0 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8002ab4:	2303      	movs	r3, #3
 8002ab6:	e013      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
 8002ab8:	40021000 	.word	0x40021000
 8002abc:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ac0:	4b09      	ldr	r3, [pc, #36]	@ (8002ae8 <HAL_RCC_OscConfig+0x7b0>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d1ec      	bne.n	8002aa6 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8002acc:	4b06      	ldr	r3, [pc, #24]	@ (8002ae8 <HAL_RCC_OscConfig+0x7b0>)
 8002ace:	68da      	ldr	r2, [r3, #12]
 8002ad0:	4905      	ldr	r1, [pc, #20]	@ (8002ae8 <HAL_RCC_OscConfig+0x7b0>)
 8002ad2:	4b06      	ldr	r3, [pc, #24]	@ (8002aec <HAL_RCC_OscConfig+0x7b4>)
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	60cb      	str	r3, [r1, #12]
 8002ad8:	e001      	b.n	8002ade <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e000      	b.n	8002ae0 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8002ade:	2300      	movs	r3, #0
}
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	3720      	adds	r7, #32
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	bd80      	pop	{r7, pc}
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	feeefffc 	.word	0xfeeefffc

08002af0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b084      	sub	sp, #16
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	6078      	str	r0, [r7, #4]
 8002af8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d101      	bne.n	8002b04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e0e7      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002b04:	4b75      	ldr	r3, [pc, #468]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0307 	and.w	r3, r3, #7
 8002b0c:	683a      	ldr	r2, [r7, #0]
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d910      	bls.n	8002b34 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b12:	4b72      	ldr	r3, [pc, #456]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f023 0207 	bic.w	r2, r3, #7
 8002b1a:	4970      	ldr	r1, [pc, #448]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002b1c:	683b      	ldr	r3, [r7, #0]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b22:	4b6e      	ldr	r3, [pc, #440]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	f003 0307 	and.w	r3, r3, #7
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d001      	beq.n	8002b34 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8002b30:	2301      	movs	r3, #1
 8002b32:	e0cf      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f003 0302 	and.w	r3, r3, #2
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	d010      	beq.n	8002b62 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	4b66      	ldr	r3, [pc, #408]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b46:	689b      	ldr	r3, [r3, #8]
 8002b48:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002b4c:	429a      	cmp	r2, r3
 8002b4e:	d908      	bls.n	8002b62 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b50:	4b63      	ldr	r3, [pc, #396]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b52:	689b      	ldr	r3, [r3, #8]
 8002b54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	4960      	ldr	r1, [pc, #384]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b5e:	4313      	orrs	r3, r2
 8002b60:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d04c      	beq.n	8002c08 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	685b      	ldr	r3, [r3, #4]
 8002b72:	2b03      	cmp	r3, #3
 8002b74:	d107      	bne.n	8002b86 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002b76:	4b5a      	ldr	r3, [pc, #360]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d121      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e0a6      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	2b02      	cmp	r3, #2
 8002b8c:	d107      	bne.n	8002b9e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b8e:	4b54      	ldr	r3, [pc, #336]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d115      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002b9a:	2301      	movs	r3, #1
 8002b9c:	e09a      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	2b00      	cmp	r3, #0
 8002ba4:	d107      	bne.n	8002bb6 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002ba6:	4b4e      	ldr	r3, [pc, #312]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d109      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e08e      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002bb6:	4b4a      	ldr	r3, [pc, #296]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d101      	bne.n	8002bc6 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8002bc2:	2301      	movs	r3, #1
 8002bc4:	e086      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002bc6:	4b46      	ldr	r3, [pc, #280]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bc8:	689b      	ldr	r3, [r3, #8]
 8002bca:	f023 0203 	bic.w	r2, r3, #3
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	4943      	ldr	r1, [pc, #268]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002bd8:	f7ff f85e 	bl	8001c98 <HAL_GetTick>
 8002bdc:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bde:	e00a      	b.n	8002bf6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002be0:	f7ff f85a 	bl	8001c98 <HAL_GetTick>
 8002be4:	4602      	mov	r2, r0
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	1ad3      	subs	r3, r2, r3
 8002bea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d901      	bls.n	8002bf6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e06e      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002bf6:	4b3a      	ldr	r3, [pc, #232]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	f003 020c 	and.w	r2, r3, #12
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	685b      	ldr	r3, [r3, #4]
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	429a      	cmp	r2, r3
 8002c06:	d1eb      	bne.n	8002be0 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f003 0302 	and.w	r3, r3, #2
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d010      	beq.n	8002c36 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	689a      	ldr	r2, [r3, #8]
 8002c18:	4b31      	ldr	r3, [pc, #196]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c1a:	689b      	ldr	r3, [r3, #8]
 8002c1c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002c20:	429a      	cmp	r2, r3
 8002c22:	d208      	bcs.n	8002c36 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002c24:	4b2e      	ldr	r3, [pc, #184]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	689b      	ldr	r3, [r3, #8]
 8002c30:	492b      	ldr	r1, [pc, #172]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c32:	4313      	orrs	r3, r2
 8002c34:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002c36:	4b29      	ldr	r3, [pc, #164]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f003 0307 	and.w	r3, r3, #7
 8002c3e:	683a      	ldr	r2, [r7, #0]
 8002c40:	429a      	cmp	r2, r3
 8002c42:	d210      	bcs.n	8002c66 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002c44:	4b25      	ldr	r3, [pc, #148]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f023 0207 	bic.w	r2, r3, #7
 8002c4c:	4923      	ldr	r1, [pc, #140]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002c4e:	683b      	ldr	r3, [r7, #0]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002c54:	4b21      	ldr	r3, [pc, #132]	@ (8002cdc <HAL_RCC_ClockConfig+0x1ec>)
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0307 	and.w	r3, r3, #7
 8002c5c:	683a      	ldr	r2, [r7, #0]
 8002c5e:	429a      	cmp	r2, r3
 8002c60:	d001      	beq.n	8002c66 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8002c62:	2301      	movs	r3, #1
 8002c64:	e036      	b.n	8002cd4 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	f003 0304 	and.w	r3, r3, #4
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d008      	beq.n	8002c84 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002c72:	4b1b      	ldr	r3, [pc, #108]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	68db      	ldr	r3, [r3, #12]
 8002c7e:	4918      	ldr	r1, [pc, #96]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c80:	4313      	orrs	r3, r2
 8002c82:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f003 0308 	and.w	r3, r3, #8
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d009      	beq.n	8002ca4 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002c90:	4b13      	ldr	r3, [pc, #76]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002c92:	689b      	ldr	r3, [r3, #8]
 8002c94:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	691b      	ldr	r3, [r3, #16]
 8002c9c:	00db      	lsls	r3, r3, #3
 8002c9e:	4910      	ldr	r1, [pc, #64]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002ca4:	f000 f824 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8002ca8:	4602      	mov	r2, r0
 8002caa:	4b0d      	ldr	r3, [pc, #52]	@ (8002ce0 <HAL_RCC_ClockConfig+0x1f0>)
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	091b      	lsrs	r3, r3, #4
 8002cb0:	f003 030f 	and.w	r3, r3, #15
 8002cb4:	490b      	ldr	r1, [pc, #44]	@ (8002ce4 <HAL_RCC_ClockConfig+0x1f4>)
 8002cb6:	5ccb      	ldrb	r3, [r1, r3]
 8002cb8:	f003 031f 	and.w	r3, r3, #31
 8002cbc:	fa22 f303 	lsr.w	r3, r2, r3
 8002cc0:	4a09      	ldr	r2, [pc, #36]	@ (8002ce8 <HAL_RCC_ClockConfig+0x1f8>)
 8002cc2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8002cc4:	4b09      	ldr	r3, [pc, #36]	@ (8002cec <HAL_RCC_ClockConfig+0x1fc>)
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fe faf9 	bl	80012c0 <HAL_InitTick>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	72fb      	strb	r3, [r7, #11]

  return status;
 8002cd2:	7afb      	ldrb	r3, [r7, #11]
}
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	3710      	adds	r7, #16
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	bd80      	pop	{r7, pc}
 8002cdc:	40022000 	.word	0x40022000
 8002ce0:	40021000 	.word	0x40021000
 8002ce4:	08008408 	.word	0x08008408
 8002ce8:	20000004 	.word	0x20000004
 8002cec:	20000008 	.word	0x20000008

08002cf0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002cf0:	b480      	push	{r7}
 8002cf2:	b089      	sub	sp, #36	@ 0x24
 8002cf4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	61fb      	str	r3, [r7, #28]
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cfe:	4b3e      	ldr	r3, [pc, #248]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 030c 	and.w	r3, r3, #12
 8002d06:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d08:	4b3b      	ldr	r3, [pc, #236]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d0a:	68db      	ldr	r3, [r3, #12]
 8002d0c:	f003 0303 	and.w	r3, r3, #3
 8002d10:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d005      	beq.n	8002d24 <HAL_RCC_GetSysClockFreq+0x34>
 8002d18:	693b      	ldr	r3, [r7, #16]
 8002d1a:	2b0c      	cmp	r3, #12
 8002d1c:	d121      	bne.n	8002d62 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d11e      	bne.n	8002d62 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8002d24:	4b34      	ldr	r3, [pc, #208]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f003 0308 	and.w	r3, r3, #8
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d107      	bne.n	8002d40 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8002d30:	4b31      	ldr	r3, [pc, #196]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d32:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d36:	0a1b      	lsrs	r3, r3, #8
 8002d38:	f003 030f 	and.w	r3, r3, #15
 8002d3c:	61fb      	str	r3, [r7, #28]
 8002d3e:	e005      	b.n	8002d4c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8002d40:	4b2d      	ldr	r3, [pc, #180]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	091b      	lsrs	r3, r3, #4
 8002d46:	f003 030f 	and.w	r3, r3, #15
 8002d4a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8002d4c:	4a2b      	ldr	r2, [pc, #172]	@ (8002dfc <HAL_RCC_GetSysClockFreq+0x10c>)
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d54:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d56:	693b      	ldr	r3, [r7, #16]
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d10d      	bne.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d60:	e00a      	b.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	2b04      	cmp	r3, #4
 8002d66:	d102      	bne.n	8002d6e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002d68:	4b25      	ldr	r3, [pc, #148]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d6a:	61bb      	str	r3, [r7, #24]
 8002d6c:	e004      	b.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	2b08      	cmp	r3, #8
 8002d72:	d101      	bne.n	8002d78 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002d74:	4b23      	ldr	r3, [pc, #140]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d76:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8002d78:	693b      	ldr	r3, [r7, #16]
 8002d7a:	2b0c      	cmp	r3, #12
 8002d7c:	d134      	bne.n	8002de8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8002d7e:	4b1e      	ldr	r3, [pc, #120]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	f003 0303 	and.w	r3, r3, #3
 8002d86:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	2b02      	cmp	r3, #2
 8002d8c:	d003      	beq.n	8002d96 <HAL_RCC_GetSysClockFreq+0xa6>
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	2b03      	cmp	r3, #3
 8002d92:	d003      	beq.n	8002d9c <HAL_RCC_GetSysClockFreq+0xac>
 8002d94:	e005      	b.n	8002da2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8002d96:	4b1a      	ldr	r3, [pc, #104]	@ (8002e00 <HAL_RCC_GetSysClockFreq+0x110>)
 8002d98:	617b      	str	r3, [r7, #20]
      break;
 8002d9a:	e005      	b.n	8002da8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8002d9c:	4b19      	ldr	r3, [pc, #100]	@ (8002e04 <HAL_RCC_GetSysClockFreq+0x114>)
 8002d9e:	617b      	str	r3, [r7, #20]
      break;
 8002da0:	e002      	b.n	8002da8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	617b      	str	r3, [r7, #20]
      break;
 8002da6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002da8:	4b13      	ldr	r3, [pc, #76]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002daa:	68db      	ldr	r3, [r3, #12]
 8002dac:	091b      	lsrs	r3, r3, #4
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	3301      	adds	r3, #1
 8002db4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8002db6:	4b10      	ldr	r3, [pc, #64]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	0a1b      	lsrs	r3, r3, #8
 8002dbc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002dc0:	697a      	ldr	r2, [r7, #20]
 8002dc2:	fb03 f202 	mul.w	r2, r3, r2
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dcc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002dce:	4b0a      	ldr	r3, [pc, #40]	@ (8002df8 <HAL_RCC_GetSysClockFreq+0x108>)
 8002dd0:	68db      	ldr	r3, [r3, #12]
 8002dd2:	0e5b      	lsrs	r3, r3, #25
 8002dd4:	f003 0303 	and.w	r3, r3, #3
 8002dd8:	3301      	adds	r3, #1
 8002dda:	005b      	lsls	r3, r3, #1
 8002ddc:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	683b      	ldr	r3, [r7, #0]
 8002de2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002de6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8002de8:	69bb      	ldr	r3, [r7, #24]
}
 8002dea:	4618      	mov	r0, r3
 8002dec:	3724      	adds	r7, #36	@ 0x24
 8002dee:	46bd      	mov	sp, r7
 8002df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df4:	4770      	bx	lr
 8002df6:	bf00      	nop
 8002df8:	40021000 	.word	0x40021000
 8002dfc:	08008420 	.word	0x08008420
 8002e00:	00f42400 	.word	0x00f42400
 8002e04:	007a1200 	.word	0x007a1200

08002e08 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002e08:	b480      	push	{r7}
 8002e0a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002e0c:	4b03      	ldr	r3, [pc, #12]	@ (8002e1c <HAL_RCC_GetHCLKFreq+0x14>)
 8002e0e:	681b      	ldr	r3, [r3, #0]
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	20000004 	.word	0x20000004

08002e20 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8002e24:	f7ff fff0 	bl	8002e08 <HAL_RCC_GetHCLKFreq>
 8002e28:	4602      	mov	r2, r0
 8002e2a:	4b06      	ldr	r3, [pc, #24]	@ (8002e44 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002e2c:	689b      	ldr	r3, [r3, #8]
 8002e2e:	0a1b      	lsrs	r3, r3, #8
 8002e30:	f003 0307 	and.w	r3, r3, #7
 8002e34:	4904      	ldr	r1, [pc, #16]	@ (8002e48 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002e36:	5ccb      	ldrb	r3, [r1, r3]
 8002e38:	f003 031f 	and.w	r3, r3, #31
 8002e3c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e40:	4618      	mov	r0, r3
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	40021000 	.word	0x40021000
 8002e48:	08008418 	.word	0x08008418

08002e4c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002e50:	f7ff ffda 	bl	8002e08 <HAL_RCC_GetHCLKFreq>
 8002e54:	4602      	mov	r2, r0
 8002e56:	4b06      	ldr	r3, [pc, #24]	@ (8002e70 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002e58:	689b      	ldr	r3, [r3, #8]
 8002e5a:	0adb      	lsrs	r3, r3, #11
 8002e5c:	f003 0307 	and.w	r3, r3, #7
 8002e60:	4904      	ldr	r1, [pc, #16]	@ (8002e74 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002e62:	5ccb      	ldrb	r3, [r1, r3]
 8002e64:	f003 031f 	and.w	r3, r3, #31
 8002e68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002e6c:	4618      	mov	r0, r3
 8002e6e:	bd80      	pop	{r7, pc}
 8002e70:	40021000 	.word	0x40021000
 8002e74:	08008418 	.word	0x08008418

08002e78 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002e78:	b480      	push	{r7}
 8002e7a:	b083      	sub	sp, #12
 8002e7c:	af00      	add	r7, sp, #0
 8002e7e:	6078      	str	r0, [r7, #4]
 8002e80:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	220f      	movs	r2, #15
 8002e86:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8002e88:	4b12      	ldr	r3, [pc, #72]	@ (8002ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8002e8a:	689b      	ldr	r3, [r3, #8]
 8002e8c:	f003 0203 	and.w	r2, r3, #3
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8002e94:	4b0f      	ldr	r3, [pc, #60]	@ (8002ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8002ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8002ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8002eac:	4b09      	ldr	r3, [pc, #36]	@ (8002ed4 <HAL_RCC_GetClockConfig+0x5c>)
 8002eae:	689b      	ldr	r3, [r3, #8]
 8002eb0:	08db      	lsrs	r3, r3, #3
 8002eb2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8002eba:	4b07      	ldr	r3, [pc, #28]	@ (8002ed8 <HAL_RCC_GetClockConfig+0x60>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 0207 	and.w	r2, r3, #7
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	601a      	str	r2, [r3, #0]
}
 8002ec6:	bf00      	nop
 8002ec8:	370c      	adds	r7, #12
 8002eca:	46bd      	mov	sp, r7
 8002ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed0:	4770      	bx	lr
 8002ed2:	bf00      	nop
 8002ed4:	40021000 	.word	0x40021000
 8002ed8:	40022000 	.word	0x40022000

08002edc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b086      	sub	sp, #24
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8002ee8:	4b2a      	ldr	r3, [pc, #168]	@ (8002f94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d003      	beq.n	8002efc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8002ef4:	f7ff f9bc 	bl	8002270 <HAL_PWREx_GetVoltageRange>
 8002ef8:	6178      	str	r0, [r7, #20]
 8002efa:	e014      	b.n	8002f26 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8002efc:	4b25      	ldr	r3, [pc, #148]	@ (8002f94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002efe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f00:	4a24      	ldr	r2, [pc, #144]	@ (8002f94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002f06:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f08:	4b22      	ldr	r3, [pc, #136]	@ (8002f94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f0c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f10:	60fb      	str	r3, [r7, #12]
 8002f12:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8002f14:	f7ff f9ac 	bl	8002270 <HAL_PWREx_GetVoltageRange>
 8002f18:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8002f1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002f94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f1e:	4a1d      	ldr	r2, [pc, #116]	@ (8002f94 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8002f20:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002f24:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002f26:	697b      	ldr	r3, [r7, #20]
 8002f28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002f2c:	d10b      	bne.n	8002f46 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	2b80      	cmp	r3, #128	@ 0x80
 8002f32:	d919      	bls.n	8002f68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2ba0      	cmp	r3, #160	@ 0xa0
 8002f38:	d902      	bls.n	8002f40 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	613b      	str	r3, [r7, #16]
 8002f3e:	e013      	b.n	8002f68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f40:	2301      	movs	r3, #1
 8002f42:	613b      	str	r3, [r7, #16]
 8002f44:	e010      	b.n	8002f68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	2b80      	cmp	r3, #128	@ 0x80
 8002f4a:	d902      	bls.n	8002f52 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8002f4c:	2303      	movs	r3, #3
 8002f4e:	613b      	str	r3, [r7, #16]
 8002f50:	e00a      	b.n	8002f68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	2b80      	cmp	r3, #128	@ 0x80
 8002f56:	d102      	bne.n	8002f5e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8002f58:	2302      	movs	r3, #2
 8002f5a:	613b      	str	r3, [r7, #16]
 8002f5c:	e004      	b.n	8002f68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2b70      	cmp	r3, #112	@ 0x70
 8002f62:	d101      	bne.n	8002f68 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8002f64:	2301      	movs	r3, #1
 8002f66:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8002f68:	4b0b      	ldr	r3, [pc, #44]	@ (8002f98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	f023 0207 	bic.w	r2, r3, #7
 8002f70:	4909      	ldr	r1, [pc, #36]	@ (8002f98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8002f78:	4b07      	ldr	r3, [pc, #28]	@ (8002f98 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	f003 0307 	and.w	r3, r3, #7
 8002f80:	693a      	ldr	r2, [r7, #16]
 8002f82:	429a      	cmp	r2, r3
 8002f84:	d001      	beq.n	8002f8a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8002f86:	2301      	movs	r3, #1
 8002f88:	e000      	b.n	8002f8c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3718      	adds	r7, #24
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	40021000 	.word	0x40021000
 8002f98:	40022000 	.word	0x40022000

08002f9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8002fa8:	2300      	movs	r3, #0
 8002faa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d041      	beq.n	800303c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002fbc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fc0:	d02a      	beq.n	8003018 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8002fc2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8002fc6:	d824      	bhi.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fc8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fcc:	d008      	beq.n	8002fe0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8002fce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002fd2:	d81e      	bhi.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d00a      	beq.n	8002fee <HAL_RCCEx_PeriphCLKConfig+0x52>
 8002fd8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002fdc:	d010      	beq.n	8003000 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8002fde:	e018      	b.n	8003012 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8002fe0:	4b86      	ldr	r3, [pc, #536]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	4a85      	ldr	r2, [pc, #532]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8002fe6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002fec:	e015      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	3304      	adds	r3, #4
 8002ff2:	2100      	movs	r1, #0
 8002ff4:	4618      	mov	r0, r3
 8002ff6:	f000 fabb 	bl	8003570 <RCCEx_PLLSAI1_Config>
 8002ffa:	4603      	mov	r3, r0
 8002ffc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8002ffe:	e00c      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3320      	adds	r3, #32
 8003004:	2100      	movs	r1, #0
 8003006:	4618      	mov	r0, r3
 8003008:	f000 fba6 	bl	8003758 <RCCEx_PLLSAI2_Config>
 800300c:	4603      	mov	r3, r0
 800300e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003010:	e003      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	74fb      	strb	r3, [r7, #19]
      break;
 8003016:	e000      	b.n	800301a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003018:	bf00      	nop
    }

    if(ret == HAL_OK)
 800301a:	7cfb      	ldrb	r3, [r7, #19]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d10b      	bne.n	8003038 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003020:	4b76      	ldr	r3, [pc, #472]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003022:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003026:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800302e:	4973      	ldr	r1, [pc, #460]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003030:	4313      	orrs	r3, r2
 8003032:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003036:	e001      	b.n	800303c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003038:	7cfb      	ldrb	r3, [r7, #19]
 800303a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003044:	2b00      	cmp	r3, #0
 8003046:	d041      	beq.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800304c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003050:	d02a      	beq.n	80030a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8003052:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003056:	d824      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003058:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800305c:	d008      	beq.n	8003070 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800305e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003062:	d81e      	bhi.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003064:	2b00      	cmp	r3, #0
 8003066:	d00a      	beq.n	800307e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003068:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800306c:	d010      	beq.n	8003090 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800306e:	e018      	b.n	80030a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003070:	4b62      	ldr	r3, [pc, #392]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003072:	68db      	ldr	r3, [r3, #12]
 8003074:	4a61      	ldr	r2, [pc, #388]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003076:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800307a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800307c:	e015      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	3304      	adds	r3, #4
 8003082:	2100      	movs	r1, #0
 8003084:	4618      	mov	r0, r3
 8003086:	f000 fa73 	bl	8003570 <RCCEx_PLLSAI1_Config>
 800308a:	4603      	mov	r3, r0
 800308c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800308e:	e00c      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	3320      	adds	r3, #32
 8003094:	2100      	movs	r1, #0
 8003096:	4618      	mov	r0, r3
 8003098:	f000 fb5e 	bl	8003758 <RCCEx_PLLSAI2_Config>
 800309c:	4603      	mov	r3, r0
 800309e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80030a0:	e003      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	74fb      	strb	r3, [r7, #19]
      break;
 80030a6:	e000      	b.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80030a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80030aa:	7cfb      	ldrb	r3, [r7, #19]
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10b      	bne.n	80030c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80030b0:	4b52      	ldr	r3, [pc, #328]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030be:	494f      	ldr	r1, [pc, #316]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030c0:	4313      	orrs	r3, r2
 80030c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80030c6:	e001      	b.n	80030cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80030c8:	7cfb      	ldrb	r3, [r7, #19]
 80030ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	f000 80a0 	beq.w	800321a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030da:	2300      	movs	r3, #0
 80030dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80030de:	4b47      	ldr	r3, [pc, #284]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d101      	bne.n	80030ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80030ea:	2301      	movs	r3, #1
 80030ec:	e000      	b.n	80030f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80030ee:	2300      	movs	r3, #0
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d00d      	beq.n	8003110 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030f4:	4b41      	ldr	r3, [pc, #260]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030f8:	4a40      	ldr	r2, [pc, #256]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80030fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8003100:	4b3e      	ldr	r3, [pc, #248]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003104:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003108:	60bb      	str	r3, [r7, #8]
 800310a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800310c:	2301      	movs	r3, #1
 800310e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003110:	4b3b      	ldr	r3, [pc, #236]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a3a      	ldr	r2, [pc, #232]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003116:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800311a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800311c:	f7fe fdbc 	bl	8001c98 <HAL_GetTick>
 8003120:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003122:	e009      	b.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003124:	f7fe fdb8 	bl	8001c98 <HAL_GetTick>
 8003128:	4602      	mov	r2, r0
 800312a:	68fb      	ldr	r3, [r7, #12]
 800312c:	1ad3      	subs	r3, r2, r3
 800312e:	2b02      	cmp	r3, #2
 8003130:	d902      	bls.n	8003138 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8003132:	2303      	movs	r3, #3
 8003134:	74fb      	strb	r3, [r7, #19]
        break;
 8003136:	e005      	b.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003138:	4b31      	ldr	r3, [pc, #196]	@ (8003200 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003140:	2b00      	cmp	r3, #0
 8003142:	d0ef      	beq.n	8003124 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003144:	7cfb      	ldrb	r3, [r7, #19]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d15c      	bne.n	8003204 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800314a:	4b2c      	ldr	r3, [pc, #176]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800314c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003150:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003154:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003156:	697b      	ldr	r3, [r7, #20]
 8003158:	2b00      	cmp	r3, #0
 800315a:	d01f      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003162:	697a      	ldr	r2, [r7, #20]
 8003164:	429a      	cmp	r2, r3
 8003166:	d019      	beq.n	800319c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003168:	4b24      	ldr	r3, [pc, #144]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800316a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800316e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003172:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003174:	4b21      	ldr	r3, [pc, #132]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003176:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800317a:	4a20      	ldr	r2, [pc, #128]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800317c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003180:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003184:	4b1d      	ldr	r3, [pc, #116]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003186:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800318a:	4a1c      	ldr	r2, [pc, #112]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800318c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003190:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003194:	4a19      	ldr	r2, [pc, #100]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003196:	697b      	ldr	r3, [r7, #20]
 8003198:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800319c:	697b      	ldr	r3, [r7, #20]
 800319e:	f003 0301 	and.w	r3, r3, #1
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d016      	beq.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a6:	f7fe fd77 	bl	8001c98 <HAL_GetTick>
 80031aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031ac:	e00b      	b.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ae:	f7fe fd73 	bl	8001c98 <HAL_GetTick>
 80031b2:	4602      	mov	r2, r0
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	1ad3      	subs	r3, r2, r3
 80031b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80031bc:	4293      	cmp	r3, r2
 80031be:	d902      	bls.n	80031c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80031c0:	2303      	movs	r3, #3
 80031c2:	74fb      	strb	r3, [r7, #19]
            break;
 80031c4:	e006      	b.n	80031d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80031c6:	4b0d      	ldr	r3, [pc, #52]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031cc:	f003 0302 	and.w	r3, r3, #2
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d0ec      	beq.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80031d4:	7cfb      	ldrb	r3, [r7, #19]
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d10c      	bne.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80031da:	4b08      	ldr	r3, [pc, #32]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80031e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80031ea:	4904      	ldr	r1, [pc, #16]	@ (80031fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80031ec:	4313      	orrs	r3, r2
 80031ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80031f2:	e009      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80031f4:	7cfb      	ldrb	r3, [r7, #19]
 80031f6:	74bb      	strb	r3, [r7, #18]
 80031f8:	e006      	b.n	8003208 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80031fa:	bf00      	nop
 80031fc:	40021000 	.word	0x40021000
 8003200:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003204:	7cfb      	ldrb	r3, [r7, #19]
 8003206:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003208:	7c7b      	ldrb	r3, [r7, #17]
 800320a:	2b01      	cmp	r3, #1
 800320c:	d105      	bne.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800320e:	4b9e      	ldr	r3, [pc, #632]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003212:	4a9d      	ldr	r2, [pc, #628]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003214:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003218:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f003 0301 	and.w	r3, r3, #1
 8003222:	2b00      	cmp	r3, #0
 8003224:	d00a      	beq.n	800323c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003226:	4b98      	ldr	r3, [pc, #608]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003228:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800322c:	f023 0203 	bic.w	r2, r3, #3
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003234:	4994      	ldr	r1, [pc, #592]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003236:	4313      	orrs	r3, r2
 8003238:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f003 0302 	and.w	r3, r3, #2
 8003244:	2b00      	cmp	r3, #0
 8003246:	d00a      	beq.n	800325e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003248:	4b8f      	ldr	r3, [pc, #572]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800324a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800324e:	f023 020c 	bic.w	r2, r3, #12
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003256:	498c      	ldr	r1, [pc, #560]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003258:	4313      	orrs	r3, r2
 800325a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 0304 	and.w	r3, r3, #4
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00a      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800326a:	4b87      	ldr	r3, [pc, #540]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800326c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003270:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003278:	4983      	ldr	r1, [pc, #524]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800327a:	4313      	orrs	r3, r2
 800327c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f003 0308 	and.w	r3, r3, #8
 8003288:	2b00      	cmp	r3, #0
 800328a:	d00a      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800328c:	4b7e      	ldr	r3, [pc, #504]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800328e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003292:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800329a:	497b      	ldr	r1, [pc, #492]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800329c:	4313      	orrs	r3, r2
 800329e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	681b      	ldr	r3, [r3, #0]
 80032a6:	f003 0310 	and.w	r3, r3, #16
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d00a      	beq.n	80032c4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80032ae:	4b76      	ldr	r3, [pc, #472]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032bc:	4972      	ldr	r1, [pc, #456]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032be:	4313      	orrs	r3, r2
 80032c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0320 	and.w	r3, r3, #32
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d00a      	beq.n	80032e6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80032d0:	4b6d      	ldr	r3, [pc, #436]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032d6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032de:	496a      	ldr	r1, [pc, #424]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00a      	beq.n	8003308 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80032f2:	4b65      	ldr	r3, [pc, #404]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80032f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032f8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003300:	4961      	ldr	r1, [pc, #388]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003302:	4313      	orrs	r3, r2
 8003304:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003310:	2b00      	cmp	r3, #0
 8003312:	d00a      	beq.n	800332a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003314:	4b5c      	ldr	r3, [pc, #368]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003316:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800331a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003322:	4959      	ldr	r1, [pc, #356]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003324:	4313      	orrs	r3, r2
 8003326:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003332:	2b00      	cmp	r3, #0
 8003334:	d00a      	beq.n	800334c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003336:	4b54      	ldr	r3, [pc, #336]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003338:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800333c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003344:	4950      	ldr	r1, [pc, #320]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003346:	4313      	orrs	r3, r2
 8003348:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	681b      	ldr	r3, [r3, #0]
 8003350:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003358:	4b4b      	ldr	r3, [pc, #300]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800335a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800335e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003366:	4948      	ldr	r1, [pc, #288]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003368:	4313      	orrs	r3, r2
 800336a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003376:	2b00      	cmp	r3, #0
 8003378:	d00a      	beq.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800337a:	4b43      	ldr	r3, [pc, #268]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800337c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003380:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003388:	493f      	ldr	r1, [pc, #252]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800338a:	4313      	orrs	r3, r2
 800338c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d028      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800339c:	4b3a      	ldr	r3, [pc, #232]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800339e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033aa:	4937      	ldr	r1, [pc, #220]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033ac:	4313      	orrs	r3, r2
 80033ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80033ba:	d106      	bne.n	80033ca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80033bc:	4b32      	ldr	r3, [pc, #200]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033be:	68db      	ldr	r3, [r3, #12]
 80033c0:	4a31      	ldr	r2, [pc, #196]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80033c6:	60d3      	str	r3, [r2, #12]
 80033c8:	e011      	b.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80033ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033d2:	d10c      	bne.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	3304      	adds	r3, #4
 80033d8:	2101      	movs	r1, #1
 80033da:	4618      	mov	r0, r3
 80033dc:	f000 f8c8 	bl	8003570 <RCCEx_PLLSAI1_Config>
 80033e0:	4603      	mov	r3, r0
 80033e2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80033e4:	7cfb      	ldrb	r3, [r7, #19]
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80033ea:	7cfb      	ldrb	r3, [r7, #19]
 80033ec:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d028      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80033fa:	4b23      	ldr	r3, [pc, #140]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80033fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003400:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003408:	491f      	ldr	r1, [pc, #124]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800340a:	4313      	orrs	r3, r2
 800340c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003414:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003418:	d106      	bne.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800341a:	4b1b      	ldr	r3, [pc, #108]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800341c:	68db      	ldr	r3, [r3, #12]
 800341e:	4a1a      	ldr	r2, [pc, #104]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003420:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003424:	60d3      	str	r3, [r2, #12]
 8003426:	e011      	b.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003430:	d10c      	bne.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	3304      	adds	r3, #4
 8003436:	2101      	movs	r1, #1
 8003438:	4618      	mov	r0, r3
 800343a:	f000 f899 	bl	8003570 <RCCEx_PLLSAI1_Config>
 800343e:	4603      	mov	r3, r0
 8003440:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003442:	7cfb      	ldrb	r3, [r7, #19]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d001      	beq.n	800344c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003448:	7cfb      	ldrb	r3, [r7, #19]
 800344a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003454:	2b00      	cmp	r3, #0
 8003456:	d02b      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003458:	4b0b      	ldr	r3, [pc, #44]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800345a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800345e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003466:	4908      	ldr	r1, [pc, #32]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003468:	4313      	orrs	r3, r2
 800346a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003472:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003476:	d109      	bne.n	800348c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003478:	4b03      	ldr	r3, [pc, #12]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	4a02      	ldr	r2, [pc, #8]	@ (8003488 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800347e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003482:	60d3      	str	r3, [r2, #12]
 8003484:	e014      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003486:	bf00      	nop
 8003488:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003490:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003494:	d10c      	bne.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	3304      	adds	r3, #4
 800349a:	2101      	movs	r1, #1
 800349c:	4618      	mov	r0, r3
 800349e:	f000 f867 	bl	8003570 <RCCEx_PLLSAI1_Config>
 80034a2:	4603      	mov	r3, r0
 80034a4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034a6:	7cfb      	ldrb	r3, [r7, #19]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d001      	beq.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80034ac:	7cfb      	ldrb	r3, [r7, #19]
 80034ae:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d02f      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80034bc:	4b2b      	ldr	r3, [pc, #172]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034c2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034ca:	4928      	ldr	r1, [pc, #160]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80034cc:	4313      	orrs	r3, r2
 80034ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80034da:	d10d      	bne.n	80034f8 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	3304      	adds	r3, #4
 80034e0:	2102      	movs	r1, #2
 80034e2:	4618      	mov	r0, r3
 80034e4:	f000 f844 	bl	8003570 <RCCEx_PLLSAI1_Config>
 80034e8:	4603      	mov	r3, r0
 80034ea:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80034ec:	7cfb      	ldrb	r3, [r7, #19]
 80034ee:	2b00      	cmp	r3, #0
 80034f0:	d014      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80034f2:	7cfb      	ldrb	r3, [r7, #19]
 80034f4:	74bb      	strb	r3, [r7, #18]
 80034f6:	e011      	b.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80034fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003500:	d10c      	bne.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	3320      	adds	r3, #32
 8003506:	2102      	movs	r1, #2
 8003508:	4618      	mov	r0, r3
 800350a:	f000 f925 	bl	8003758 <RCCEx_PLLSAI2_Config>
 800350e:	4603      	mov	r3, r0
 8003510:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003512:	7cfb      	ldrb	r3, [r7, #19]
 8003514:	2b00      	cmp	r3, #0
 8003516:	d001      	beq.n	800351c <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003518:	7cfb      	ldrb	r3, [r7, #19]
 800351a:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003524:	2b00      	cmp	r3, #0
 8003526:	d00a      	beq.n	800353e <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003528:	4b10      	ldr	r3, [pc, #64]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800352a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800352e:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003536:	490d      	ldr	r1, [pc, #52]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003538:	4313      	orrs	r3, r2
 800353a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003546:	2b00      	cmp	r3, #0
 8003548:	d00b      	beq.n	8003562 <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800354a:	4b08      	ldr	r3, [pc, #32]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800354c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003550:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800355a:	4904      	ldr	r1, [pc, #16]	@ (800356c <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 800355c:	4313      	orrs	r3, r2
 800355e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003562:	7cbb      	ldrb	r3, [r7, #18]
}
 8003564:	4618      	mov	r0, r3
 8003566:	3718      	adds	r7, #24
 8003568:	46bd      	mov	sp, r7
 800356a:	bd80      	pop	{r7, pc}
 800356c:	40021000 	.word	0x40021000

08003570 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003570:	b580      	push	{r7, lr}
 8003572:	b084      	sub	sp, #16
 8003574:	af00      	add	r7, sp, #0
 8003576:	6078      	str	r0, [r7, #4]
 8003578:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800357a:	2300      	movs	r3, #0
 800357c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800357e:	4b75      	ldr	r3, [pc, #468]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003580:	68db      	ldr	r3, [r3, #12]
 8003582:	f003 0303 	and.w	r3, r3, #3
 8003586:	2b00      	cmp	r3, #0
 8003588:	d018      	beq.n	80035bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800358a:	4b72      	ldr	r3, [pc, #456]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	f003 0203 	and.w	r2, r3, #3
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	429a      	cmp	r2, r3
 8003598:	d10d      	bne.n	80035b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
       ||
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d009      	beq.n	80035b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80035a2:	4b6c      	ldr	r3, [pc, #432]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035a4:	68db      	ldr	r3, [r3, #12]
 80035a6:	091b      	lsrs	r3, r3, #4
 80035a8:	f003 0307 	and.w	r3, r3, #7
 80035ac:	1c5a      	adds	r2, r3, #1
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	685b      	ldr	r3, [r3, #4]
       ||
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d047      	beq.n	8003646 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80035b6:	2301      	movs	r3, #1
 80035b8:	73fb      	strb	r3, [r7, #15]
 80035ba:	e044      	b.n	8003646 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b03      	cmp	r3, #3
 80035c2:	d018      	beq.n	80035f6 <RCCEx_PLLSAI1_Config+0x86>
 80035c4:	2b03      	cmp	r3, #3
 80035c6:	d825      	bhi.n	8003614 <RCCEx_PLLSAI1_Config+0xa4>
 80035c8:	2b01      	cmp	r3, #1
 80035ca:	d002      	beq.n	80035d2 <RCCEx_PLLSAI1_Config+0x62>
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d009      	beq.n	80035e4 <RCCEx_PLLSAI1_Config+0x74>
 80035d0:	e020      	b.n	8003614 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80035d2:	4b60      	ldr	r3, [pc, #384]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	f003 0302 	and.w	r3, r3, #2
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d11d      	bne.n	800361a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80035de:	2301      	movs	r3, #1
 80035e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035e2:	e01a      	b.n	800361a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80035e4:	4b5b      	ldr	r3, [pc, #364]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d116      	bne.n	800361e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80035f4:	e013      	b.n	800361e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80035f6:	4b57      	ldr	r3, [pc, #348]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d10f      	bne.n	8003622 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003602:	4b54      	ldr	r3, [pc, #336]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800360a:	2b00      	cmp	r3, #0
 800360c:	d109      	bne.n	8003622 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800360e:	2301      	movs	r3, #1
 8003610:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003612:	e006      	b.n	8003622 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003614:	2301      	movs	r3, #1
 8003616:	73fb      	strb	r3, [r7, #15]
      break;
 8003618:	e004      	b.n	8003624 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800361a:	bf00      	nop
 800361c:	e002      	b.n	8003624 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800361e:	bf00      	nop
 8003620:	e000      	b.n	8003624 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003622:	bf00      	nop
    }

    if(status == HAL_OK)
 8003624:	7bfb      	ldrb	r3, [r7, #15]
 8003626:	2b00      	cmp	r3, #0
 8003628:	d10d      	bne.n	8003646 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800362a:	4b4a      	ldr	r3, [pc, #296]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 800362c:	68db      	ldr	r3, [r3, #12]
 800362e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	6819      	ldr	r1, [r3, #0]
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	3b01      	subs	r3, #1
 800363c:	011b      	lsls	r3, r3, #4
 800363e:	430b      	orrs	r3, r1
 8003640:	4944      	ldr	r1, [pc, #272]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003642:	4313      	orrs	r3, r2
 8003644:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003646:	7bfb      	ldrb	r3, [r7, #15]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d17d      	bne.n	8003748 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800364c:	4b41      	ldr	r3, [pc, #260]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	4a40      	ldr	r2, [pc, #256]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003652:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003656:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003658:	f7fe fb1e 	bl	8001c98 <HAL_GetTick>
 800365c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800365e:	e009      	b.n	8003674 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003660:	f7fe fb1a 	bl	8001c98 <HAL_GetTick>
 8003664:	4602      	mov	r2, r0
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	1ad3      	subs	r3, r2, r3
 800366a:	2b02      	cmp	r3, #2
 800366c:	d902      	bls.n	8003674 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800366e:	2303      	movs	r3, #3
 8003670:	73fb      	strb	r3, [r7, #15]
        break;
 8003672:	e005      	b.n	8003680 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003674:	4b37      	ldr	r3, [pc, #220]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800367c:	2b00      	cmp	r3, #0
 800367e:	d1ef      	bne.n	8003660 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003680:	7bfb      	ldrb	r3, [r7, #15]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d160      	bne.n	8003748 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d111      	bne.n	80036b0 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800368c:	4b31      	ldr	r3, [pc, #196]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 800368e:	691b      	ldr	r3, [r3, #16]
 8003690:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8003694:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003698:	687a      	ldr	r2, [r7, #4]
 800369a:	6892      	ldr	r2, [r2, #8]
 800369c:	0211      	lsls	r1, r2, #8
 800369e:	687a      	ldr	r2, [r7, #4]
 80036a0:	68d2      	ldr	r2, [r2, #12]
 80036a2:	0912      	lsrs	r2, r2, #4
 80036a4:	0452      	lsls	r2, r2, #17
 80036a6:	430a      	orrs	r2, r1
 80036a8:	492a      	ldr	r1, [pc, #168]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036aa:	4313      	orrs	r3, r2
 80036ac:	610b      	str	r3, [r1, #16]
 80036ae:	e027      	b.n	8003700 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	2b01      	cmp	r3, #1
 80036b4:	d112      	bne.n	80036dc <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036b6:	4b27      	ldr	r3, [pc, #156]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80036be:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036c2:	687a      	ldr	r2, [r7, #4]
 80036c4:	6892      	ldr	r2, [r2, #8]
 80036c6:	0211      	lsls	r1, r2, #8
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	6912      	ldr	r2, [r2, #16]
 80036cc:	0852      	lsrs	r2, r2, #1
 80036ce:	3a01      	subs	r2, #1
 80036d0:	0552      	lsls	r2, r2, #21
 80036d2:	430a      	orrs	r2, r1
 80036d4:	491f      	ldr	r1, [pc, #124]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	610b      	str	r3, [r1, #16]
 80036da:	e011      	b.n	8003700 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80036dc:	4b1d      	ldr	r3, [pc, #116]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036de:	691b      	ldr	r3, [r3, #16]
 80036e0:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80036e4:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6892      	ldr	r2, [r2, #8]
 80036ec:	0211      	lsls	r1, r2, #8
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	6952      	ldr	r2, [r2, #20]
 80036f2:	0852      	lsrs	r2, r2, #1
 80036f4:	3a01      	subs	r2, #1
 80036f6:	0652      	lsls	r2, r2, #25
 80036f8:	430a      	orrs	r2, r1
 80036fa:	4916      	ldr	r1, [pc, #88]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003700:	4b14      	ldr	r3, [pc, #80]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	4a13      	ldr	r2, [pc, #76]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003706:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800370a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800370c:	f7fe fac4 	bl	8001c98 <HAL_GetTick>
 8003710:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003712:	e009      	b.n	8003728 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003714:	f7fe fac0 	bl	8001c98 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d902      	bls.n	8003728 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	73fb      	strb	r3, [r7, #15]
          break;
 8003726:	e005      	b.n	8003734 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003728:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d0ef      	beq.n	8003714 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003734:	7bfb      	ldrb	r3, [r7, #15]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d106      	bne.n	8003748 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800373a:	4b06      	ldr	r3, [pc, #24]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 800373c:	691a      	ldr	r2, [r3, #16]
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	699b      	ldr	r3, [r3, #24]
 8003742:	4904      	ldr	r1, [pc, #16]	@ (8003754 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003744:	4313      	orrs	r3, r2
 8003746:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003748:	7bfb      	ldrb	r3, [r7, #15]
}
 800374a:	4618      	mov	r0, r3
 800374c:	3710      	adds	r7, #16
 800374e:	46bd      	mov	sp, r7
 8003750:	bd80      	pop	{r7, pc}
 8003752:	bf00      	nop
 8003754:	40021000 	.word	0x40021000

08003758 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	b084      	sub	sp, #16
 800375c:	af00      	add	r7, sp, #0
 800375e:	6078      	str	r0, [r7, #4]
 8003760:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003762:	2300      	movs	r3, #0
 8003764:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003766:	4b6a      	ldr	r3, [pc, #424]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003768:	68db      	ldr	r3, [r3, #12]
 800376a:	f003 0303 	and.w	r3, r3, #3
 800376e:	2b00      	cmp	r3, #0
 8003770:	d018      	beq.n	80037a4 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003772:	4b67      	ldr	r3, [pc, #412]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	f003 0203 	and.w	r2, r3, #3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	429a      	cmp	r2, r3
 8003780:	d10d      	bne.n	800379e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
       ||
 8003786:	2b00      	cmp	r3, #0
 8003788:	d009      	beq.n	800379e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 800378a:	4b61      	ldr	r3, [pc, #388]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 800378c:	68db      	ldr	r3, [r3, #12]
 800378e:	091b      	lsrs	r3, r3, #4
 8003790:	f003 0307 	and.w	r3, r3, #7
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	685b      	ldr	r3, [r3, #4]
       ||
 800379a:	429a      	cmp	r2, r3
 800379c:	d047      	beq.n	800382e <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 800379e:	2301      	movs	r3, #1
 80037a0:	73fb      	strb	r3, [r7, #15]
 80037a2:	e044      	b.n	800382e <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	2b03      	cmp	r3, #3
 80037aa:	d018      	beq.n	80037de <RCCEx_PLLSAI2_Config+0x86>
 80037ac:	2b03      	cmp	r3, #3
 80037ae:	d825      	bhi.n	80037fc <RCCEx_PLLSAI2_Config+0xa4>
 80037b0:	2b01      	cmp	r3, #1
 80037b2:	d002      	beq.n	80037ba <RCCEx_PLLSAI2_Config+0x62>
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d009      	beq.n	80037cc <RCCEx_PLLSAI2_Config+0x74>
 80037b8:	e020      	b.n	80037fc <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80037ba:	4b55      	ldr	r3, [pc, #340]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f003 0302 	and.w	r3, r3, #2
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d11d      	bne.n	8003802 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037ca:	e01a      	b.n	8003802 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80037cc:	4b50      	ldr	r3, [pc, #320]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d116      	bne.n	8003806 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037dc:	e013      	b.n	8003806 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80037de:	4b4c      	ldr	r3, [pc, #304]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d10f      	bne.n	800380a <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80037ea:	4b49      	ldr	r3, [pc, #292]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d109      	bne.n	800380a <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80037fa:	e006      	b.n	800380a <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	73fb      	strb	r3, [r7, #15]
      break;
 8003800:	e004      	b.n	800380c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003802:	bf00      	nop
 8003804:	e002      	b.n	800380c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003806:	bf00      	nop
 8003808:	e000      	b.n	800380c <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800380a:	bf00      	nop
    }

    if(status == HAL_OK)
 800380c:	7bfb      	ldrb	r3, [r7, #15]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d10d      	bne.n	800382e <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003812:	4b3f      	ldr	r3, [pc, #252]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003814:	68db      	ldr	r3, [r3, #12]
 8003816:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6819      	ldr	r1, [r3, #0]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	685b      	ldr	r3, [r3, #4]
 8003822:	3b01      	subs	r3, #1
 8003824:	011b      	lsls	r3, r3, #4
 8003826:	430b      	orrs	r3, r1
 8003828:	4939      	ldr	r1, [pc, #228]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 800382a:	4313      	orrs	r3, r2
 800382c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800382e:	7bfb      	ldrb	r3, [r7, #15]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d167      	bne.n	8003904 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003834:	4b36      	ldr	r3, [pc, #216]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a35      	ldr	r2, [pc, #212]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 800383a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800383e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003840:	f7fe fa2a 	bl	8001c98 <HAL_GetTick>
 8003844:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003846:	e009      	b.n	800385c <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003848:	f7fe fa26 	bl	8001c98 <HAL_GetTick>
 800384c:	4602      	mov	r2, r0
 800384e:	68bb      	ldr	r3, [r7, #8]
 8003850:	1ad3      	subs	r3, r2, r3
 8003852:	2b02      	cmp	r3, #2
 8003854:	d902      	bls.n	800385c <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003856:	2303      	movs	r3, #3
 8003858:	73fb      	strb	r3, [r7, #15]
        break;
 800385a:	e005      	b.n	8003868 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800385c:	4b2c      	ldr	r3, [pc, #176]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d1ef      	bne.n	8003848 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003868:	7bfb      	ldrb	r3, [r7, #15]
 800386a:	2b00      	cmp	r3, #0
 800386c:	d14a      	bne.n	8003904 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	2b00      	cmp	r3, #0
 8003872:	d111      	bne.n	8003898 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003874:	4b26      	ldr	r3, [pc, #152]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003876:	695b      	ldr	r3, [r3, #20]
 8003878:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800387c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6892      	ldr	r2, [r2, #8]
 8003884:	0211      	lsls	r1, r2, #8
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	68d2      	ldr	r2, [r2, #12]
 800388a:	0912      	lsrs	r2, r2, #4
 800388c:	0452      	lsls	r2, r2, #17
 800388e:	430a      	orrs	r2, r1
 8003890:	491f      	ldr	r1, [pc, #124]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003892:	4313      	orrs	r3, r2
 8003894:	614b      	str	r3, [r1, #20]
 8003896:	e011      	b.n	80038bc <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003898:	4b1d      	ldr	r3, [pc, #116]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 800389a:	695b      	ldr	r3, [r3, #20]
 800389c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80038a0:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80038a4:	687a      	ldr	r2, [r7, #4]
 80038a6:	6892      	ldr	r2, [r2, #8]
 80038a8:	0211      	lsls	r1, r2, #8
 80038aa:	687a      	ldr	r2, [r7, #4]
 80038ac:	6912      	ldr	r2, [r2, #16]
 80038ae:	0852      	lsrs	r2, r2, #1
 80038b0:	3a01      	subs	r2, #1
 80038b2:	0652      	lsls	r2, r2, #25
 80038b4:	430a      	orrs	r2, r1
 80038b6:	4916      	ldr	r1, [pc, #88]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038b8:	4313      	orrs	r3, r2
 80038ba:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80038bc:	4b14      	ldr	r3, [pc, #80]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	4a13      	ldr	r2, [pc, #76]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038c6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c8:	f7fe f9e6 	bl	8001c98 <HAL_GetTick>
 80038cc:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038ce:	e009      	b.n	80038e4 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80038d0:	f7fe f9e2 	bl	8001c98 <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	68bb      	ldr	r3, [r7, #8]
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d902      	bls.n	80038e4 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	73fb      	strb	r3, [r7, #15]
          break;
 80038e2:	e005      	b.n	80038f0 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80038e4:	4b0a      	ldr	r3, [pc, #40]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d0ef      	beq.n	80038d0 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80038f0:	7bfb      	ldrb	r3, [r7, #15]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d106      	bne.n	8003904 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80038f6:	4b06      	ldr	r3, [pc, #24]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 80038f8:	695a      	ldr	r2, [r3, #20]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	695b      	ldr	r3, [r3, #20]
 80038fe:	4904      	ldr	r1, [pc, #16]	@ (8003910 <RCCEx_PLLSAI2_Config+0x1b8>)
 8003900:	4313      	orrs	r3, r2
 8003902:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8003904:	7bfb      	ldrb	r3, [r7, #15]
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	40021000 	.word	0x40021000

08003914 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d101      	bne.n	8003926 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	e095      	b.n	8003a52 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800392a:	2b00      	cmp	r3, #0
 800392c:	d108      	bne.n	8003940 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003936:	d009      	beq.n	800394c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2200      	movs	r2, #0
 800393c:	61da      	str	r2, [r3, #28]
 800393e:	e005      	b.n	800394c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2200      	movs	r2, #0
 8003944:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	2200      	movs	r2, #0
 800394a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	2200      	movs	r2, #0
 8003950:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003958:	b2db      	uxtb	r3, r3
 800395a:	2b00      	cmp	r3, #0
 800395c:	d106      	bne.n	800396c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	2200      	movs	r2, #0
 8003962:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003966:	6878      	ldr	r0, [r7, #4]
 8003968:	f7fd fbd2 	bl	8001110 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2202      	movs	r2, #2
 8003970:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681a      	ldr	r2, [r3, #0]
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003982:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	68db      	ldr	r3, [r3, #12]
 8003988:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800398c:	d902      	bls.n	8003994 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800398e:	2300      	movs	r3, #0
 8003990:	60fb      	str	r3, [r7, #12]
 8003992:	e002      	b.n	800399a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003994:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003998:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	68db      	ldr	r3, [r3, #12]
 800399e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80039a2:	d007      	beq.n	80039b4 <HAL_SPI_Init+0xa0>
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80039ac:	d002      	beq.n	80039b4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80039c4:	431a      	orrs	r2, r3
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	f003 0302 	and.w	r3, r3, #2
 80039ce:	431a      	orrs	r2, r3
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	f003 0301 	and.w	r3, r3, #1
 80039d8:	431a      	orrs	r2, r3
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	699b      	ldr	r3, [r3, #24]
 80039de:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80039e2:	431a      	orrs	r2, r3
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	69db      	ldr	r3, [r3, #28]
 80039e8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80039ec:	431a      	orrs	r2, r3
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6a1b      	ldr	r3, [r3, #32]
 80039f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039f6:	ea42 0103 	orr.w	r1, r2, r3
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039fe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	699b      	ldr	r3, [r3, #24]
 8003a0e:	0c1b      	lsrs	r3, r3, #16
 8003a10:	f003 0204 	and.w	r2, r3, #4
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	f003 0310 	and.w	r3, r3, #16
 8003a1c:	431a      	orrs	r2, r3
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003a22:	f003 0308 	and.w	r3, r3, #8
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	68db      	ldr	r3, [r3, #12]
 8003a2c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003a30:	ea42 0103 	orr.w	r1, r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	2200      	movs	r2, #0
 8003a46:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8003a50:	2300      	movs	r3, #0
}
 8003a52:	4618      	mov	r0, r3
 8003a54:	3710      	adds	r7, #16
 8003a56:	46bd      	mov	sp, r7
 8003a58:	bd80      	pop	{r7, pc}

08003a5a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003a5a:	b580      	push	{r7, lr}
 8003a5c:	b088      	sub	sp, #32
 8003a5e:	af00      	add	r7, sp, #0
 8003a60:	60f8      	str	r0, [r7, #12]
 8003a62:	60b9      	str	r1, [r7, #8]
 8003a64:	603b      	str	r3, [r7, #0]
 8003a66:	4613      	mov	r3, r2
 8003a68:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a6a:	f7fe f915 	bl	8001c98 <HAL_GetTick>
 8003a6e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8003a70:	88fb      	ldrh	r3, [r7, #6]
 8003a72:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003a7a:	b2db      	uxtb	r3, r3
 8003a7c:	2b01      	cmp	r3, #1
 8003a7e:	d001      	beq.n	8003a84 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8003a80:	2302      	movs	r3, #2
 8003a82:	e15c      	b.n	8003d3e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8003a84:	68bb      	ldr	r3, [r7, #8]
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d002      	beq.n	8003a90 <HAL_SPI_Transmit+0x36>
 8003a8a:	88fb      	ldrh	r3, [r7, #6]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e154      	b.n	8003d3e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8003a9a:	2b01      	cmp	r3, #1
 8003a9c:	d101      	bne.n	8003aa2 <HAL_SPI_Transmit+0x48>
 8003a9e:	2302      	movs	r3, #2
 8003aa0:	e14d      	b.n	8003d3e <HAL_SPI_Transmit+0x2e4>
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	2203      	movs	r2, #3
 8003aae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	68ba      	ldr	r2, [r7, #8]
 8003abc:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	88fa      	ldrh	r2, [r7, #6]
 8003ac2:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	88fa      	ldrh	r2, [r7, #6]
 8003ac8:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	2200      	movs	r2, #0
 8003ace:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2200      	movs	r2, #0
 8003ad4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2200      	movs	r2, #0
 8003aea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	689b      	ldr	r3, [r3, #8]
 8003af0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003af4:	d10f      	bne.n	8003b16 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	681a      	ldr	r2, [r3, #0]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003b04:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	681a      	ldr	r2, [r3, #0]
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b14:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003b16:	68fb      	ldr	r3, [r7, #12]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b20:	2b40      	cmp	r3, #64	@ 0x40
 8003b22:	d007      	beq.n	8003b34 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	681a      	ldr	r2, [r3, #0]
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003b32:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003b34:	68fb      	ldr	r3, [r7, #12]
 8003b36:	68db      	ldr	r3, [r3, #12]
 8003b38:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003b3c:	d952      	bls.n	8003be4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	685b      	ldr	r3, [r3, #4]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d002      	beq.n	8003b4c <HAL_SPI_Transmit+0xf2>
 8003b46:	8b7b      	ldrh	r3, [r7, #26]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d145      	bne.n	8003bd8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b50:	881a      	ldrh	r2, [r3, #0]
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b58:	68fb      	ldr	r3, [r7, #12]
 8003b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5c:	1c9a      	adds	r2, r3, #2
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	b29a      	uxth	r2, r3
 8003b6c:	68fb      	ldr	r3, [r7, #12]
 8003b6e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003b70:	e032      	b.n	8003bd8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	689b      	ldr	r3, [r3, #8]
 8003b78:	f003 0302 	and.w	r3, r3, #2
 8003b7c:	2b02      	cmp	r3, #2
 8003b7e:	d112      	bne.n	8003ba6 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b84:	881a      	ldrh	r2, [r3, #0]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b90:	1c9a      	adds	r2, r3, #2
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b9a:	b29b      	uxth	r3, r3
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	b29a      	uxth	r2, r3
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003ba4:	e018      	b.n	8003bd8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003ba6:	f7fe f877 	bl	8001c98 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	69fb      	ldr	r3, [r7, #28]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	683a      	ldr	r2, [r7, #0]
 8003bb2:	429a      	cmp	r2, r3
 8003bb4:	d803      	bhi.n	8003bbe <HAL_SPI_Transmit+0x164>
 8003bb6:	683b      	ldr	r3, [r7, #0]
 8003bb8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003bbc:	d102      	bne.n	8003bc4 <HAL_SPI_Transmit+0x16a>
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d109      	bne.n	8003bd8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	2201      	movs	r2, #1
 8003bc8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2200      	movs	r2, #0
 8003bd0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e0b2      	b.n	8003d3e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bdc:	b29b      	uxth	r3, r3
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d1c7      	bne.n	8003b72 <HAL_SPI_Transmit+0x118>
 8003be2:	e083      	b.n	8003cec <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d002      	beq.n	8003bf2 <HAL_SPI_Transmit+0x198>
 8003bec:	8b7b      	ldrh	r3, [r7, #26]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d177      	bne.n	8003ce2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d912      	bls.n	8003c22 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c00:	881a      	ldrh	r2, [r3, #0]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c0c:	1c9a      	adds	r2, r3, #2
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c16:	b29b      	uxth	r3, r3
 8003c18:	3b02      	subs	r3, #2
 8003c1a:	b29a      	uxth	r2, r3
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c20:	e05f      	b.n	8003ce2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c22:	68fb      	ldr	r3, [r7, #12]
 8003c24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	330c      	adds	r3, #12
 8003c2c:	7812      	ldrb	r2, [r2, #0]
 8003c2e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c34:	1c5a      	adds	r2, r3, #1
 8003c36:	68fb      	ldr	r3, [r7, #12]
 8003c38:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	3b01      	subs	r3, #1
 8003c42:	b29a      	uxth	r2, r3
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8003c48:	e04b      	b.n	8003ce2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	f003 0302 	and.w	r3, r3, #2
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d12b      	bne.n	8003cb0 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c5c:	b29b      	uxth	r3, r3
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d912      	bls.n	8003c88 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c66:	881a      	ldrh	r2, [r3, #0]
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c72:	1c9a      	adds	r2, r3, #2
 8003c74:	68fb      	ldr	r3, [r7, #12]
 8003c76:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003c7c:	b29b      	uxth	r3, r3
 8003c7e:	3b02      	subs	r3, #2
 8003c80:	b29a      	uxth	r2, r3
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003c86:	e02c      	b.n	8003ce2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	330c      	adds	r3, #12
 8003c92:	7812      	ldrb	r2, [r2, #0]
 8003c94:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c9a:	1c5a      	adds	r2, r3, #1
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	3b01      	subs	r3, #1
 8003ca8:	b29a      	uxth	r2, r3
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003cae:	e018      	b.n	8003ce2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003cb0:	f7fd fff2 	bl	8001c98 <HAL_GetTick>
 8003cb4:	4602      	mov	r2, r0
 8003cb6:	69fb      	ldr	r3, [r7, #28]
 8003cb8:	1ad3      	subs	r3, r2, r3
 8003cba:	683a      	ldr	r2, [r7, #0]
 8003cbc:	429a      	cmp	r2, r3
 8003cbe:	d803      	bhi.n	8003cc8 <HAL_SPI_Transmit+0x26e>
 8003cc0:	683b      	ldr	r3, [r7, #0]
 8003cc2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003cc6:	d102      	bne.n	8003cce <HAL_SPI_Transmit+0x274>
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d109      	bne.n	8003ce2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8003cde:	2303      	movs	r3, #3
 8003ce0:	e02d      	b.n	8003d3e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ce6:	b29b      	uxth	r3, r3
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d1ae      	bne.n	8003c4a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003cec:	69fa      	ldr	r2, [r7, #28]
 8003cee:	6839      	ldr	r1, [r7, #0]
 8003cf0:	68f8      	ldr	r0, [r7, #12]
 8003cf2:	f000 f947 	bl	8003f84 <SPI_EndRxTxTransaction>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d002      	beq.n	8003d02 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	2220      	movs	r2, #32
 8003d00:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	689b      	ldr	r3, [r3, #8]
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d10a      	bne.n	8003d20 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	617b      	str	r3, [r7, #20]
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	689b      	ldr	r3, [r3, #8]
 8003d1c:	617b      	str	r3, [r7, #20]
 8003d1e:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2201      	movs	r2, #1
 8003d24:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2200      	movs	r2, #0
 8003d2c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d001      	beq.n	8003d3c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e000      	b.n	8003d3e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8003d3c:	2300      	movs	r3, #0
  }
}
 8003d3e:	4618      	mov	r0, r3
 8003d40:	3720      	adds	r7, #32
 8003d42:	46bd      	mov	sp, r7
 8003d44:	bd80      	pop	{r7, pc}
	...

08003d48 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	b088      	sub	sp, #32
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	60f8      	str	r0, [r7, #12]
 8003d50:	60b9      	str	r1, [r7, #8]
 8003d52:	603b      	str	r3, [r7, #0]
 8003d54:	4613      	mov	r3, r2
 8003d56:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003d58:	f7fd ff9e 	bl	8001c98 <HAL_GetTick>
 8003d5c:	4602      	mov	r2, r0
 8003d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d60:	1a9b      	subs	r3, r3, r2
 8003d62:	683a      	ldr	r2, [r7, #0]
 8003d64:	4413      	add	r3, r2
 8003d66:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003d68:	f7fd ff96 	bl	8001c98 <HAL_GetTick>
 8003d6c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003d6e:	4b39      	ldr	r3, [pc, #228]	@ (8003e54 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	015b      	lsls	r3, r3, #5
 8003d74:	0d1b      	lsrs	r3, r3, #20
 8003d76:	69fa      	ldr	r2, [r7, #28]
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003d7e:	e055      	b.n	8003e2c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d86:	d051      	beq.n	8003e2c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003d88:	f7fd ff86 	bl	8001c98 <HAL_GetTick>
 8003d8c:	4602      	mov	r2, r0
 8003d8e:	69bb      	ldr	r3, [r7, #24]
 8003d90:	1ad3      	subs	r3, r2, r3
 8003d92:	69fa      	ldr	r2, [r7, #28]
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d902      	bls.n	8003d9e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003d98:	69fb      	ldr	r3, [r7, #28]
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d13d      	bne.n	8003e1a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	685a      	ldr	r2, [r3, #4]
 8003da4:	68fb      	ldr	r3, [r7, #12]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003dac:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	685b      	ldr	r3, [r3, #4]
 8003db2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003db6:	d111      	bne.n	8003ddc <SPI_WaitFlagStateUntilTimeout+0x94>
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	689b      	ldr	r3, [r3, #8]
 8003dbc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003dc0:	d004      	beq.n	8003dcc <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	689b      	ldr	r3, [r3, #8]
 8003dc6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003dca:	d107      	bne.n	8003ddc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	681a      	ldr	r2, [r3, #0]
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003dda:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003de0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003de4:	d10f      	bne.n	8003e06 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	681a      	ldr	r2, [r3, #0]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003df4:	601a      	str	r2, [r3, #0]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	681a      	ldr	r2, [r3, #0]
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003e04:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	2201      	movs	r2, #1
 8003e0a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003e16:	2303      	movs	r3, #3
 8003e18:	e018      	b.n	8003e4c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003e1a:	697b      	ldr	r3, [r7, #20]
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d102      	bne.n	8003e26 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8003e20:	2300      	movs	r3, #0
 8003e22:	61fb      	str	r3, [r7, #28]
 8003e24:	e002      	b.n	8003e2c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8003e26:	697b      	ldr	r3, [r7, #20]
 8003e28:	3b01      	subs	r3, #1
 8003e2a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	689a      	ldr	r2, [r3, #8]
 8003e32:	68bb      	ldr	r3, [r7, #8]
 8003e34:	4013      	ands	r3, r2
 8003e36:	68ba      	ldr	r2, [r7, #8]
 8003e38:	429a      	cmp	r2, r3
 8003e3a:	bf0c      	ite	eq
 8003e3c:	2301      	moveq	r3, #1
 8003e3e:	2300      	movne	r3, #0
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	461a      	mov	r2, r3
 8003e44:	79fb      	ldrb	r3, [r7, #7]
 8003e46:	429a      	cmp	r2, r3
 8003e48:	d19a      	bne.n	8003d80 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8003e4a:	2300      	movs	r3, #0
}
 8003e4c:	4618      	mov	r0, r3
 8003e4e:	3720      	adds	r7, #32
 8003e50:	46bd      	mov	sp, r7
 8003e52:	bd80      	pop	{r7, pc}
 8003e54:	20000004 	.word	0x20000004

08003e58 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b08a      	sub	sp, #40	@ 0x28
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	60f8      	str	r0, [r7, #12]
 8003e60:	60b9      	str	r1, [r7, #8]
 8003e62:	607a      	str	r2, [r7, #4]
 8003e64:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8003e66:	2300      	movs	r3, #0
 8003e68:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8003e6a:	f7fd ff15 	bl	8001c98 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e72:	1a9b      	subs	r3, r3, r2
 8003e74:	683a      	ldr	r2, [r7, #0]
 8003e76:	4413      	add	r3, r2
 8003e78:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8003e7a:	f7fd ff0d 	bl	8001c98 <HAL_GetTick>
 8003e7e:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	330c      	adds	r3, #12
 8003e86:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8003e88:	4b3d      	ldr	r3, [pc, #244]	@ (8003f80 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8003e8a:	681a      	ldr	r2, [r3, #0]
 8003e8c:	4613      	mov	r3, r2
 8003e8e:	009b      	lsls	r3, r3, #2
 8003e90:	4413      	add	r3, r2
 8003e92:	00da      	lsls	r2, r3, #3
 8003e94:	1ad3      	subs	r3, r2, r3
 8003e96:	0d1b      	lsrs	r3, r3, #20
 8003e98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e9a:	fb02 f303 	mul.w	r3, r2, r3
 8003e9e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8003ea0:	e061      	b.n	8003f66 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8003ea2:	68bb      	ldr	r3, [r7, #8]
 8003ea4:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8003ea8:	d107      	bne.n	8003eba <SPI_WaitFifoStateUntilTimeout+0x62>
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d104      	bne.n	8003eba <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8003eb0:	69fb      	ldr	r3, [r7, #28]
 8003eb2:	781b      	ldrb	r3, [r3, #0]
 8003eb4:	b2db      	uxtb	r3, r3
 8003eb6:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8003eb8:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003ec0:	d051      	beq.n	8003f66 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003ec2:	f7fd fee9 	bl	8001c98 <HAL_GetTick>
 8003ec6:	4602      	mov	r2, r0
 8003ec8:	6a3b      	ldr	r3, [r7, #32]
 8003eca:	1ad3      	subs	r3, r2, r3
 8003ecc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ece:	429a      	cmp	r2, r3
 8003ed0:	d902      	bls.n	8003ed8 <SPI_WaitFifoStateUntilTimeout+0x80>
 8003ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d13d      	bne.n	8003f54 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003ee6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	685b      	ldr	r3, [r3, #4]
 8003eec:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003ef0:	d111      	bne.n	8003f16 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003efa:	d004      	beq.n	8003f06 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	689b      	ldr	r3, [r3, #8]
 8003f00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003f04:	d107      	bne.n	8003f16 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f14:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003f16:	68fb      	ldr	r3, [r7, #12]
 8003f18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f1a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003f1e:	d10f      	bne.n	8003f40 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	681a      	ldr	r2, [r3, #0]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8003f3e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	2201      	movs	r2, #1
 8003f44:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2200      	movs	r2, #0
 8003f4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8003f50:	2303      	movs	r3, #3
 8003f52:	e011      	b.n	8003f78 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003f54:	69bb      	ldr	r3, [r7, #24]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d102      	bne.n	8003f60 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8003f5a:	2300      	movs	r3, #0
 8003f5c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003f5e:	e002      	b.n	8003f66 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8003f60:	69bb      	ldr	r3, [r7, #24]
 8003f62:	3b01      	subs	r3, #1
 8003f64:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	689a      	ldr	r2, [r3, #8]
 8003f6c:	68bb      	ldr	r3, [r7, #8]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	429a      	cmp	r2, r3
 8003f74:	d195      	bne.n	8003ea2 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3728      	adds	r7, #40	@ 0x28
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	20000004 	.word	0x20000004

08003f84 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	b086      	sub	sp, #24
 8003f88:	af02      	add	r7, sp, #8
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	9300      	str	r3, [sp, #0]
 8003f94:	68bb      	ldr	r3, [r7, #8]
 8003f96:	2200      	movs	r2, #0
 8003f98:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8003f9c:	68f8      	ldr	r0, [r7, #12]
 8003f9e:	f7ff ff5b 	bl	8003e58 <SPI_WaitFifoStateUntilTimeout>
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d007      	beq.n	8003fb8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fa8:	68fb      	ldr	r3, [r7, #12]
 8003faa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fac:	f043 0220 	orr.w	r2, r3, #32
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fb4:	2303      	movs	r3, #3
 8003fb6:	e027      	b.n	8004008 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	9300      	str	r3, [sp, #0]
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	2180      	movs	r1, #128	@ 0x80
 8003fc2:	68f8      	ldr	r0, [r7, #12]
 8003fc4:	f7ff fec0 	bl	8003d48 <SPI_WaitFlagStateUntilTimeout>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d007      	beq.n	8003fde <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003fd2:	f043 0220 	orr.w	r2, r3, #32
 8003fd6:	68fb      	ldr	r3, [r7, #12]
 8003fd8:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8003fda:	2303      	movs	r3, #3
 8003fdc:	e014      	b.n	8004008 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	9300      	str	r3, [sp, #0]
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8003fea:	68f8      	ldr	r0, [r7, #12]
 8003fec:	f7ff ff34 	bl	8003e58 <SPI_WaitFifoStateUntilTimeout>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d007      	beq.n	8004006 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ffa:	f043 0220 	orr.w	r2, r3, #32
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e000      	b.n	8004008 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004006:	2300      	movs	r3, #0
}
 8004008:	4618      	mov	r0, r3
 800400a:	3710      	adds	r7, #16
 800400c:	46bd      	mov	sp, r7
 800400e:	bd80      	pop	{r7, pc}

08004010 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004010:	b580      	push	{r7, lr}
 8004012:	b082      	sub	sp, #8
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2b00      	cmp	r3, #0
 800401c:	d101      	bne.n	8004022 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800401e:	2301      	movs	r3, #1
 8004020:	e049      	b.n	80040b6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004028:	b2db      	uxtb	r3, r3
 800402a:	2b00      	cmp	r3, #0
 800402c:	d106      	bne.n	800403c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f841 	bl	80040be <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	2202      	movs	r2, #2
 8004040:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681a      	ldr	r2, [r3, #0]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	3304      	adds	r3, #4
 800404c:	4619      	mov	r1, r3
 800404e:	4610      	mov	r0, r2
 8004050:	f000 f9e0 	bl	8004414 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	2201      	movs	r2, #1
 8004058:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	2201      	movs	r2, #1
 8004060:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2201      	movs	r2, #1
 8004068:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2201      	movs	r2, #1
 8004070:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	2201      	movs	r2, #1
 8004088:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2201      	movs	r2, #1
 8004090:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	2201      	movs	r2, #1
 8004098:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2201      	movs	r2, #1
 80040a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	2201      	movs	r2, #1
 80040b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80040b4:	2300      	movs	r3, #0
}
 80040b6:	4618      	mov	r0, r3
 80040b8:	3708      	adds	r7, #8
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}

080040be <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80040be:	b480      	push	{r7}
 80040c0:	b083      	sub	sp, #12
 80040c2:	af00      	add	r7, sp, #0
 80040c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80040c6:	bf00      	nop
 80040c8:	370c      	adds	r7, #12
 80040ca:	46bd      	mov	sp, r7
 80040cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d0:	4770      	bx	lr
	...

080040d4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80040d4:	b480      	push	{r7}
 80040d6:	b085      	sub	sp, #20
 80040d8:	af00      	add	r7, sp, #0
 80040da:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	2b01      	cmp	r3, #1
 80040e6:	d001      	beq.n	80040ec <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80040e8:	2301      	movs	r3, #1
 80040ea:	e04f      	b.n	800418c <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2202      	movs	r2, #2
 80040f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	68da      	ldr	r2, [r3, #12]
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	f042 0201 	orr.w	r2, r2, #1
 8004102:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	4a23      	ldr	r2, [pc, #140]	@ (8004198 <HAL_TIM_Base_Start_IT+0xc4>)
 800410a:	4293      	cmp	r3, r2
 800410c:	d01d      	beq.n	800414a <HAL_TIM_Base_Start_IT+0x76>
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004116:	d018      	beq.n	800414a <HAL_TIM_Base_Start_IT+0x76>
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	4a1f      	ldr	r2, [pc, #124]	@ (800419c <HAL_TIM_Base_Start_IT+0xc8>)
 800411e:	4293      	cmp	r3, r2
 8004120:	d013      	beq.n	800414a <HAL_TIM_Base_Start_IT+0x76>
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a1e      	ldr	r2, [pc, #120]	@ (80041a0 <HAL_TIM_Base_Start_IT+0xcc>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d00e      	beq.n	800414a <HAL_TIM_Base_Start_IT+0x76>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a1c      	ldr	r2, [pc, #112]	@ (80041a4 <HAL_TIM_Base_Start_IT+0xd0>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d009      	beq.n	800414a <HAL_TIM_Base_Start_IT+0x76>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a1b      	ldr	r2, [pc, #108]	@ (80041a8 <HAL_TIM_Base_Start_IT+0xd4>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d004      	beq.n	800414a <HAL_TIM_Base_Start_IT+0x76>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a19      	ldr	r2, [pc, #100]	@ (80041ac <HAL_TIM_Base_Start_IT+0xd8>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d115      	bne.n	8004176 <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	4b17      	ldr	r3, [pc, #92]	@ (80041b0 <HAL_TIM_Base_Start_IT+0xdc>)
 8004152:	4013      	ands	r3, r2
 8004154:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2b06      	cmp	r3, #6
 800415a:	d015      	beq.n	8004188 <HAL_TIM_Base_Start_IT+0xb4>
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004162:	d011      	beq.n	8004188 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	681a      	ldr	r2, [r3, #0]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f042 0201 	orr.w	r2, r2, #1
 8004172:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004174:	e008      	b.n	8004188 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	681a      	ldr	r2, [r3, #0]
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f042 0201 	orr.w	r2, r2, #1
 8004184:	601a      	str	r2, [r3, #0]
 8004186:	e000      	b.n	800418a <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004188:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800418a:	2300      	movs	r3, #0
}
 800418c:	4618      	mov	r0, r3
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr
 8004198:	40012c00 	.word	0x40012c00
 800419c:	40000400 	.word	0x40000400
 80041a0:	40000800 	.word	0x40000800
 80041a4:	40000c00 	.word	0x40000c00
 80041a8:	40013400 	.word	0x40013400
 80041ac:	40014000 	.word	0x40014000
 80041b0:	00010007 	.word	0x00010007

080041b4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b084      	sub	sp, #16
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	68db      	ldr	r3, [r3, #12]
 80041c2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	691b      	ldr	r3, [r3, #16]
 80041ca:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80041cc:	68bb      	ldr	r3, [r7, #8]
 80041ce:	f003 0302 	and.w	r3, r3, #2
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d020      	beq.n	8004218 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	f003 0302 	and.w	r3, r3, #2
 80041dc:	2b00      	cmp	r3, #0
 80041de:	d01b      	beq.n	8004218 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f06f 0202 	mvn.w	r2, #2
 80041e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2201      	movs	r2, #1
 80041ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	f003 0303 	and.w	r3, r3, #3
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d003      	beq.n	8004206 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041fe:	6878      	ldr	r0, [r7, #4]
 8004200:	f000 f8e9 	bl	80043d6 <HAL_TIM_IC_CaptureCallback>
 8004204:	e005      	b.n	8004212 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004206:	6878      	ldr	r0, [r7, #4]
 8004208:	f000 f8db 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 f8ec 	bl	80043ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2200      	movs	r2, #0
 8004216:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	f003 0304 	and.w	r3, r3, #4
 800421e:	2b00      	cmp	r3, #0
 8004220:	d020      	beq.n	8004264 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f003 0304 	and.w	r3, r3, #4
 8004228:	2b00      	cmp	r3, #0
 800422a:	d01b      	beq.n	8004264 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f06f 0204 	mvn.w	r2, #4
 8004234:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2202      	movs	r2, #2
 800423a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	699b      	ldr	r3, [r3, #24]
 8004242:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004246:	2b00      	cmp	r3, #0
 8004248:	d003      	beq.n	8004252 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800424a:	6878      	ldr	r0, [r7, #4]
 800424c:	f000 f8c3 	bl	80043d6 <HAL_TIM_IC_CaptureCallback>
 8004250:	e005      	b.n	800425e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004252:	6878      	ldr	r0, [r7, #4]
 8004254:	f000 f8b5 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004258:	6878      	ldr	r0, [r7, #4]
 800425a:	f000 f8c6 	bl	80043ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	2200      	movs	r2, #0
 8004262:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	f003 0308 	and.w	r3, r3, #8
 800426a:	2b00      	cmp	r3, #0
 800426c:	d020      	beq.n	80042b0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	f003 0308 	and.w	r3, r3, #8
 8004274:	2b00      	cmp	r3, #0
 8004276:	d01b      	beq.n	80042b0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f06f 0208 	mvn.w	r2, #8
 8004280:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2204      	movs	r2, #4
 8004286:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	69db      	ldr	r3, [r3, #28]
 800428e:	f003 0303 	and.w	r3, r3, #3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f000 f89d 	bl	80043d6 <HAL_TIM_IC_CaptureCallback>
 800429c:	e005      	b.n	80042aa <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	f000 f88f 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042a4:	6878      	ldr	r0, [r7, #4]
 80042a6:	f000 f8a0 	bl	80043ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	2200      	movs	r2, #0
 80042ae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	f003 0310 	and.w	r3, r3, #16
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d020      	beq.n	80042fc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	f003 0310 	and.w	r3, r3, #16
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d01b      	beq.n	80042fc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f06f 0210 	mvn.w	r2, #16
 80042cc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2208      	movs	r2, #8
 80042d2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	69db      	ldr	r3, [r3, #28]
 80042da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d003      	beq.n	80042ea <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042e2:	6878      	ldr	r0, [r7, #4]
 80042e4:	f000 f877 	bl	80043d6 <HAL_TIM_IC_CaptureCallback>
 80042e8:	e005      	b.n	80042f6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042ea:	6878      	ldr	r0, [r7, #4]
 80042ec:	f000 f869 	bl	80043c2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042f0:	6878      	ldr	r0, [r7, #4]
 80042f2:	f000 f87a 	bl	80043ea <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	2200      	movs	r2, #0
 80042fa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	f003 0301 	and.w	r3, r3, #1
 8004302:	2b00      	cmp	r3, #0
 8004304:	d00c      	beq.n	8004320 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f003 0301 	and.w	r3, r3, #1
 800430c:	2b00      	cmp	r3, #0
 800430e:	d007      	beq.n	8004320 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f06f 0201 	mvn.w	r2, #1
 8004318:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800431a:	6878      	ldr	r0, [r7, #4]
 800431c:	f7fc fe64 	bl	8000fe8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004326:	2b00      	cmp	r3, #0
 8004328:	d104      	bne.n	8004334 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800432a:	68bb      	ldr	r3, [r7, #8]
 800432c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8004330:	2b00      	cmp	r3, #0
 8004332:	d00c      	beq.n	800434e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800433a:	2b00      	cmp	r3, #0
 800433c:	d007      	beq.n	800434e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8004346:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004348:	6878      	ldr	r0, [r7, #4]
 800434a:	f000 f90d 	bl	8004568 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800434e:	68bb      	ldr	r3, [r7, #8]
 8004350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004354:	2b00      	cmp	r3, #0
 8004356:	d00c      	beq.n	8004372 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800435e:	2b00      	cmp	r3, #0
 8004360:	d007      	beq.n	8004372 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800436a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f905 	bl	800457c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004378:	2b00      	cmp	r3, #0
 800437a:	d00c      	beq.n	8004396 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004382:	2b00      	cmp	r3, #0
 8004384:	d007      	beq.n	8004396 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800438e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004390:	6878      	ldr	r0, [r7, #4]
 8004392:	f000 f834 	bl	80043fe <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004396:	68bb      	ldr	r3, [r7, #8]
 8004398:	f003 0320 	and.w	r3, r3, #32
 800439c:	2b00      	cmp	r3, #0
 800439e:	d00c      	beq.n	80043ba <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	f003 0320 	and.w	r3, r3, #32
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d007      	beq.n	80043ba <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f06f 0220 	mvn.w	r2, #32
 80043b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 f8cd 	bl	8004554 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80043ba:	bf00      	nop
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043c2:	b480      	push	{r7}
 80043c4:	b083      	sub	sp, #12
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043ca:	bf00      	nop
 80043cc:	370c      	adds	r7, #12
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr

080043d6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043d6:	b480      	push	{r7}
 80043d8:	b083      	sub	sp, #12
 80043da:	af00      	add	r7, sp, #0
 80043dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043de:	bf00      	nop
 80043e0:	370c      	adds	r7, #12
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043ea:	b480      	push	{r7}
 80043ec:	b083      	sub	sp, #12
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043f2:	bf00      	nop
 80043f4:	370c      	adds	r7, #12
 80043f6:	46bd      	mov	sp, r7
 80043f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043fc:	4770      	bx	lr

080043fe <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043fe:	b480      	push	{r7}
 8004400:	b083      	sub	sp, #12
 8004402:	af00      	add	r7, sp, #0
 8004404:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004406:	bf00      	nop
 8004408:	370c      	adds	r7, #12
 800440a:	46bd      	mov	sp, r7
 800440c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004410:	4770      	bx	lr
	...

08004414 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004414:	b480      	push	{r7}
 8004416:	b085      	sub	sp, #20
 8004418:	af00      	add	r7, sp, #0
 800441a:	6078      	str	r0, [r7, #4]
 800441c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a43      	ldr	r2, [pc, #268]	@ (8004534 <TIM_Base_SetConfig+0x120>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d013      	beq.n	8004454 <TIM_Base_SetConfig+0x40>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004432:	d00f      	beq.n	8004454 <TIM_Base_SetConfig+0x40>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a40      	ldr	r2, [pc, #256]	@ (8004538 <TIM_Base_SetConfig+0x124>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d00b      	beq.n	8004454 <TIM_Base_SetConfig+0x40>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a3f      	ldr	r2, [pc, #252]	@ (800453c <TIM_Base_SetConfig+0x128>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d007      	beq.n	8004454 <TIM_Base_SetConfig+0x40>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a3e      	ldr	r2, [pc, #248]	@ (8004540 <TIM_Base_SetConfig+0x12c>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d003      	beq.n	8004454 <TIM_Base_SetConfig+0x40>
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	4a3d      	ldr	r2, [pc, #244]	@ (8004544 <TIM_Base_SetConfig+0x130>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d108      	bne.n	8004466 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800445a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800445c:	683b      	ldr	r3, [r7, #0]
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	4313      	orrs	r3, r2
 8004464:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a32      	ldr	r2, [pc, #200]	@ (8004534 <TIM_Base_SetConfig+0x120>)
 800446a:	4293      	cmp	r3, r2
 800446c:	d01f      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004474:	d01b      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	4a2f      	ldr	r2, [pc, #188]	@ (8004538 <TIM_Base_SetConfig+0x124>)
 800447a:	4293      	cmp	r3, r2
 800447c:	d017      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	4a2e      	ldr	r2, [pc, #184]	@ (800453c <TIM_Base_SetConfig+0x128>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d013      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	4a2d      	ldr	r2, [pc, #180]	@ (8004540 <TIM_Base_SetConfig+0x12c>)
 800448a:	4293      	cmp	r3, r2
 800448c:	d00f      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	4a2c      	ldr	r2, [pc, #176]	@ (8004544 <TIM_Base_SetConfig+0x130>)
 8004492:	4293      	cmp	r3, r2
 8004494:	d00b      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	4a2b      	ldr	r2, [pc, #172]	@ (8004548 <TIM_Base_SetConfig+0x134>)
 800449a:	4293      	cmp	r3, r2
 800449c:	d007      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	4a2a      	ldr	r2, [pc, #168]	@ (800454c <TIM_Base_SetConfig+0x138>)
 80044a2:	4293      	cmp	r3, r2
 80044a4:	d003      	beq.n	80044ae <TIM_Base_SetConfig+0x9a>
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	4a29      	ldr	r2, [pc, #164]	@ (8004550 <TIM_Base_SetConfig+0x13c>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d108      	bne.n	80044c0 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044b4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044b6:	683b      	ldr	r3, [r7, #0]
 80044b8:	68db      	ldr	r3, [r3, #12]
 80044ba:	68fa      	ldr	r2, [r7, #12]
 80044bc:	4313      	orrs	r3, r2
 80044be:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	695b      	ldr	r3, [r3, #20]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	689a      	ldr	r2, [r3, #8]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	4a14      	ldr	r2, [pc, #80]	@ (8004534 <TIM_Base_SetConfig+0x120>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	d00f      	beq.n	8004506 <TIM_Base_SetConfig+0xf2>
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	4a16      	ldr	r2, [pc, #88]	@ (8004544 <TIM_Base_SetConfig+0x130>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d00b      	beq.n	8004506 <TIM_Base_SetConfig+0xf2>
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	4a15      	ldr	r2, [pc, #84]	@ (8004548 <TIM_Base_SetConfig+0x134>)
 80044f2:	4293      	cmp	r3, r2
 80044f4:	d007      	beq.n	8004506 <TIM_Base_SetConfig+0xf2>
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	4a14      	ldr	r2, [pc, #80]	@ (800454c <TIM_Base_SetConfig+0x138>)
 80044fa:	4293      	cmp	r3, r2
 80044fc:	d003      	beq.n	8004506 <TIM_Base_SetConfig+0xf2>
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	4a13      	ldr	r2, [pc, #76]	@ (8004550 <TIM_Base_SetConfig+0x13c>)
 8004502:	4293      	cmp	r3, r2
 8004504:	d103      	bne.n	800450e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004506:	683b      	ldr	r3, [r7, #0]
 8004508:	691a      	ldr	r2, [r3, #16]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	f043 0204 	orr.w	r2, r3, #4
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	2201      	movs	r2, #1
 800451e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	68fa      	ldr	r2, [r7, #12]
 8004524:	601a      	str	r2, [r3, #0]
}
 8004526:	bf00      	nop
 8004528:	3714      	adds	r7, #20
 800452a:	46bd      	mov	sp, r7
 800452c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004530:	4770      	bx	lr
 8004532:	bf00      	nop
 8004534:	40012c00 	.word	0x40012c00
 8004538:	40000400 	.word	0x40000400
 800453c:	40000800 	.word	0x40000800
 8004540:	40000c00 	.word	0x40000c00
 8004544:	40013400 	.word	0x40013400
 8004548:	40014000 	.word	0x40014000
 800454c:	40014400 	.word	0x40014400
 8004550:	40014800 	.word	0x40014800

08004554 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004554:	b480      	push	{r7}
 8004556:	b083      	sub	sp, #12
 8004558:	af00      	add	r7, sp, #0
 800455a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800455c:	bf00      	nop
 800455e:	370c      	adds	r7, #12
 8004560:	46bd      	mov	sp, r7
 8004562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004566:	4770      	bx	lr

08004568 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004568:	b480      	push	{r7}
 800456a:	b083      	sub	sp, #12
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004570:	bf00      	nop
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800457c:	b480      	push	{r7}
 800457e:	b083      	sub	sp, #12
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8004584:	bf00      	nop
 8004586:	370c      	adds	r7, #12
 8004588:	46bd      	mov	sp, r7
 800458a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458e:	4770      	bx	lr

08004590 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b082      	sub	sp, #8
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	2b00      	cmp	r3, #0
 800459c:	d101      	bne.n	80045a2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800459e:	2301      	movs	r3, #1
 80045a0:	e040      	b.n	8004624 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d106      	bne.n	80045b8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2200      	movs	r2, #0
 80045ae:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80045b2:	6878      	ldr	r0, [r7, #4]
 80045b4:	f7fc ff5a 	bl	800146c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2224      	movs	r2, #36	@ 0x24
 80045bc:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f022 0201 	bic.w	r2, r2, #1
 80045cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d002      	beq.n	80045dc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80045d6:	6878      	ldr	r0, [r7, #4]
 80045d8:	f000 fae0 	bl	8004b9c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f000 f825 	bl	800462c <UART_SetConfig>
 80045e2:	4603      	mov	r3, r0
 80045e4:	2b01      	cmp	r3, #1
 80045e6:	d101      	bne.n	80045ec <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80045e8:	2301      	movs	r3, #1
 80045ea:	e01b      	b.n	8004624 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80045fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	689a      	ldr	r2, [r3, #8]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800460a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f042 0201 	orr.w	r2, r2, #1
 800461a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f000 fb5f 	bl	8004ce0 <UART_CheckIdleState>
 8004622:	4603      	mov	r3, r0
}
 8004624:	4618      	mov	r0, r3
 8004626:	3708      	adds	r7, #8
 8004628:	46bd      	mov	sp, r7
 800462a:	bd80      	pop	{r7, pc}

0800462c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800462c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004630:	b08a      	sub	sp, #40	@ 0x28
 8004632:	af00      	add	r7, sp, #0
 8004634:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004636:	2300      	movs	r3, #0
 8004638:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	689a      	ldr	r2, [r3, #8]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	691b      	ldr	r3, [r3, #16]
 8004644:	431a      	orrs	r2, r3
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	695b      	ldr	r3, [r3, #20]
 800464a:	431a      	orrs	r2, r3
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	69db      	ldr	r3, [r3, #28]
 8004650:	4313      	orrs	r3, r2
 8004652:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	681a      	ldr	r2, [r3, #0]
 800465a:	4ba4      	ldr	r3, [pc, #656]	@ (80048ec <UART_SetConfig+0x2c0>)
 800465c:	4013      	ands	r3, r2
 800465e:	68fa      	ldr	r2, [r7, #12]
 8004660:	6812      	ldr	r2, [r2, #0]
 8004662:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004664:	430b      	orrs	r3, r1
 8004666:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	68da      	ldr	r2, [r3, #12]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	430a      	orrs	r2, r1
 800467c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	699b      	ldr	r3, [r3, #24]
 8004682:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	4a99      	ldr	r2, [pc, #612]	@ (80048f0 <UART_SetConfig+0x2c4>)
 800468a:	4293      	cmp	r3, r2
 800468c:	d004      	beq.n	8004698 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	6a1b      	ldr	r3, [r3, #32]
 8004692:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004694:	4313      	orrs	r3, r2
 8004696:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80046a8:	430a      	orrs	r2, r1
 80046aa:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	4a90      	ldr	r2, [pc, #576]	@ (80048f4 <UART_SetConfig+0x2c8>)
 80046b2:	4293      	cmp	r3, r2
 80046b4:	d126      	bne.n	8004704 <UART_SetConfig+0xd8>
 80046b6:	4b90      	ldr	r3, [pc, #576]	@ (80048f8 <UART_SetConfig+0x2cc>)
 80046b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046bc:	f003 0303 	and.w	r3, r3, #3
 80046c0:	2b03      	cmp	r3, #3
 80046c2:	d81b      	bhi.n	80046fc <UART_SetConfig+0xd0>
 80046c4:	a201      	add	r2, pc, #4	@ (adr r2, 80046cc <UART_SetConfig+0xa0>)
 80046c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046ca:	bf00      	nop
 80046cc:	080046dd 	.word	0x080046dd
 80046d0:	080046ed 	.word	0x080046ed
 80046d4:	080046e5 	.word	0x080046e5
 80046d8:	080046f5 	.word	0x080046f5
 80046dc:	2301      	movs	r3, #1
 80046de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046e2:	e116      	b.n	8004912 <UART_SetConfig+0x2e6>
 80046e4:	2302      	movs	r3, #2
 80046e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046ea:	e112      	b.n	8004912 <UART_SetConfig+0x2e6>
 80046ec:	2304      	movs	r3, #4
 80046ee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046f2:	e10e      	b.n	8004912 <UART_SetConfig+0x2e6>
 80046f4:	2308      	movs	r3, #8
 80046f6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80046fa:	e10a      	b.n	8004912 <UART_SetConfig+0x2e6>
 80046fc:	2310      	movs	r3, #16
 80046fe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004702:	e106      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	4a7c      	ldr	r2, [pc, #496]	@ (80048fc <UART_SetConfig+0x2d0>)
 800470a:	4293      	cmp	r3, r2
 800470c:	d138      	bne.n	8004780 <UART_SetConfig+0x154>
 800470e:	4b7a      	ldr	r3, [pc, #488]	@ (80048f8 <UART_SetConfig+0x2cc>)
 8004710:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004714:	f003 030c 	and.w	r3, r3, #12
 8004718:	2b0c      	cmp	r3, #12
 800471a:	d82d      	bhi.n	8004778 <UART_SetConfig+0x14c>
 800471c:	a201      	add	r2, pc, #4	@ (adr r2, 8004724 <UART_SetConfig+0xf8>)
 800471e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004722:	bf00      	nop
 8004724:	08004759 	.word	0x08004759
 8004728:	08004779 	.word	0x08004779
 800472c:	08004779 	.word	0x08004779
 8004730:	08004779 	.word	0x08004779
 8004734:	08004769 	.word	0x08004769
 8004738:	08004779 	.word	0x08004779
 800473c:	08004779 	.word	0x08004779
 8004740:	08004779 	.word	0x08004779
 8004744:	08004761 	.word	0x08004761
 8004748:	08004779 	.word	0x08004779
 800474c:	08004779 	.word	0x08004779
 8004750:	08004779 	.word	0x08004779
 8004754:	08004771 	.word	0x08004771
 8004758:	2300      	movs	r3, #0
 800475a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800475e:	e0d8      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004760:	2302      	movs	r3, #2
 8004762:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004766:	e0d4      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004768:	2304      	movs	r3, #4
 800476a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800476e:	e0d0      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004770:	2308      	movs	r3, #8
 8004772:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004776:	e0cc      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004778:	2310      	movs	r3, #16
 800477a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800477e:	e0c8      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	4a5e      	ldr	r2, [pc, #376]	@ (8004900 <UART_SetConfig+0x2d4>)
 8004786:	4293      	cmp	r3, r2
 8004788:	d125      	bne.n	80047d6 <UART_SetConfig+0x1aa>
 800478a:	4b5b      	ldr	r3, [pc, #364]	@ (80048f8 <UART_SetConfig+0x2cc>)
 800478c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004790:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004794:	2b30      	cmp	r3, #48	@ 0x30
 8004796:	d016      	beq.n	80047c6 <UART_SetConfig+0x19a>
 8004798:	2b30      	cmp	r3, #48	@ 0x30
 800479a:	d818      	bhi.n	80047ce <UART_SetConfig+0x1a2>
 800479c:	2b20      	cmp	r3, #32
 800479e:	d00a      	beq.n	80047b6 <UART_SetConfig+0x18a>
 80047a0:	2b20      	cmp	r3, #32
 80047a2:	d814      	bhi.n	80047ce <UART_SetConfig+0x1a2>
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d002      	beq.n	80047ae <UART_SetConfig+0x182>
 80047a8:	2b10      	cmp	r3, #16
 80047aa:	d008      	beq.n	80047be <UART_SetConfig+0x192>
 80047ac:	e00f      	b.n	80047ce <UART_SetConfig+0x1a2>
 80047ae:	2300      	movs	r3, #0
 80047b0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047b4:	e0ad      	b.n	8004912 <UART_SetConfig+0x2e6>
 80047b6:	2302      	movs	r3, #2
 80047b8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047bc:	e0a9      	b.n	8004912 <UART_SetConfig+0x2e6>
 80047be:	2304      	movs	r3, #4
 80047c0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047c4:	e0a5      	b.n	8004912 <UART_SetConfig+0x2e6>
 80047c6:	2308      	movs	r3, #8
 80047c8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047cc:	e0a1      	b.n	8004912 <UART_SetConfig+0x2e6>
 80047ce:	2310      	movs	r3, #16
 80047d0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80047d4:	e09d      	b.n	8004912 <UART_SetConfig+0x2e6>
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a4a      	ldr	r2, [pc, #296]	@ (8004904 <UART_SetConfig+0x2d8>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d125      	bne.n	800482c <UART_SetConfig+0x200>
 80047e0:	4b45      	ldr	r3, [pc, #276]	@ (80048f8 <UART_SetConfig+0x2cc>)
 80047e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047e6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80047ea:	2bc0      	cmp	r3, #192	@ 0xc0
 80047ec:	d016      	beq.n	800481c <UART_SetConfig+0x1f0>
 80047ee:	2bc0      	cmp	r3, #192	@ 0xc0
 80047f0:	d818      	bhi.n	8004824 <UART_SetConfig+0x1f8>
 80047f2:	2b80      	cmp	r3, #128	@ 0x80
 80047f4:	d00a      	beq.n	800480c <UART_SetConfig+0x1e0>
 80047f6:	2b80      	cmp	r3, #128	@ 0x80
 80047f8:	d814      	bhi.n	8004824 <UART_SetConfig+0x1f8>
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d002      	beq.n	8004804 <UART_SetConfig+0x1d8>
 80047fe:	2b40      	cmp	r3, #64	@ 0x40
 8004800:	d008      	beq.n	8004814 <UART_SetConfig+0x1e8>
 8004802:	e00f      	b.n	8004824 <UART_SetConfig+0x1f8>
 8004804:	2300      	movs	r3, #0
 8004806:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800480a:	e082      	b.n	8004912 <UART_SetConfig+0x2e6>
 800480c:	2302      	movs	r3, #2
 800480e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004812:	e07e      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004814:	2304      	movs	r3, #4
 8004816:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800481a:	e07a      	b.n	8004912 <UART_SetConfig+0x2e6>
 800481c:	2308      	movs	r3, #8
 800481e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004822:	e076      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004824:	2310      	movs	r3, #16
 8004826:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800482a:	e072      	b.n	8004912 <UART_SetConfig+0x2e6>
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a35      	ldr	r2, [pc, #212]	@ (8004908 <UART_SetConfig+0x2dc>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d12a      	bne.n	800488c <UART_SetConfig+0x260>
 8004836:	4b30      	ldr	r3, [pc, #192]	@ (80048f8 <UART_SetConfig+0x2cc>)
 8004838:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800483c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004840:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004844:	d01a      	beq.n	800487c <UART_SetConfig+0x250>
 8004846:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800484a:	d81b      	bhi.n	8004884 <UART_SetConfig+0x258>
 800484c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004850:	d00c      	beq.n	800486c <UART_SetConfig+0x240>
 8004852:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004856:	d815      	bhi.n	8004884 <UART_SetConfig+0x258>
 8004858:	2b00      	cmp	r3, #0
 800485a:	d003      	beq.n	8004864 <UART_SetConfig+0x238>
 800485c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004860:	d008      	beq.n	8004874 <UART_SetConfig+0x248>
 8004862:	e00f      	b.n	8004884 <UART_SetConfig+0x258>
 8004864:	2300      	movs	r3, #0
 8004866:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800486a:	e052      	b.n	8004912 <UART_SetConfig+0x2e6>
 800486c:	2302      	movs	r3, #2
 800486e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004872:	e04e      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004874:	2304      	movs	r3, #4
 8004876:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800487a:	e04a      	b.n	8004912 <UART_SetConfig+0x2e6>
 800487c:	2308      	movs	r3, #8
 800487e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004882:	e046      	b.n	8004912 <UART_SetConfig+0x2e6>
 8004884:	2310      	movs	r3, #16
 8004886:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800488a:	e042      	b.n	8004912 <UART_SetConfig+0x2e6>
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a17      	ldr	r2, [pc, #92]	@ (80048f0 <UART_SetConfig+0x2c4>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d13a      	bne.n	800490c <UART_SetConfig+0x2e0>
 8004896:	4b18      	ldr	r3, [pc, #96]	@ (80048f8 <UART_SetConfig+0x2cc>)
 8004898:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800489c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80048a0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048a4:	d01a      	beq.n	80048dc <UART_SetConfig+0x2b0>
 80048a6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80048aa:	d81b      	bhi.n	80048e4 <UART_SetConfig+0x2b8>
 80048ac:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048b0:	d00c      	beq.n	80048cc <UART_SetConfig+0x2a0>
 80048b2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80048b6:	d815      	bhi.n	80048e4 <UART_SetConfig+0x2b8>
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d003      	beq.n	80048c4 <UART_SetConfig+0x298>
 80048bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048c0:	d008      	beq.n	80048d4 <UART_SetConfig+0x2a8>
 80048c2:	e00f      	b.n	80048e4 <UART_SetConfig+0x2b8>
 80048c4:	2300      	movs	r3, #0
 80048c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ca:	e022      	b.n	8004912 <UART_SetConfig+0x2e6>
 80048cc:	2302      	movs	r3, #2
 80048ce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048d2:	e01e      	b.n	8004912 <UART_SetConfig+0x2e6>
 80048d4:	2304      	movs	r3, #4
 80048d6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048da:	e01a      	b.n	8004912 <UART_SetConfig+0x2e6>
 80048dc:	2308      	movs	r3, #8
 80048de:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048e2:	e016      	b.n	8004912 <UART_SetConfig+0x2e6>
 80048e4:	2310      	movs	r3, #16
 80048e6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80048ea:	e012      	b.n	8004912 <UART_SetConfig+0x2e6>
 80048ec:	efff69f3 	.word	0xefff69f3
 80048f0:	40008000 	.word	0x40008000
 80048f4:	40013800 	.word	0x40013800
 80048f8:	40021000 	.word	0x40021000
 80048fc:	40004400 	.word	0x40004400
 8004900:	40004800 	.word	0x40004800
 8004904:	40004c00 	.word	0x40004c00
 8004908:	40005000 	.word	0x40005000
 800490c:	2310      	movs	r3, #16
 800490e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a9f      	ldr	r2, [pc, #636]	@ (8004b94 <UART_SetConfig+0x568>)
 8004918:	4293      	cmp	r3, r2
 800491a:	d17a      	bne.n	8004a12 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800491c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004920:	2b08      	cmp	r3, #8
 8004922:	d824      	bhi.n	800496e <UART_SetConfig+0x342>
 8004924:	a201      	add	r2, pc, #4	@ (adr r2, 800492c <UART_SetConfig+0x300>)
 8004926:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800492a:	bf00      	nop
 800492c:	08004951 	.word	0x08004951
 8004930:	0800496f 	.word	0x0800496f
 8004934:	08004959 	.word	0x08004959
 8004938:	0800496f 	.word	0x0800496f
 800493c:	0800495f 	.word	0x0800495f
 8004940:	0800496f 	.word	0x0800496f
 8004944:	0800496f 	.word	0x0800496f
 8004948:	0800496f 	.word	0x0800496f
 800494c:	08004967 	.word	0x08004967
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004950:	f7fe fa66 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8004954:	61f8      	str	r0, [r7, #28]
        break;
 8004956:	e010      	b.n	800497a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004958:	4b8f      	ldr	r3, [pc, #572]	@ (8004b98 <UART_SetConfig+0x56c>)
 800495a:	61fb      	str	r3, [r7, #28]
        break;
 800495c:	e00d      	b.n	800497a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800495e:	f7fe f9c7 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8004962:	61f8      	str	r0, [r7, #28]
        break;
 8004964:	e009      	b.n	800497a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004966:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800496a:	61fb      	str	r3, [r7, #28]
        break;
 800496c:	e005      	b.n	800497a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800496e:	2300      	movs	r3, #0
 8004970:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004972:	2301      	movs	r3, #1
 8004974:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004978:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	2b00      	cmp	r3, #0
 800497e:	f000 80fb 	beq.w	8004b78 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	685a      	ldr	r2, [r3, #4]
 8004986:	4613      	mov	r3, r2
 8004988:	005b      	lsls	r3, r3, #1
 800498a:	4413      	add	r3, r2
 800498c:	69fa      	ldr	r2, [r7, #28]
 800498e:	429a      	cmp	r2, r3
 8004990:	d305      	bcc.n	800499e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	685b      	ldr	r3, [r3, #4]
 8004996:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8004998:	69fa      	ldr	r2, [r7, #28]
 800499a:	429a      	cmp	r2, r3
 800499c:	d903      	bls.n	80049a6 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800499e:	2301      	movs	r3, #1
 80049a0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80049a4:	e0e8      	b.n	8004b78 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	2200      	movs	r2, #0
 80049aa:	461c      	mov	r4, r3
 80049ac:	4615      	mov	r5, r2
 80049ae:	f04f 0200 	mov.w	r2, #0
 80049b2:	f04f 0300 	mov.w	r3, #0
 80049b6:	022b      	lsls	r3, r5, #8
 80049b8:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 80049bc:	0222      	lsls	r2, r4, #8
 80049be:	68f9      	ldr	r1, [r7, #12]
 80049c0:	6849      	ldr	r1, [r1, #4]
 80049c2:	0849      	lsrs	r1, r1, #1
 80049c4:	2000      	movs	r0, #0
 80049c6:	4688      	mov	r8, r1
 80049c8:	4681      	mov	r9, r0
 80049ca:	eb12 0a08 	adds.w	sl, r2, r8
 80049ce:	eb43 0b09 	adc.w	fp, r3, r9
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2200      	movs	r2, #0
 80049d8:	603b      	str	r3, [r7, #0]
 80049da:	607a      	str	r2, [r7, #4]
 80049dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049e0:	4650      	mov	r0, sl
 80049e2:	4659      	mov	r1, fp
 80049e4:	f7fb fbf4 	bl	80001d0 <__aeabi_uldivmod>
 80049e8:	4602      	mov	r2, r0
 80049ea:	460b      	mov	r3, r1
 80049ec:	4613      	mov	r3, r2
 80049ee:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80049f0:	69bb      	ldr	r3, [r7, #24]
 80049f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80049f6:	d308      	bcc.n	8004a0a <UART_SetConfig+0x3de>
 80049f8:	69bb      	ldr	r3, [r7, #24]
 80049fa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80049fe:	d204      	bcs.n	8004a0a <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	69ba      	ldr	r2, [r7, #24]
 8004a06:	60da      	str	r2, [r3, #12]
 8004a08:	e0b6      	b.n	8004b78 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004a10:	e0b2      	b.n	8004b78 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	69db      	ldr	r3, [r3, #28]
 8004a16:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a1a:	d15e      	bne.n	8004ada <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8004a1c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d828      	bhi.n	8004a76 <UART_SetConfig+0x44a>
 8004a24:	a201      	add	r2, pc, #4	@ (adr r2, 8004a2c <UART_SetConfig+0x400>)
 8004a26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a2a:	bf00      	nop
 8004a2c:	08004a51 	.word	0x08004a51
 8004a30:	08004a59 	.word	0x08004a59
 8004a34:	08004a61 	.word	0x08004a61
 8004a38:	08004a77 	.word	0x08004a77
 8004a3c:	08004a67 	.word	0x08004a67
 8004a40:	08004a77 	.word	0x08004a77
 8004a44:	08004a77 	.word	0x08004a77
 8004a48:	08004a77 	.word	0x08004a77
 8004a4c:	08004a6f 	.word	0x08004a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004a50:	f7fe f9e6 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8004a54:	61f8      	str	r0, [r7, #28]
        break;
 8004a56:	e014      	b.n	8004a82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004a58:	f7fe f9f8 	bl	8002e4c <HAL_RCC_GetPCLK2Freq>
 8004a5c:	61f8      	str	r0, [r7, #28]
        break;
 8004a5e:	e010      	b.n	8004a82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004a60:	4b4d      	ldr	r3, [pc, #308]	@ (8004b98 <UART_SetConfig+0x56c>)
 8004a62:	61fb      	str	r3, [r7, #28]
        break;
 8004a64:	e00d      	b.n	8004a82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004a66:	f7fe f943 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8004a6a:	61f8      	str	r0, [r7, #28]
        break;
 8004a6c:	e009      	b.n	8004a82 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004a6e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004a72:	61fb      	str	r3, [r7, #28]
        break;
 8004a74:	e005      	b.n	8004a82 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8004a76:	2300      	movs	r3, #0
 8004a78:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004a7a:	2301      	movs	r3, #1
 8004a7c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004a80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004a82:	69fb      	ldr	r3, [r7, #28]
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d077      	beq.n	8004b78 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004a88:	69fb      	ldr	r3, [r7, #28]
 8004a8a:	005a      	lsls	r2, r3, #1
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	085b      	lsrs	r3, r3, #1
 8004a92:	441a      	add	r2, r3
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a9c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	2b0f      	cmp	r3, #15
 8004aa2:	d916      	bls.n	8004ad2 <UART_SetConfig+0x4a6>
 8004aa4:	69bb      	ldr	r3, [r7, #24]
 8004aa6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004aaa:	d212      	bcs.n	8004ad2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004aac:	69bb      	ldr	r3, [r7, #24]
 8004aae:	b29b      	uxth	r3, r3
 8004ab0:	f023 030f 	bic.w	r3, r3, #15
 8004ab4:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	085b      	lsrs	r3, r3, #1
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	f003 0307 	and.w	r3, r3, #7
 8004ac0:	b29a      	uxth	r2, r3
 8004ac2:	8afb      	ldrh	r3, [r7, #22]
 8004ac4:	4313      	orrs	r3, r2
 8004ac6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	8afa      	ldrh	r2, [r7, #22]
 8004ace:	60da      	str	r2, [r3, #12]
 8004ad0:	e052      	b.n	8004b78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8004ad8:	e04e      	b.n	8004b78 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004ada:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004ade:	2b08      	cmp	r3, #8
 8004ae0:	d827      	bhi.n	8004b32 <UART_SetConfig+0x506>
 8004ae2:	a201      	add	r2, pc, #4	@ (adr r2, 8004ae8 <UART_SetConfig+0x4bc>)
 8004ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ae8:	08004b0d 	.word	0x08004b0d
 8004aec:	08004b15 	.word	0x08004b15
 8004af0:	08004b1d 	.word	0x08004b1d
 8004af4:	08004b33 	.word	0x08004b33
 8004af8:	08004b23 	.word	0x08004b23
 8004afc:	08004b33 	.word	0x08004b33
 8004b00:	08004b33 	.word	0x08004b33
 8004b04:	08004b33 	.word	0x08004b33
 8004b08:	08004b2b 	.word	0x08004b2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b0c:	f7fe f988 	bl	8002e20 <HAL_RCC_GetPCLK1Freq>
 8004b10:	61f8      	str	r0, [r7, #28]
        break;
 8004b12:	e014      	b.n	8004b3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004b14:	f7fe f99a 	bl	8002e4c <HAL_RCC_GetPCLK2Freq>
 8004b18:	61f8      	str	r0, [r7, #28]
        break;
 8004b1a:	e010      	b.n	8004b3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b1c:	4b1e      	ldr	r3, [pc, #120]	@ (8004b98 <UART_SetConfig+0x56c>)
 8004b1e:	61fb      	str	r3, [r7, #28]
        break;
 8004b20:	e00d      	b.n	8004b3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b22:	f7fe f8e5 	bl	8002cf0 <HAL_RCC_GetSysClockFreq>
 8004b26:	61f8      	str	r0, [r7, #28]
        break;
 8004b28:	e009      	b.n	8004b3e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b2e:	61fb      	str	r3, [r7, #28]
        break;
 8004b30:	e005      	b.n	8004b3e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8004b32:	2300      	movs	r3, #0
 8004b34:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8004b3c:	bf00      	nop
    }

    if (pclk != 0U)
 8004b3e:	69fb      	ldr	r3, [r7, #28]
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d019      	beq.n	8004b78 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	685b      	ldr	r3, [r3, #4]
 8004b48:	085a      	lsrs	r2, r3, #1
 8004b4a:	69fb      	ldr	r3, [r7, #28]
 8004b4c:	441a      	add	r2, r3
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	685b      	ldr	r3, [r3, #4]
 8004b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b56:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004b58:	69bb      	ldr	r3, [r7, #24]
 8004b5a:	2b0f      	cmp	r3, #15
 8004b5c:	d909      	bls.n	8004b72 <UART_SetConfig+0x546>
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b64:	d205      	bcs.n	8004b72 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	b29a      	uxth	r2, r3
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	60da      	str	r2, [r3, #12]
 8004b70:	e002      	b.n	8004b78 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	2200      	movs	r2, #0
 8004b82:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004b84:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8004b88:	4618      	mov	r0, r3
 8004b8a:	3728      	adds	r7, #40	@ 0x28
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b92:	bf00      	nop
 8004b94:	40008000 	.word	0x40008000
 8004b98:	00f42400 	.word	0x00f42400

08004b9c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ba8:	f003 0308 	and.w	r3, r3, #8
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d00a      	beq.n	8004bc6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	685b      	ldr	r3, [r3, #4]
 8004bb6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	430a      	orrs	r2, r1
 8004bc4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d00a      	beq.n	8004be8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	685b      	ldr	r3, [r3, #4]
 8004bd8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	681b      	ldr	r3, [r3, #0]
 8004be4:	430a      	orrs	r2, r1
 8004be6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bec:	f003 0302 	and.w	r3, r3, #2
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d00a      	beq.n	8004c0a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	430a      	orrs	r2, r1
 8004c08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c0e:	f003 0304 	and.w	r3, r3, #4
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00a      	beq.n	8004c2c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	685b      	ldr	r3, [r3, #4]
 8004c1c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	430a      	orrs	r2, r1
 8004c2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c30:	f003 0310 	and.w	r3, r3, #16
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d00a      	beq.n	8004c4e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	689b      	ldr	r3, [r3, #8]
 8004c3e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	430a      	orrs	r2, r1
 8004c4c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c52:	f003 0320 	and.w	r3, r3, #32
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00a      	beq.n	8004c70 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c78:	2b00      	cmp	r3, #0
 8004c7a:	d01a      	beq.n	8004cb2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	430a      	orrs	r2, r1
 8004c90:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c96:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c9a:	d10a      	bne.n	8004cb2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	430a      	orrs	r2, r1
 8004cb0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d00a      	beq.n	8004cd4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	685b      	ldr	r3, [r3, #4]
 8004cc4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	430a      	orrs	r2, r1
 8004cd2:	605a      	str	r2, [r3, #4]
  }
}
 8004cd4:	bf00      	nop
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b098      	sub	sp, #96	@ 0x60
 8004ce4:	af02      	add	r7, sp, #8
 8004ce6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	2200      	movs	r2, #0
 8004cec:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004cf0:	f7fc ffd2 	bl	8001c98 <HAL_GetTick>
 8004cf4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	f003 0308 	and.w	r3, r3, #8
 8004d00:	2b08      	cmp	r3, #8
 8004d02:	d12e      	bne.n	8004d62 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d04:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d08:	9300      	str	r3, [sp, #0]
 8004d0a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004d12:	6878      	ldr	r0, [r7, #4]
 8004d14:	f000 f88c 	bl	8004e30 <UART_WaitOnFlagUntilTimeout>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d021      	beq.n	8004d62 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004d26:	e853 3f00 	ldrex	r3, [r3]
 8004d2a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d2e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004d32:	653b      	str	r3, [r7, #80]	@ 0x50
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	461a      	mov	r2, r3
 8004d3a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004d3c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d3e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d40:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d42:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d44:	e841 2300 	strex	r3, r2, [r1]
 8004d48:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d1e6      	bne.n	8004d1e <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2220      	movs	r2, #32
 8004d54:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e062      	b.n	8004e28 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f003 0304 	and.w	r3, r3, #4
 8004d6c:	2b04      	cmp	r3, #4
 8004d6e:	d149      	bne.n	8004e04 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004d70:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004d74:	9300      	str	r3, [sp, #0]
 8004d76:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004d7e:	6878      	ldr	r0, [r7, #4]
 8004d80:	f000 f856 	bl	8004e30 <UART_WaitOnFlagUntilTimeout>
 8004d84:	4603      	mov	r3, r0
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d03c      	beq.n	8004e04 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d92:	e853 3f00 	ldrex	r3, [r3]
 8004d96:	623b      	str	r3, [r7, #32]
   return(result);
 8004d98:	6a3b      	ldr	r3, [r7, #32]
 8004d9a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	461a      	mov	r2, r3
 8004da6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004da8:	633b      	str	r3, [r7, #48]	@ 0x30
 8004daa:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004dac:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004dae:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004db0:	e841 2300 	strex	r3, r2, [r1]
 8004db4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004db6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1e6      	bne.n	8004d8a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	3308      	adds	r3, #8
 8004dc2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004dc4:	693b      	ldr	r3, [r7, #16]
 8004dc6:	e853 3f00 	ldrex	r3, [r3]
 8004dca:	60fb      	str	r3, [r7, #12]
   return(result);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f023 0301 	bic.w	r3, r3, #1
 8004dd2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3308      	adds	r3, #8
 8004dda:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004ddc:	61fa      	str	r2, [r7, #28]
 8004dde:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004de0:	69b9      	ldr	r1, [r7, #24]
 8004de2:	69fa      	ldr	r2, [r7, #28]
 8004de4:	e841 2300 	strex	r3, r2, [r1]
 8004de8:	617b      	str	r3, [r7, #20]
   return(result);
 8004dea:	697b      	ldr	r3, [r7, #20]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1e5      	bne.n	8004dbc <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2220      	movs	r2, #32
 8004df4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004e00:	2303      	movs	r3, #3
 8004e02:	e011      	b.n	8004e28 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2220      	movs	r2, #32
 8004e08:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	2200      	movs	r2, #0
 8004e16:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	2200      	movs	r2, #0
 8004e1c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	2200      	movs	r2, #0
 8004e22:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004e26:	2300      	movs	r3, #0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3758      	adds	r7, #88	@ 0x58
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b084      	sub	sp, #16
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	60f8      	str	r0, [r7, #12]
 8004e38:	60b9      	str	r1, [r7, #8]
 8004e3a:	603b      	str	r3, [r7, #0]
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004e40:	e04f      	b.n	8004ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e42:	69bb      	ldr	r3, [r7, #24]
 8004e44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004e48:	d04b      	beq.n	8004ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e4a:	f7fc ff25 	bl	8001c98 <HAL_GetTick>
 8004e4e:	4602      	mov	r2, r0
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	1ad3      	subs	r3, r2, r3
 8004e54:	69ba      	ldr	r2, [r7, #24]
 8004e56:	429a      	cmp	r2, r3
 8004e58:	d302      	bcc.n	8004e60 <UART_WaitOnFlagUntilTimeout+0x30>
 8004e5a:	69bb      	ldr	r3, [r7, #24]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d101      	bne.n	8004e64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004e60:	2303      	movs	r3, #3
 8004e62:	e04e      	b.n	8004f02 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004e64:	68fb      	ldr	r3, [r7, #12]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	681b      	ldr	r3, [r3, #0]
 8004e6a:	f003 0304 	and.w	r3, r3, #4
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d037      	beq.n	8004ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e72:	68bb      	ldr	r3, [r7, #8]
 8004e74:	2b80      	cmp	r3, #128	@ 0x80
 8004e76:	d034      	beq.n	8004ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004e78:	68bb      	ldr	r3, [r7, #8]
 8004e7a:	2b40      	cmp	r3, #64	@ 0x40
 8004e7c:	d031      	beq.n	8004ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	681b      	ldr	r3, [r3, #0]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	f003 0308 	and.w	r3, r3, #8
 8004e88:	2b08      	cmp	r3, #8
 8004e8a:	d110      	bne.n	8004eae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	2208      	movs	r2, #8
 8004e92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004e94:	68f8      	ldr	r0, [r7, #12]
 8004e96:	f000 f838 	bl	8004f0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2208      	movs	r2, #8
 8004e9e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	2200      	movs	r2, #0
 8004ea6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004eaa:	2301      	movs	r3, #1
 8004eac:	e029      	b.n	8004f02 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	69db      	ldr	r3, [r3, #28]
 8004eb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004eb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ebc:	d111      	bne.n	8004ee2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004ec6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004ec8:	68f8      	ldr	r0, [r7, #12]
 8004eca:	f000 f81e 	bl	8004f0a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004ede:	2303      	movs	r3, #3
 8004ee0:	e00f      	b.n	8004f02 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	69da      	ldr	r2, [r3, #28]
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	4013      	ands	r3, r2
 8004eec:	68ba      	ldr	r2, [r7, #8]
 8004eee:	429a      	cmp	r2, r3
 8004ef0:	bf0c      	ite	eq
 8004ef2:	2301      	moveq	r3, #1
 8004ef4:	2300      	movne	r3, #0
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	461a      	mov	r2, r3
 8004efa:	79fb      	ldrb	r3, [r7, #7]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d0a0      	beq.n	8004e42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f00:	2300      	movs	r3, #0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3710      	adds	r7, #16
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f0a:	b480      	push	{r7}
 8004f0c:	b095      	sub	sp, #84	@ 0x54
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f1a:	e853 3f00 	ldrex	r3, [r3]
 8004f1e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f22:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	461a      	mov	r2, r3
 8004f2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004f30:	643b      	str	r3, [r7, #64]	@ 0x40
 8004f32:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f36:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f38:	e841 2300 	strex	r3, r2, [r1]
 8004f3c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d1e6      	bne.n	8004f12 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	3308      	adds	r3, #8
 8004f4a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f4c:	6a3b      	ldr	r3, [r7, #32]
 8004f4e:	e853 3f00 	ldrex	r3, [r3]
 8004f52:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f54:	69fb      	ldr	r3, [r7, #28]
 8004f56:	f023 0301 	bic.w	r3, r3, #1
 8004f5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	3308      	adds	r3, #8
 8004f62:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004f64:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004f66:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f68:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004f6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004f6c:	e841 2300 	strex	r3, r2, [r1]
 8004f70:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004f72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d1e5      	bne.n	8004f44 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d118      	bne.n	8004fb2 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	e853 3f00 	ldrex	r3, [r3]
 8004f8c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	f023 0310 	bic.w	r3, r3, #16
 8004f94:	647b      	str	r3, [r7, #68]	@ 0x44
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	461a      	mov	r2, r3
 8004f9c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004f9e:	61bb      	str	r3, [r7, #24]
 8004fa0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa2:	6979      	ldr	r1, [r7, #20]
 8004fa4:	69ba      	ldr	r2, [r7, #24]
 8004fa6:	e841 2300 	strex	r3, r2, [r1]
 8004faa:	613b      	str	r3, [r7, #16]
   return(result);
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d1e6      	bne.n	8004f80 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2220      	movs	r2, #32
 8004fb6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	2200      	movs	r2, #0
 8004fc4:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004fc6:	bf00      	nop
 8004fc8:	3754      	adds	r7, #84	@ 0x54
 8004fca:	46bd      	mov	sp, r7
 8004fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fd0:	4770      	bx	lr
	...

08004fd4 <__NVIC_SetPriority>:
{
 8004fd4:	b480      	push	{r7}
 8004fd6:	b083      	sub	sp, #12
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	4603      	mov	r3, r0
 8004fdc:	6039      	str	r1, [r7, #0]
 8004fde:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fe0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	db0a      	blt.n	8004ffe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004fe8:	683b      	ldr	r3, [r7, #0]
 8004fea:	b2da      	uxtb	r2, r3
 8004fec:	490c      	ldr	r1, [pc, #48]	@ (8005020 <__NVIC_SetPriority+0x4c>)
 8004fee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ff2:	0112      	lsls	r2, r2, #4
 8004ff4:	b2d2      	uxtb	r2, r2
 8004ff6:	440b      	add	r3, r1
 8004ff8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004ffc:	e00a      	b.n	8005014 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	b2da      	uxtb	r2, r3
 8005002:	4908      	ldr	r1, [pc, #32]	@ (8005024 <__NVIC_SetPriority+0x50>)
 8005004:	79fb      	ldrb	r3, [r7, #7]
 8005006:	f003 030f 	and.w	r3, r3, #15
 800500a:	3b04      	subs	r3, #4
 800500c:	0112      	lsls	r2, r2, #4
 800500e:	b2d2      	uxtb	r2, r2
 8005010:	440b      	add	r3, r1
 8005012:	761a      	strb	r2, [r3, #24]
}
 8005014:	bf00      	nop
 8005016:	370c      	adds	r7, #12
 8005018:	46bd      	mov	sp, r7
 800501a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501e:	4770      	bx	lr
 8005020:	e000e100 	.word	0xe000e100
 8005024:	e000ed00 	.word	0xe000ed00

08005028 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8005028:	b580      	push	{r7, lr}
 800502a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800502c:	4b05      	ldr	r3, [pc, #20]	@ (8005044 <SysTick_Handler+0x1c>)
 800502e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8005030:	f001 fedc 	bl	8006dec <xTaskGetSchedulerState>
 8005034:	4603      	mov	r3, r0
 8005036:	2b01      	cmp	r3, #1
 8005038:	d001      	beq.n	800503e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800503a:	f002 fdd5 	bl	8007be8 <xPortSysTickHandler>
  }
}
 800503e:	bf00      	nop
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	e000e010 	.word	0xe000e010

08005048 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800504c:	2100      	movs	r1, #0
 800504e:	f06f 0004 	mvn.w	r0, #4
 8005052:	f7ff ffbf 	bl	8004fd4 <__NVIC_SetPriority>
#endif
}
 8005056:	bf00      	nop
 8005058:	bd80      	pop	{r7, pc}
	...

0800505c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800505c:	b480      	push	{r7}
 800505e:	b083      	sub	sp, #12
 8005060:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005062:	f3ef 8305 	mrs	r3, IPSR
 8005066:	603b      	str	r3, [r7, #0]
  return(result);
 8005068:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800506a:	2b00      	cmp	r3, #0
 800506c:	d003      	beq.n	8005076 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800506e:	f06f 0305 	mvn.w	r3, #5
 8005072:	607b      	str	r3, [r7, #4]
 8005074:	e00c      	b.n	8005090 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8005076:	4b0a      	ldr	r3, [pc, #40]	@ (80050a0 <osKernelInitialize+0x44>)
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d105      	bne.n	800508a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800507e:	4b08      	ldr	r3, [pc, #32]	@ (80050a0 <osKernelInitialize+0x44>)
 8005080:	2201      	movs	r2, #1
 8005082:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8005084:	2300      	movs	r3, #0
 8005086:	607b      	str	r3, [r7, #4]
 8005088:	e002      	b.n	8005090 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800508a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800508e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005090:	687b      	ldr	r3, [r7, #4]
}
 8005092:	4618      	mov	r0, r3
 8005094:	370c      	adds	r7, #12
 8005096:	46bd      	mov	sp, r7
 8005098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800509c:	4770      	bx	lr
 800509e:	bf00      	nop
 80050a0:	20000674 	.word	0x20000674

080050a4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80050a4:	b580      	push	{r7, lr}
 80050a6:	b082      	sub	sp, #8
 80050a8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80050aa:	f3ef 8305 	mrs	r3, IPSR
 80050ae:	603b      	str	r3, [r7, #0]
  return(result);
 80050b0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d003      	beq.n	80050be <osKernelStart+0x1a>
    stat = osErrorISR;
 80050b6:	f06f 0305 	mvn.w	r3, #5
 80050ba:	607b      	str	r3, [r7, #4]
 80050bc:	e010      	b.n	80050e0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80050be:	4b0b      	ldr	r3, [pc, #44]	@ (80050ec <osKernelStart+0x48>)
 80050c0:	681b      	ldr	r3, [r3, #0]
 80050c2:	2b01      	cmp	r3, #1
 80050c4:	d109      	bne.n	80050da <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80050c6:	f7ff ffbf 	bl	8005048 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80050ca:	4b08      	ldr	r3, [pc, #32]	@ (80050ec <osKernelStart+0x48>)
 80050cc:	2202      	movs	r2, #2
 80050ce:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80050d0:	f001 fa28 	bl	8006524 <vTaskStartScheduler>
      stat = osOK;
 80050d4:	2300      	movs	r3, #0
 80050d6:	607b      	str	r3, [r7, #4]
 80050d8:	e002      	b.n	80050e0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80050da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80050de:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80050e0:	687b      	ldr	r3, [r7, #4]
}
 80050e2:	4618      	mov	r0, r3
 80050e4:	3708      	adds	r7, #8
 80050e6:	46bd      	mov	sp, r7
 80050e8:	bd80      	pop	{r7, pc}
 80050ea:	bf00      	nop
 80050ec:	20000674 	.word	0x20000674

080050f0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b08e      	sub	sp, #56	@ 0x38
 80050f4:	af04      	add	r7, sp, #16
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80050fc:	2300      	movs	r3, #0
 80050fe:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005100:	f3ef 8305 	mrs	r3, IPSR
 8005104:	617b      	str	r3, [r7, #20]
  return(result);
 8005106:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005108:	2b00      	cmp	r3, #0
 800510a:	d17e      	bne.n	800520a <osThreadNew+0x11a>
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d07b      	beq.n	800520a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005112:	2380      	movs	r3, #128	@ 0x80
 8005114:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005116:	2318      	movs	r3, #24
 8005118:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800511a:	2300      	movs	r3, #0
 800511c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800511e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005122:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2b00      	cmp	r3, #0
 8005128:	d045      	beq.n	80051b6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d002      	beq.n	8005138 <osThreadNew+0x48>
        name = attr->name;
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	699b      	ldr	r3, [r3, #24]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d002      	beq.n	8005146 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	699b      	ldr	r3, [r3, #24]
 8005144:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8005146:	69fb      	ldr	r3, [r7, #28]
 8005148:	2b00      	cmp	r3, #0
 800514a:	d008      	beq.n	800515e <osThreadNew+0x6e>
 800514c:	69fb      	ldr	r3, [r7, #28]
 800514e:	2b38      	cmp	r3, #56	@ 0x38
 8005150:	d805      	bhi.n	800515e <osThreadNew+0x6e>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	685b      	ldr	r3, [r3, #4]
 8005156:	f003 0301 	and.w	r3, r3, #1
 800515a:	2b00      	cmp	r3, #0
 800515c:	d001      	beq.n	8005162 <osThreadNew+0x72>
        return (NULL);
 800515e:	2300      	movs	r3, #0
 8005160:	e054      	b.n	800520c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	695b      	ldr	r3, [r3, #20]
 8005166:	2b00      	cmp	r3, #0
 8005168:	d003      	beq.n	8005172 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	695b      	ldr	r3, [r3, #20]
 800516e:	089b      	lsrs	r3, r3, #2
 8005170:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	689b      	ldr	r3, [r3, #8]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d00e      	beq.n	8005198 <osThreadNew+0xa8>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	2ba7      	cmp	r3, #167	@ 0xa7
 8005180:	d90a      	bls.n	8005198 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8005186:	2b00      	cmp	r3, #0
 8005188:	d006      	beq.n	8005198 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	695b      	ldr	r3, [r3, #20]
 800518e:	2b00      	cmp	r3, #0
 8005190:	d002      	beq.n	8005198 <osThreadNew+0xa8>
        mem = 1;
 8005192:	2301      	movs	r3, #1
 8005194:	61bb      	str	r3, [r7, #24]
 8005196:	e010      	b.n	80051ba <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	689b      	ldr	r3, [r3, #8]
 800519c:	2b00      	cmp	r3, #0
 800519e:	d10c      	bne.n	80051ba <osThreadNew+0xca>
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d108      	bne.n	80051ba <osThreadNew+0xca>
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d104      	bne.n	80051ba <osThreadNew+0xca>
          mem = 0;
 80051b0:	2300      	movs	r3, #0
 80051b2:	61bb      	str	r3, [r7, #24]
 80051b4:	e001      	b.n	80051ba <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80051b6:	2300      	movs	r3, #0
 80051b8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80051ba:	69bb      	ldr	r3, [r7, #24]
 80051bc:	2b01      	cmp	r3, #1
 80051be:	d110      	bne.n	80051e2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80051c8:	9202      	str	r2, [sp, #8]
 80051ca:	9301      	str	r3, [sp, #4]
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	6a3a      	ldr	r2, [r7, #32]
 80051d4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f000 ffb0 	bl	800613c <xTaskCreateStatic>
 80051dc:	4603      	mov	r3, r0
 80051de:	613b      	str	r3, [r7, #16]
 80051e0:	e013      	b.n	800520a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80051e2:	69bb      	ldr	r3, [r7, #24]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d110      	bne.n	800520a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80051e8:	6a3b      	ldr	r3, [r7, #32]
 80051ea:	b29a      	uxth	r2, r3
 80051ec:	f107 0310 	add.w	r3, r7, #16
 80051f0:	9301      	str	r3, [sp, #4]
 80051f2:	69fb      	ldr	r3, [r7, #28]
 80051f4:	9300      	str	r3, [sp, #0]
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051fa:	68f8      	ldr	r0, [r7, #12]
 80051fc:	f000 fffe 	bl	80061fc <xTaskCreate>
 8005200:	4603      	mov	r3, r0
 8005202:	2b01      	cmp	r3, #1
 8005204:	d001      	beq.n	800520a <osThreadNew+0x11a>
            hTask = NULL;
 8005206:	2300      	movs	r3, #0
 8005208:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800520a:	693b      	ldr	r3, [r7, #16]
}
 800520c:	4618      	mov	r0, r3
 800520e:	3728      	adds	r7, #40	@ 0x28
 8005210:	46bd      	mov	sp, r7
 8005212:	bd80      	pop	{r7, pc}

08005214 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005214:	b580      	push	{r7, lr}
 8005216:	b084      	sub	sp, #16
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800521c:	f3ef 8305 	mrs	r3, IPSR
 8005220:	60bb      	str	r3, [r7, #8]
  return(result);
 8005222:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005224:	2b00      	cmp	r3, #0
 8005226:	d003      	beq.n	8005230 <osDelay+0x1c>
    stat = osErrorISR;
 8005228:	f06f 0305 	mvn.w	r3, #5
 800522c:	60fb      	str	r3, [r7, #12]
 800522e:	e007      	b.n	8005240 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8005230:	2300      	movs	r3, #0
 8005232:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	2b00      	cmp	r3, #0
 8005238:	d002      	beq.n	8005240 <osDelay+0x2c>
      vTaskDelay(ticks);
 800523a:	6878      	ldr	r0, [r7, #4]
 800523c:	f001 f93c 	bl	80064b8 <vTaskDelay>
    }
  }

  return (stat);
 8005240:	68fb      	ldr	r3, [r7, #12]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}
	...

0800524c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800524c:	b480      	push	{r7}
 800524e:	b085      	sub	sp, #20
 8005250:	af00      	add	r7, sp, #0
 8005252:	60f8      	str	r0, [r7, #12]
 8005254:	60b9      	str	r1, [r7, #8]
 8005256:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	4a07      	ldr	r2, [pc, #28]	@ (8005278 <vApplicationGetIdleTaskMemory+0x2c>)
 800525c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800525e:	68bb      	ldr	r3, [r7, #8]
 8005260:	4a06      	ldr	r2, [pc, #24]	@ (800527c <vApplicationGetIdleTaskMemory+0x30>)
 8005262:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2280      	movs	r2, #128	@ 0x80
 8005268:	601a      	str	r2, [r3, #0]
}
 800526a:	bf00      	nop
 800526c:	3714      	adds	r7, #20
 800526e:	46bd      	mov	sp, r7
 8005270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	20000678 	.word	0x20000678
 800527c:	20000720 	.word	0x20000720

08005280 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8005280:	b480      	push	{r7}
 8005282:	b085      	sub	sp, #20
 8005284:	af00      	add	r7, sp, #0
 8005286:	60f8      	str	r0, [r7, #12]
 8005288:	60b9      	str	r1, [r7, #8]
 800528a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	4a07      	ldr	r2, [pc, #28]	@ (80052ac <vApplicationGetTimerTaskMemory+0x2c>)
 8005290:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	4a06      	ldr	r2, [pc, #24]	@ (80052b0 <vApplicationGetTimerTaskMemory+0x30>)
 8005296:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800529e:	601a      	str	r2, [r3, #0]
}
 80052a0:	bf00      	nop
 80052a2:	3714      	adds	r7, #20
 80052a4:	46bd      	mov	sp, r7
 80052a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052aa:	4770      	bx	lr
 80052ac:	20000920 	.word	0x20000920
 80052b0:	200009c8 	.word	0x200009c8

080052b4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80052b4:	b480      	push	{r7}
 80052b6:	b083      	sub	sp, #12
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	f103 0208 	add.w	r2, r3, #8
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80052cc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f103 0208 	add.w	r2, r3, #8
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	f103 0208 	add.w	r2, r3, #8
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80052e8:	bf00      	nop
 80052ea:	370c      	adds	r7, #12
 80052ec:	46bd      	mov	sp, r7
 80052ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f2:	4770      	bx	lr

080052f4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80052f4:	b480      	push	{r7}
 80052f6:	b083      	sub	sp, #12
 80052f8:	af00      	add	r7, sp, #0
 80052fa:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2200      	movs	r2, #0
 8005300:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005302:	bf00      	nop
 8005304:	370c      	adds	r7, #12
 8005306:	46bd      	mov	sp, r7
 8005308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800530c:	4770      	bx	lr

0800530e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800530e:	b480      	push	{r7}
 8005310:	b085      	sub	sp, #20
 8005312:	af00      	add	r7, sp, #0
 8005314:	6078      	str	r0, [r7, #4]
 8005316:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800531e:	683b      	ldr	r3, [r7, #0]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	689a      	ldr	r2, [r3, #8]
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	689b      	ldr	r3, [r3, #8]
 8005330:	683a      	ldr	r2, [r7, #0]
 8005332:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	683a      	ldr	r2, [r7, #0]
 8005338:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	687a      	ldr	r2, [r7, #4]
 800533e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	1c5a      	adds	r2, r3, #1
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	601a      	str	r2, [r3, #0]
}
 800534a:	bf00      	nop
 800534c:	3714      	adds	r7, #20
 800534e:	46bd      	mov	sp, r7
 8005350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005354:	4770      	bx	lr

08005356 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005356:	b480      	push	{r7}
 8005358:	b085      	sub	sp, #20
 800535a:	af00      	add	r7, sp, #0
 800535c:	6078      	str	r0, [r7, #4]
 800535e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005360:	683b      	ldr	r3, [r7, #0]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800536c:	d103      	bne.n	8005376 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	691b      	ldr	r3, [r3, #16]
 8005372:	60fb      	str	r3, [r7, #12]
 8005374:	e00c      	b.n	8005390 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	3308      	adds	r3, #8
 800537a:	60fb      	str	r3, [r7, #12]
 800537c:	e002      	b.n	8005384 <vListInsert+0x2e>
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	685b      	ldr	r3, [r3, #4]
 8005382:	60fb      	str	r3, [r7, #12]
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	685b      	ldr	r3, [r3, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68ba      	ldr	r2, [r7, #8]
 800538c:	429a      	cmp	r2, r3
 800538e:	d2f6      	bcs.n	800537e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	685a      	ldr	r2, [r3, #4]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	685b      	ldr	r3, [r3, #4]
 800539c:	683a      	ldr	r2, [r7, #0]
 800539e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	68fa      	ldr	r2, [r7, #12]
 80053a4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	683a      	ldr	r2, [r7, #0]
 80053aa:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	687a      	ldr	r2, [r7, #4]
 80053b0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	1c5a      	adds	r2, r3, #1
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	601a      	str	r2, [r3, #0]
}
 80053bc:	bf00      	nop
 80053be:	3714      	adds	r7, #20
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr

080053c8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	691b      	ldr	r3, [r3, #16]
 80053d4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	685b      	ldr	r3, [r3, #4]
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	6892      	ldr	r2, [r2, #8]
 80053de:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	689b      	ldr	r3, [r3, #8]
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	6852      	ldr	r2, [r2, #4]
 80053e8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	687a      	ldr	r2, [r7, #4]
 80053f0:	429a      	cmp	r2, r3
 80053f2:	d103      	bne.n	80053fc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689a      	ldr	r2, [r3, #8]
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2200      	movs	r2, #0
 8005400:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	1e5a      	subs	r2, r3, #1
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
}
 8005410:	4618      	mov	r0, r3
 8005412:	3714      	adds	r7, #20
 8005414:	46bd      	mov	sp, r7
 8005416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800541a:	4770      	bx	lr

0800541c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800541c:	b580      	push	{r7, lr}
 800541e:	b084      	sub	sp, #16
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]
 8005424:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2b00      	cmp	r3, #0
 800542e:	d10b      	bne.n	8005448 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005430:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005434:	f383 8811 	msr	BASEPRI, r3
 8005438:	f3bf 8f6f 	isb	sy
 800543c:	f3bf 8f4f 	dsb	sy
 8005440:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005442:	bf00      	nop
 8005444:	bf00      	nop
 8005446:	e7fd      	b.n	8005444 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005448:	f002 fb3e 	bl	8007ac8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	681a      	ldr	r2, [r3, #0]
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005454:	68f9      	ldr	r1, [r7, #12]
 8005456:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005458:	fb01 f303 	mul.w	r3, r1, r3
 800545c:	441a      	add	r2, r3
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2200      	movs	r2, #0
 8005466:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005468:	68fb      	ldr	r3, [r7, #12]
 800546a:	681a      	ldr	r2, [r3, #0]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	681a      	ldr	r2, [r3, #0]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005478:	3b01      	subs	r3, #1
 800547a:	68f9      	ldr	r1, [r7, #12]
 800547c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800547e:	fb01 f303 	mul.w	r3, r1, r3
 8005482:	441a      	add	r2, r3
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	22ff      	movs	r2, #255	@ 0xff
 800548c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	22ff      	movs	r2, #255	@ 0xff
 8005494:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d114      	bne.n	80054c8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800549e:	68fb      	ldr	r3, [r7, #12]
 80054a0:	691b      	ldr	r3, [r3, #16]
 80054a2:	2b00      	cmp	r3, #0
 80054a4:	d01a      	beq.n	80054dc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	3310      	adds	r3, #16
 80054aa:	4618      	mov	r0, r3
 80054ac:	f001 fad8 	bl	8006a60 <xTaskRemoveFromEventList>
 80054b0:	4603      	mov	r3, r0
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d012      	beq.n	80054dc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80054b6:	4b0d      	ldr	r3, [pc, #52]	@ (80054ec <xQueueGenericReset+0xd0>)
 80054b8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054bc:	601a      	str	r2, [r3, #0]
 80054be:	f3bf 8f4f 	dsb	sy
 80054c2:	f3bf 8f6f 	isb	sy
 80054c6:	e009      	b.n	80054dc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	3310      	adds	r3, #16
 80054cc:	4618      	mov	r0, r3
 80054ce:	f7ff fef1 	bl	80052b4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	3324      	adds	r3, #36	@ 0x24
 80054d6:	4618      	mov	r0, r3
 80054d8:	f7ff feec 	bl	80052b4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80054dc:	f002 fb26 	bl	8007b2c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80054e0:	2301      	movs	r3, #1
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}
 80054ea:	bf00      	nop
 80054ec:	e000ed04 	.word	0xe000ed04

080054f0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b08e      	sub	sp, #56	@ 0x38
 80054f4:	af02      	add	r7, sp, #8
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	607a      	str	r2, [r7, #4]
 80054fc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	2b00      	cmp	r3, #0
 8005502:	d10b      	bne.n	800551c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8005504:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005508:	f383 8811 	msr	BASEPRI, r3
 800550c:	f3bf 8f6f 	isb	sy
 8005510:	f3bf 8f4f 	dsb	sy
 8005514:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005516:	bf00      	nop
 8005518:	bf00      	nop
 800551a:	e7fd      	b.n	8005518 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800551c:	683b      	ldr	r3, [r7, #0]
 800551e:	2b00      	cmp	r3, #0
 8005520:	d10b      	bne.n	800553a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8005522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005526:	f383 8811 	msr	BASEPRI, r3
 800552a:	f3bf 8f6f 	isb	sy
 800552e:	f3bf 8f4f 	dsb	sy
 8005532:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005534:	bf00      	nop
 8005536:	bf00      	nop
 8005538:	e7fd      	b.n	8005536 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2b00      	cmp	r3, #0
 800553e:	d002      	beq.n	8005546 <xQueueGenericCreateStatic+0x56>
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	2b00      	cmp	r3, #0
 8005544:	d001      	beq.n	800554a <xQueueGenericCreateStatic+0x5a>
 8005546:	2301      	movs	r3, #1
 8005548:	e000      	b.n	800554c <xQueueGenericCreateStatic+0x5c>
 800554a:	2300      	movs	r3, #0
 800554c:	2b00      	cmp	r3, #0
 800554e:	d10b      	bne.n	8005568 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8005550:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005554:	f383 8811 	msr	BASEPRI, r3
 8005558:	f3bf 8f6f 	isb	sy
 800555c:	f3bf 8f4f 	dsb	sy
 8005560:	623b      	str	r3, [r7, #32]
}
 8005562:	bf00      	nop
 8005564:	bf00      	nop
 8005566:	e7fd      	b.n	8005564 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d102      	bne.n	8005574 <xQueueGenericCreateStatic+0x84>
 800556e:	68bb      	ldr	r3, [r7, #8]
 8005570:	2b00      	cmp	r3, #0
 8005572:	d101      	bne.n	8005578 <xQueueGenericCreateStatic+0x88>
 8005574:	2301      	movs	r3, #1
 8005576:	e000      	b.n	800557a <xQueueGenericCreateStatic+0x8a>
 8005578:	2300      	movs	r3, #0
 800557a:	2b00      	cmp	r3, #0
 800557c:	d10b      	bne.n	8005596 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800557e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005582:	f383 8811 	msr	BASEPRI, r3
 8005586:	f3bf 8f6f 	isb	sy
 800558a:	f3bf 8f4f 	dsb	sy
 800558e:	61fb      	str	r3, [r7, #28]
}
 8005590:	bf00      	nop
 8005592:	bf00      	nop
 8005594:	e7fd      	b.n	8005592 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005596:	2350      	movs	r3, #80	@ 0x50
 8005598:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	2b50      	cmp	r3, #80	@ 0x50
 800559e:	d00b      	beq.n	80055b8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	61bb      	str	r3, [r7, #24]
}
 80055b2:	bf00      	nop
 80055b4:	bf00      	nop
 80055b6:	e7fd      	b.n	80055b4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80055b8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80055be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d00d      	beq.n	80055e0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80055c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80055cc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80055d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d2:	9300      	str	r3, [sp, #0]
 80055d4:	4613      	mov	r3, r2
 80055d6:	687a      	ldr	r2, [r7, #4]
 80055d8:	68b9      	ldr	r1, [r7, #8]
 80055da:	68f8      	ldr	r0, [r7, #12]
 80055dc:	f000 f840 	bl	8005660 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80055e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80055e2:	4618      	mov	r0, r3
 80055e4:	3730      	adds	r7, #48	@ 0x30
 80055e6:	46bd      	mov	sp, r7
 80055e8:	bd80      	pop	{r7, pc}

080055ea <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80055ea:	b580      	push	{r7, lr}
 80055ec:	b08a      	sub	sp, #40	@ 0x28
 80055ee:	af02      	add	r7, sp, #8
 80055f0:	60f8      	str	r0, [r7, #12]
 80055f2:	60b9      	str	r1, [r7, #8]
 80055f4:	4613      	mov	r3, r2
 80055f6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d10b      	bne.n	8005616 <xQueueGenericCreate+0x2c>
	__asm volatile
 80055fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005602:	f383 8811 	msr	BASEPRI, r3
 8005606:	f3bf 8f6f 	isb	sy
 800560a:	f3bf 8f4f 	dsb	sy
 800560e:	613b      	str	r3, [r7, #16]
}
 8005610:	bf00      	nop
 8005612:	bf00      	nop
 8005614:	e7fd      	b.n	8005612 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	fb02 f303 	mul.w	r3, r2, r3
 800561e:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8005620:	69fb      	ldr	r3, [r7, #28]
 8005622:	3350      	adds	r3, #80	@ 0x50
 8005624:	4618      	mov	r0, r3
 8005626:	f002 fb71 	bl	8007d0c <pvPortMalloc>
 800562a:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800562c:	69bb      	ldr	r3, [r7, #24]
 800562e:	2b00      	cmp	r3, #0
 8005630:	d011      	beq.n	8005656 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005632:	69bb      	ldr	r3, [r7, #24]
 8005634:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	3350      	adds	r3, #80	@ 0x50
 800563a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800563c:	69bb      	ldr	r3, [r7, #24]
 800563e:	2200      	movs	r2, #0
 8005640:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005644:	79fa      	ldrb	r2, [r7, #7]
 8005646:	69bb      	ldr	r3, [r7, #24]
 8005648:	9300      	str	r3, [sp, #0]
 800564a:	4613      	mov	r3, r2
 800564c:	697a      	ldr	r2, [r7, #20]
 800564e:	68b9      	ldr	r1, [r7, #8]
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f000 f805 	bl	8005660 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005656:	69bb      	ldr	r3, [r7, #24]
	}
 8005658:	4618      	mov	r0, r3
 800565a:	3720      	adds	r7, #32
 800565c:	46bd      	mov	sp, r7
 800565e:	bd80      	pop	{r7, pc}

08005660 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8005660:	b580      	push	{r7, lr}
 8005662:	b084      	sub	sp, #16
 8005664:	af00      	add	r7, sp, #0
 8005666:	60f8      	str	r0, [r7, #12]
 8005668:	60b9      	str	r1, [r7, #8]
 800566a:	607a      	str	r2, [r7, #4]
 800566c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	2b00      	cmp	r3, #0
 8005672:	d103      	bne.n	800567c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005674:	69bb      	ldr	r3, [r7, #24]
 8005676:	69ba      	ldr	r2, [r7, #24]
 8005678:	601a      	str	r2, [r3, #0]
 800567a:	e002      	b.n	8005682 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800567c:	69bb      	ldr	r3, [r7, #24]
 800567e:	687a      	ldr	r2, [r7, #4]
 8005680:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	68fa      	ldr	r2, [r7, #12]
 8005686:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005688:	69bb      	ldr	r3, [r7, #24]
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800568e:	2101      	movs	r1, #1
 8005690:	69b8      	ldr	r0, [r7, #24]
 8005692:	f7ff fec3 	bl	800541c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005696:	69bb      	ldr	r3, [r7, #24]
 8005698:	78fa      	ldrb	r2, [r7, #3]
 800569a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800569e:	bf00      	nop
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b082      	sub	sp, #8
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d00e      	beq.n	80056d2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	2200      	movs	r2, #0
 80056b8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	2200      	movs	r2, #0
 80056be:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	2200      	movs	r2, #0
 80056c4:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 80056c6:	2300      	movs	r3, #0
 80056c8:	2200      	movs	r2, #0
 80056ca:	2100      	movs	r1, #0
 80056cc:	6878      	ldr	r0, [r7, #4]
 80056ce:	f000 f81d 	bl	800570c <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80056d2:	bf00      	nop
 80056d4:	3708      	adds	r7, #8
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}

080056da <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80056da:	b580      	push	{r7, lr}
 80056dc:	b086      	sub	sp, #24
 80056de:	af00      	add	r7, sp, #0
 80056e0:	4603      	mov	r3, r0
 80056e2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80056e4:	2301      	movs	r3, #1
 80056e6:	617b      	str	r3, [r7, #20]
 80056e8:	2300      	movs	r3, #0
 80056ea:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80056ec:	79fb      	ldrb	r3, [r7, #7]
 80056ee:	461a      	mov	r2, r3
 80056f0:	6939      	ldr	r1, [r7, #16]
 80056f2:	6978      	ldr	r0, [r7, #20]
 80056f4:	f7ff ff79 	bl	80055ea <xQueueGenericCreate>
 80056f8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80056fa:	68f8      	ldr	r0, [r7, #12]
 80056fc:	f7ff ffd3 	bl	80056a6 <prvInitialiseMutex>

		return xNewQueue;
 8005700:	68fb      	ldr	r3, [r7, #12]
	}
 8005702:	4618      	mov	r0, r3
 8005704:	3718      	adds	r7, #24
 8005706:	46bd      	mov	sp, r7
 8005708:	bd80      	pop	{r7, pc}
	...

0800570c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800570c:	b580      	push	{r7, lr}
 800570e:	b08e      	sub	sp, #56	@ 0x38
 8005710:	af00      	add	r7, sp, #0
 8005712:	60f8      	str	r0, [r7, #12]
 8005714:	60b9      	str	r1, [r7, #8]
 8005716:	607a      	str	r2, [r7, #4]
 8005718:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800571a:	2300      	movs	r3, #0
 800571c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005724:	2b00      	cmp	r3, #0
 8005726:	d10b      	bne.n	8005740 <xQueueGenericSend+0x34>
	__asm volatile
 8005728:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800572c:	f383 8811 	msr	BASEPRI, r3
 8005730:	f3bf 8f6f 	isb	sy
 8005734:	f3bf 8f4f 	dsb	sy
 8005738:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800573a:	bf00      	nop
 800573c:	bf00      	nop
 800573e:	e7fd      	b.n	800573c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005740:	68bb      	ldr	r3, [r7, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	d103      	bne.n	800574e <xQueueGenericSend+0x42>
 8005746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800574a:	2b00      	cmp	r3, #0
 800574c:	d101      	bne.n	8005752 <xQueueGenericSend+0x46>
 800574e:	2301      	movs	r3, #1
 8005750:	e000      	b.n	8005754 <xQueueGenericSend+0x48>
 8005752:	2300      	movs	r3, #0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d10b      	bne.n	8005770 <xQueueGenericSend+0x64>
	__asm volatile
 8005758:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800575c:	f383 8811 	msr	BASEPRI, r3
 8005760:	f3bf 8f6f 	isb	sy
 8005764:	f3bf 8f4f 	dsb	sy
 8005768:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800576a:	bf00      	nop
 800576c:	bf00      	nop
 800576e:	e7fd      	b.n	800576c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	2b02      	cmp	r3, #2
 8005774:	d103      	bne.n	800577e <xQueueGenericSend+0x72>
 8005776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800577a:	2b01      	cmp	r3, #1
 800577c:	d101      	bne.n	8005782 <xQueueGenericSend+0x76>
 800577e:	2301      	movs	r3, #1
 8005780:	e000      	b.n	8005784 <xQueueGenericSend+0x78>
 8005782:	2300      	movs	r3, #0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d10b      	bne.n	80057a0 <xQueueGenericSend+0x94>
	__asm volatile
 8005788:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800578c:	f383 8811 	msr	BASEPRI, r3
 8005790:	f3bf 8f6f 	isb	sy
 8005794:	f3bf 8f4f 	dsb	sy
 8005798:	623b      	str	r3, [r7, #32]
}
 800579a:	bf00      	nop
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057a0:	f001 fb24 	bl	8006dec <xTaskGetSchedulerState>
 80057a4:	4603      	mov	r3, r0
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d102      	bne.n	80057b0 <xQueueGenericSend+0xa4>
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d101      	bne.n	80057b4 <xQueueGenericSend+0xa8>
 80057b0:	2301      	movs	r3, #1
 80057b2:	e000      	b.n	80057b6 <xQueueGenericSend+0xaa>
 80057b4:	2300      	movs	r3, #0
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d10b      	bne.n	80057d2 <xQueueGenericSend+0xc6>
	__asm volatile
 80057ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057be:	f383 8811 	msr	BASEPRI, r3
 80057c2:	f3bf 8f6f 	isb	sy
 80057c6:	f3bf 8f4f 	dsb	sy
 80057ca:	61fb      	str	r3, [r7, #28]
}
 80057cc:	bf00      	nop
 80057ce:	bf00      	nop
 80057d0:	e7fd      	b.n	80057ce <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057d2:	f002 f979 	bl	8007ac8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80057d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80057da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80057de:	429a      	cmp	r2, r3
 80057e0:	d302      	bcc.n	80057e8 <xQueueGenericSend+0xdc>
 80057e2:	683b      	ldr	r3, [r7, #0]
 80057e4:	2b02      	cmp	r3, #2
 80057e6:	d129      	bne.n	800583c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80057e8:	683a      	ldr	r2, [r7, #0]
 80057ea:	68b9      	ldr	r1, [r7, #8]
 80057ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80057ee:	f000 fb37 	bl	8005e60 <prvCopyDataToQueue>
 80057f2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80057f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d010      	beq.n	800581e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80057fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057fe:	3324      	adds	r3, #36	@ 0x24
 8005800:	4618      	mov	r0, r3
 8005802:	f001 f92d 	bl	8006a60 <xTaskRemoveFromEventList>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	d013      	beq.n	8005834 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800580c:	4b3f      	ldr	r3, [pc, #252]	@ (800590c <xQueueGenericSend+0x200>)
 800580e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	f3bf 8f4f 	dsb	sy
 8005818:	f3bf 8f6f 	isb	sy
 800581c:	e00a      	b.n	8005834 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800581e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005820:	2b00      	cmp	r3, #0
 8005822:	d007      	beq.n	8005834 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005824:	4b39      	ldr	r3, [pc, #228]	@ (800590c <xQueueGenericSend+0x200>)
 8005826:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800582a:	601a      	str	r2, [r3, #0]
 800582c:	f3bf 8f4f 	dsb	sy
 8005830:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005834:	f002 f97a 	bl	8007b2c <vPortExitCritical>
				return pdPASS;
 8005838:	2301      	movs	r3, #1
 800583a:	e063      	b.n	8005904 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d103      	bne.n	800584a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005842:	f002 f973 	bl	8007b2c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005846:	2300      	movs	r3, #0
 8005848:	e05c      	b.n	8005904 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800584a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800584c:	2b00      	cmp	r3, #0
 800584e:	d106      	bne.n	800585e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005850:	f107 0314 	add.w	r3, r7, #20
 8005854:	4618      	mov	r0, r3
 8005856:	f001 f967 	bl	8006b28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800585a:	2301      	movs	r3, #1
 800585c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800585e:	f002 f965 	bl	8007b2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005862:	f000 fecf 	bl	8006604 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005866:	f002 f92f 	bl	8007ac8 <vPortEnterCritical>
 800586a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800586c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005870:	b25b      	sxtb	r3, r3
 8005872:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005876:	d103      	bne.n	8005880 <xQueueGenericSend+0x174>
 8005878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800587a:	2200      	movs	r2, #0
 800587c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005882:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005886:	b25b      	sxtb	r3, r3
 8005888:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800588c:	d103      	bne.n	8005896 <xQueueGenericSend+0x18a>
 800588e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005890:	2200      	movs	r2, #0
 8005892:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005896:	f002 f949 	bl	8007b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800589a:	1d3a      	adds	r2, r7, #4
 800589c:	f107 0314 	add.w	r3, r7, #20
 80058a0:	4611      	mov	r1, r2
 80058a2:	4618      	mov	r0, r3
 80058a4:	f001 f956 	bl	8006b54 <xTaskCheckForTimeOut>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d124      	bne.n	80058f8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80058ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058b0:	f000 fbce 	bl	8006050 <prvIsQueueFull>
 80058b4:	4603      	mov	r3, r0
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d018      	beq.n	80058ec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80058ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058bc:	3310      	adds	r3, #16
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	4611      	mov	r1, r2
 80058c2:	4618      	mov	r0, r3
 80058c4:	f001 f87a 	bl	80069bc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80058c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058ca:	f000 fb59 	bl	8005f80 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80058ce:	f000 fea7 	bl	8006620 <xTaskResumeAll>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f47f af7c 	bne.w	80057d2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80058da:	4b0c      	ldr	r3, [pc, #48]	@ (800590c <xQueueGenericSend+0x200>)
 80058dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058e0:	601a      	str	r2, [r3, #0]
 80058e2:	f3bf 8f4f 	dsb	sy
 80058e6:	f3bf 8f6f 	isb	sy
 80058ea:	e772      	b.n	80057d2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80058ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058ee:	f000 fb47 	bl	8005f80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80058f2:	f000 fe95 	bl	8006620 <xTaskResumeAll>
 80058f6:	e76c      	b.n	80057d2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80058f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80058fa:	f000 fb41 	bl	8005f80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058fe:	f000 fe8f 	bl	8006620 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005902:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005904:	4618      	mov	r0, r3
 8005906:	3738      	adds	r7, #56	@ 0x38
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	e000ed04 	.word	0xe000ed04

08005910 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b090      	sub	sp, #64	@ 0x40
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
 800591c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005924:	2b00      	cmp	r3, #0
 8005926:	d10b      	bne.n	8005940 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800592c:	f383 8811 	msr	BASEPRI, r3
 8005930:	f3bf 8f6f 	isb	sy
 8005934:	f3bf 8f4f 	dsb	sy
 8005938:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800593a:	bf00      	nop
 800593c:	bf00      	nop
 800593e:	e7fd      	b.n	800593c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005940:	68bb      	ldr	r3, [r7, #8]
 8005942:	2b00      	cmp	r3, #0
 8005944:	d103      	bne.n	800594e <xQueueGenericSendFromISR+0x3e>
 8005946:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800594a:	2b00      	cmp	r3, #0
 800594c:	d101      	bne.n	8005952 <xQueueGenericSendFromISR+0x42>
 800594e:	2301      	movs	r3, #1
 8005950:	e000      	b.n	8005954 <xQueueGenericSendFromISR+0x44>
 8005952:	2300      	movs	r3, #0
 8005954:	2b00      	cmp	r3, #0
 8005956:	d10b      	bne.n	8005970 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005958:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800595c:	f383 8811 	msr	BASEPRI, r3
 8005960:	f3bf 8f6f 	isb	sy
 8005964:	f3bf 8f4f 	dsb	sy
 8005968:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800596a:	bf00      	nop
 800596c:	bf00      	nop
 800596e:	e7fd      	b.n	800596c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005970:	683b      	ldr	r3, [r7, #0]
 8005972:	2b02      	cmp	r3, #2
 8005974:	d103      	bne.n	800597e <xQueueGenericSendFromISR+0x6e>
 8005976:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005978:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800597a:	2b01      	cmp	r3, #1
 800597c:	d101      	bne.n	8005982 <xQueueGenericSendFromISR+0x72>
 800597e:	2301      	movs	r3, #1
 8005980:	e000      	b.n	8005984 <xQueueGenericSendFromISR+0x74>
 8005982:	2300      	movs	r3, #0
 8005984:	2b00      	cmp	r3, #0
 8005986:	d10b      	bne.n	80059a0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800598c:	f383 8811 	msr	BASEPRI, r3
 8005990:	f3bf 8f6f 	isb	sy
 8005994:	f3bf 8f4f 	dsb	sy
 8005998:	623b      	str	r3, [r7, #32]
}
 800599a:	bf00      	nop
 800599c:	bf00      	nop
 800599e:	e7fd      	b.n	800599c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80059a0:	f002 f972 	bl	8007c88 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80059a4:	f3ef 8211 	mrs	r2, BASEPRI
 80059a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ac:	f383 8811 	msr	BASEPRI, r3
 80059b0:	f3bf 8f6f 	isb	sy
 80059b4:	f3bf 8f4f 	dsb	sy
 80059b8:	61fa      	str	r2, [r7, #28]
 80059ba:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80059bc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80059be:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d302      	bcc.n	80059d2 <xQueueGenericSendFromISR+0xc2>
 80059cc:	683b      	ldr	r3, [r7, #0]
 80059ce:	2b02      	cmp	r3, #2
 80059d0:	d12f      	bne.n	8005a32 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80059d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80059d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80059dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80059e2:	683a      	ldr	r2, [r7, #0]
 80059e4:	68b9      	ldr	r1, [r7, #8]
 80059e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80059e8:	f000 fa3a 	bl	8005e60 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80059ec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80059f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80059f4:	d112      	bne.n	8005a1c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80059f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80059f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d016      	beq.n	8005a2c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80059fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a00:	3324      	adds	r3, #36	@ 0x24
 8005a02:	4618      	mov	r0, r3
 8005a04:	f001 f82c 	bl	8006a60 <xTaskRemoveFromEventList>
 8005a08:	4603      	mov	r3, r0
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d00e      	beq.n	8005a2c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d00b      	beq.n	8005a2c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2201      	movs	r2, #1
 8005a18:	601a      	str	r2, [r3, #0]
 8005a1a:	e007      	b.n	8005a2c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005a1c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005a20:	3301      	adds	r3, #1
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	b25a      	sxtb	r2, r3
 8005a26:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a28:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005a2c:	2301      	movs	r3, #1
 8005a2e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005a30:	e001      	b.n	8005a36 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005a32:	2300      	movs	r3, #0
 8005a34:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005a36:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a38:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005a3a:	697b      	ldr	r3, [r7, #20]
 8005a3c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005a40:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005a42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	3740      	adds	r7, #64	@ 0x40
 8005a48:	46bd      	mov	sp, r7
 8005a4a:	bd80      	pop	{r7, pc}

08005a4c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b08c      	sub	sp, #48	@ 0x30
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	60f8      	str	r0, [r7, #12]
 8005a54:	60b9      	str	r1, [r7, #8]
 8005a56:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005a60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d10b      	bne.n	8005a7e <xQueueReceive+0x32>
	__asm volatile
 8005a66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a6a:	f383 8811 	msr	BASEPRI, r3
 8005a6e:	f3bf 8f6f 	isb	sy
 8005a72:	f3bf 8f4f 	dsb	sy
 8005a76:	623b      	str	r3, [r7, #32]
}
 8005a78:	bf00      	nop
 8005a7a:	bf00      	nop
 8005a7c:	e7fd      	b.n	8005a7a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005a7e:	68bb      	ldr	r3, [r7, #8]
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d103      	bne.n	8005a8c <xQueueReceive+0x40>
 8005a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d101      	bne.n	8005a90 <xQueueReceive+0x44>
 8005a8c:	2301      	movs	r3, #1
 8005a8e:	e000      	b.n	8005a92 <xQueueReceive+0x46>
 8005a90:	2300      	movs	r3, #0
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d10b      	bne.n	8005aae <xQueueReceive+0x62>
	__asm volatile
 8005a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a9a:	f383 8811 	msr	BASEPRI, r3
 8005a9e:	f3bf 8f6f 	isb	sy
 8005aa2:	f3bf 8f4f 	dsb	sy
 8005aa6:	61fb      	str	r3, [r7, #28]
}
 8005aa8:	bf00      	nop
 8005aaa:	bf00      	nop
 8005aac:	e7fd      	b.n	8005aaa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005aae:	f001 f99d 	bl	8006dec <xTaskGetSchedulerState>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d102      	bne.n	8005abe <xQueueReceive+0x72>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d101      	bne.n	8005ac2 <xQueueReceive+0x76>
 8005abe:	2301      	movs	r3, #1
 8005ac0:	e000      	b.n	8005ac4 <xQueueReceive+0x78>
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d10b      	bne.n	8005ae0 <xQueueReceive+0x94>
	__asm volatile
 8005ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005acc:	f383 8811 	msr	BASEPRI, r3
 8005ad0:	f3bf 8f6f 	isb	sy
 8005ad4:	f3bf 8f4f 	dsb	sy
 8005ad8:	61bb      	str	r3, [r7, #24]
}
 8005ada:	bf00      	nop
 8005adc:	bf00      	nop
 8005ade:	e7fd      	b.n	8005adc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005ae0:	f001 fff2 	bl	8007ac8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005aea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d01f      	beq.n	8005b30 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005af0:	68b9      	ldr	r1, [r7, #8]
 8005af2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005af4:	f000 fa1e 	bl	8005f34 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005afa:	1e5a      	subs	r2, r3, #1
 8005afc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005afe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b02:	691b      	ldr	r3, [r3, #16]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d00f      	beq.n	8005b28 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005b08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b0a:	3310      	adds	r3, #16
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	f000 ffa7 	bl	8006a60 <xTaskRemoveFromEventList>
 8005b12:	4603      	mov	r3, r0
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d007      	beq.n	8005b28 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005b18:	4b3c      	ldr	r3, [pc, #240]	@ (8005c0c <xQueueReceive+0x1c0>)
 8005b1a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b1e:	601a      	str	r2, [r3, #0]
 8005b20:	f3bf 8f4f 	dsb	sy
 8005b24:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005b28:	f002 f800 	bl	8007b2c <vPortExitCritical>
				return pdPASS;
 8005b2c:	2301      	movs	r3, #1
 8005b2e:	e069      	b.n	8005c04 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d103      	bne.n	8005b3e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005b36:	f001 fff9 	bl	8007b2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	e062      	b.n	8005c04 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005b3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d106      	bne.n	8005b52 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005b44:	f107 0310 	add.w	r3, r7, #16
 8005b48:	4618      	mov	r0, r3
 8005b4a:	f000 ffed 	bl	8006b28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005b52:	f001 ffeb 	bl	8007b2c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005b56:	f000 fd55 	bl	8006604 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005b5a:	f001 ffb5 	bl	8007ac8 <vPortEnterCritical>
 8005b5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b60:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b64:	b25b      	sxtb	r3, r3
 8005b66:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b6a:	d103      	bne.n	8005b74 <xQueueReceive+0x128>
 8005b6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b6e:	2200      	movs	r2, #0
 8005b70:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b76:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005b7a:	b25b      	sxtb	r3, r3
 8005b7c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b80:	d103      	bne.n	8005b8a <xQueueReceive+0x13e>
 8005b82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b84:	2200      	movs	r2, #0
 8005b86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005b8a:	f001 ffcf 	bl	8007b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005b8e:	1d3a      	adds	r2, r7, #4
 8005b90:	f107 0310 	add.w	r3, r7, #16
 8005b94:	4611      	mov	r1, r2
 8005b96:	4618      	mov	r0, r3
 8005b98:	f000 ffdc 	bl	8006b54 <xTaskCheckForTimeOut>
 8005b9c:	4603      	mov	r3, r0
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d123      	bne.n	8005bea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ba2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ba4:	f000 fa3e 	bl	8006024 <prvIsQueueEmpty>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d017      	beq.n	8005bde <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005bae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bb0:	3324      	adds	r3, #36	@ 0x24
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	4611      	mov	r1, r2
 8005bb6:	4618      	mov	r0, r3
 8005bb8:	f000 ff00 	bl	80069bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005bbc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bbe:	f000 f9df 	bl	8005f80 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005bc2:	f000 fd2d 	bl	8006620 <xTaskResumeAll>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d189      	bne.n	8005ae0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8005c0c <xQueueReceive+0x1c0>)
 8005bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bd2:	601a      	str	r2, [r3, #0]
 8005bd4:	f3bf 8f4f 	dsb	sy
 8005bd8:	f3bf 8f6f 	isb	sy
 8005bdc:	e780      	b.n	8005ae0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005bde:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005be0:	f000 f9ce 	bl	8005f80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005be4:	f000 fd1c 	bl	8006620 <xTaskResumeAll>
 8005be8:	e77a      	b.n	8005ae0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005bea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bec:	f000 f9c8 	bl	8005f80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005bf0:	f000 fd16 	bl	8006620 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005bf4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005bf6:	f000 fa15 	bl	8006024 <prvIsQueueEmpty>
 8005bfa:	4603      	mov	r3, r0
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	f43f af6f 	beq.w	8005ae0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005c02:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005c04:	4618      	mov	r0, r3
 8005c06:	3730      	adds	r7, #48	@ 0x30
 8005c08:	46bd      	mov	sp, r7
 8005c0a:	bd80      	pop	{r7, pc}
 8005c0c:	e000ed04 	.word	0xe000ed04

08005c10 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b08e      	sub	sp, #56	@ 0x38
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005c1a:	2300      	movs	r3, #0
 8005c1c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005c22:	2300      	movs	r3, #0
 8005c24:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005c26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d10b      	bne.n	8005c44 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005c2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c30:	f383 8811 	msr	BASEPRI, r3
 8005c34:	f3bf 8f6f 	isb	sy
 8005c38:	f3bf 8f4f 	dsb	sy
 8005c3c:	623b      	str	r3, [r7, #32]
}
 8005c3e:	bf00      	nop
 8005c40:	bf00      	nop
 8005c42:	e7fd      	b.n	8005c40 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d00b      	beq.n	8005c64 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c50:	f383 8811 	msr	BASEPRI, r3
 8005c54:	f3bf 8f6f 	isb	sy
 8005c58:	f3bf 8f4f 	dsb	sy
 8005c5c:	61fb      	str	r3, [r7, #28]
}
 8005c5e:	bf00      	nop
 8005c60:	bf00      	nop
 8005c62:	e7fd      	b.n	8005c60 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005c64:	f001 f8c2 	bl	8006dec <xTaskGetSchedulerState>
 8005c68:	4603      	mov	r3, r0
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d102      	bne.n	8005c74 <xQueueSemaphoreTake+0x64>
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d101      	bne.n	8005c78 <xQueueSemaphoreTake+0x68>
 8005c74:	2301      	movs	r3, #1
 8005c76:	e000      	b.n	8005c7a <xQueueSemaphoreTake+0x6a>
 8005c78:	2300      	movs	r3, #0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d10b      	bne.n	8005c96 <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c82:	f383 8811 	msr	BASEPRI, r3
 8005c86:	f3bf 8f6f 	isb	sy
 8005c8a:	f3bf 8f4f 	dsb	sy
 8005c8e:	61bb      	str	r3, [r7, #24]
}
 8005c90:	bf00      	nop
 8005c92:	bf00      	nop
 8005c94:	e7fd      	b.n	8005c92 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005c96:	f001 ff17 	bl	8007ac8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c9e:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005ca0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d024      	beq.n	8005cf0 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca8:	1e5a      	subs	r2, r3, #1
 8005caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cac:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d104      	bne.n	8005cc0 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005cb6:	f001 fa13 	bl	80070e0 <pvTaskIncrementMutexHeldCount>
 8005cba:	4602      	mov	r2, r0
 8005cbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cbe:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cc2:	691b      	ldr	r3, [r3, #16]
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00f      	beq.n	8005ce8 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005cc8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005cca:	3310      	adds	r3, #16
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f000 fec7 	bl	8006a60 <xTaskRemoveFromEventList>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	2b00      	cmp	r3, #0
 8005cd6:	d007      	beq.n	8005ce8 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005cd8:	4b54      	ldr	r3, [pc, #336]	@ (8005e2c <xQueueSemaphoreTake+0x21c>)
 8005cda:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005cde:	601a      	str	r2, [r3, #0]
 8005ce0:	f3bf 8f4f 	dsb	sy
 8005ce4:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005ce8:	f001 ff20 	bl	8007b2c <vPortExitCritical>
				return pdPASS;
 8005cec:	2301      	movs	r3, #1
 8005cee:	e098      	b.n	8005e22 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d112      	bne.n	8005d1c <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d00b      	beq.n	8005d14 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8005cfc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d00:	f383 8811 	msr	BASEPRI, r3
 8005d04:	f3bf 8f6f 	isb	sy
 8005d08:	f3bf 8f4f 	dsb	sy
 8005d0c:	617b      	str	r3, [r7, #20]
}
 8005d0e:	bf00      	nop
 8005d10:	bf00      	nop
 8005d12:	e7fd      	b.n	8005d10 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8005d14:	f001 ff0a 	bl	8007b2c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	e082      	b.n	8005e22 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005d1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d106      	bne.n	8005d30 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005d22:	f107 030c 	add.w	r3, r7, #12
 8005d26:	4618      	mov	r0, r3
 8005d28:	f000 fefe 	bl	8006b28 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005d2c:	2301      	movs	r3, #1
 8005d2e:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005d30:	f001 fefc 	bl	8007b2c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005d34:	f000 fc66 	bl	8006604 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005d38:	f001 fec6 	bl	8007ac8 <vPortEnterCritical>
 8005d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d3e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005d42:	b25b      	sxtb	r3, r3
 8005d44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d48:	d103      	bne.n	8005d52 <xQueueSemaphoreTake+0x142>
 8005d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005d52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d54:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d58:	b25b      	sxtb	r3, r3
 8005d5a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005d5e:	d103      	bne.n	8005d68 <xQueueSemaphoreTake+0x158>
 8005d60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005d68:	f001 fee0 	bl	8007b2c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005d6c:	463a      	mov	r2, r7
 8005d6e:	f107 030c 	add.w	r3, r7, #12
 8005d72:	4611      	mov	r1, r2
 8005d74:	4618      	mov	r0, r3
 8005d76:	f000 feed 	bl	8006b54 <xTaskCheckForTimeOut>
 8005d7a:	4603      	mov	r3, r0
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d132      	bne.n	8005de6 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005d80:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005d82:	f000 f94f 	bl	8006024 <prvIsQueueEmpty>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d026      	beq.n	8005dda <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005d8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d109      	bne.n	8005da8 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8005d94:	f001 fe98 	bl	8007ac8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005d98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d9a:	689b      	ldr	r3, [r3, #8]
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f001 f843 	bl	8006e28 <xTaskPriorityInherit>
 8005da2:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8005da4:	f001 fec2 	bl	8007b2c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005da8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005daa:	3324      	adds	r3, #36	@ 0x24
 8005dac:	683a      	ldr	r2, [r7, #0]
 8005dae:	4611      	mov	r1, r2
 8005db0:	4618      	mov	r0, r3
 8005db2:	f000 fe03 	bl	80069bc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005db6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005db8:	f000 f8e2 	bl	8005f80 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005dbc:	f000 fc30 	bl	8006620 <xTaskResumeAll>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	f47f af67 	bne.w	8005c96 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8005dc8:	4b18      	ldr	r3, [pc, #96]	@ (8005e2c <xQueueSemaphoreTake+0x21c>)
 8005dca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005dce:	601a      	str	r2, [r3, #0]
 8005dd0:	f3bf 8f4f 	dsb	sy
 8005dd4:	f3bf 8f6f 	isb	sy
 8005dd8:	e75d      	b.n	8005c96 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8005dda:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005ddc:	f000 f8d0 	bl	8005f80 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005de0:	f000 fc1e 	bl	8006620 <xTaskResumeAll>
 8005de4:	e757      	b.n	8005c96 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8005de6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005de8:	f000 f8ca 	bl	8005f80 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005dec:	f000 fc18 	bl	8006620 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005df0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005df2:	f000 f917 	bl	8006024 <prvIsQueueEmpty>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	f43f af4c 	beq.w	8005c96 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8005dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d00d      	beq.n	8005e20 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8005e04:	f001 fe60 	bl	8007ac8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8005e08:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8005e0a:	f000 f811 	bl	8005e30 <prvGetDisinheritPriorityAfterTimeout>
 8005e0e:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8005e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e12:	689b      	ldr	r3, [r3, #8]
 8005e14:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005e16:	4618      	mov	r0, r3
 8005e18:	f001 f8de 	bl	8006fd8 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8005e1c:	f001 fe86 	bl	8007b2c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005e20:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005e22:	4618      	mov	r0, r3
 8005e24:	3738      	adds	r7, #56	@ 0x38
 8005e26:	46bd      	mov	sp, r7
 8005e28:	bd80      	pop	{r7, pc}
 8005e2a:	bf00      	nop
 8005e2c:	e000ed04 	.word	0xe000ed04

08005e30 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8005e30:	b480      	push	{r7}
 8005e32:	b085      	sub	sp, #20
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d006      	beq.n	8005e4e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8005e4a:	60fb      	str	r3, [r7, #12]
 8005e4c:	e001      	b.n	8005e52 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8005e4e:	2300      	movs	r3, #0
 8005e50:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8005e52:	68fb      	ldr	r3, [r7, #12]
	}
 8005e54:	4618      	mov	r0, r3
 8005e56:	3714      	adds	r7, #20
 8005e58:	46bd      	mov	sp, r7
 8005e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e5e:	4770      	bx	lr

08005e60 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005e60:	b580      	push	{r7, lr}
 8005e62:	b086      	sub	sp, #24
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	60f8      	str	r0, [r7, #12]
 8005e68:	60b9      	str	r1, [r7, #8]
 8005e6a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e74:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d10d      	bne.n	8005e9a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	2b00      	cmp	r3, #0
 8005e84:	d14d      	bne.n	8005f22 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	689b      	ldr	r3, [r3, #8]
 8005e8a:	4618      	mov	r0, r3
 8005e8c:	f001 f834 	bl	8006ef8 <xTaskPriorityDisinherit>
 8005e90:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	2200      	movs	r2, #0
 8005e96:	609a      	str	r2, [r3, #8]
 8005e98:	e043      	b.n	8005f22 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d119      	bne.n	8005ed4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	6858      	ldr	r0, [r3, #4]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	68b9      	ldr	r1, [r7, #8]
 8005eac:	f002 f9a8 	bl	8008200 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	685a      	ldr	r2, [r3, #4]
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eb8:	441a      	add	r2, r3
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ebe:	68fb      	ldr	r3, [r7, #12]
 8005ec0:	685a      	ldr	r2, [r3, #4]
 8005ec2:	68fb      	ldr	r3, [r7, #12]
 8005ec4:	689b      	ldr	r3, [r3, #8]
 8005ec6:	429a      	cmp	r2, r3
 8005ec8:	d32b      	bcc.n	8005f22 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	605a      	str	r2, [r3, #4]
 8005ed2:	e026      	b.n	8005f22 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	68d8      	ldr	r0, [r3, #12]
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005edc:	461a      	mov	r2, r3
 8005ede:	68b9      	ldr	r1, [r7, #8]
 8005ee0:	f002 f98e 	bl	8008200 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	68da      	ldr	r2, [r3, #12]
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005eec:	425b      	negs	r3, r3
 8005eee:	441a      	add	r2, r3
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	68da      	ldr	r2, [r3, #12]
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	429a      	cmp	r2, r3
 8005efe:	d207      	bcs.n	8005f10 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	689a      	ldr	r2, [r3, #8]
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f08:	425b      	negs	r3, r3
 8005f0a:	441a      	add	r2, r3
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d105      	bne.n	8005f22 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d002      	beq.n	8005f22 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005f1c:	693b      	ldr	r3, [r7, #16]
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	1c5a      	adds	r2, r3, #1
 8005f26:	68fb      	ldr	r3, [r7, #12]
 8005f28:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8005f2a:	697b      	ldr	r3, [r7, #20]
}
 8005f2c:	4618      	mov	r0, r3
 8005f2e:	3718      	adds	r7, #24
 8005f30:	46bd      	mov	sp, r7
 8005f32:	bd80      	pop	{r7, pc}

08005f34 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005f34:	b580      	push	{r7, lr}
 8005f36:	b082      	sub	sp, #8
 8005f38:	af00      	add	r7, sp, #0
 8005f3a:	6078      	str	r0, [r7, #4]
 8005f3c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d018      	beq.n	8005f78 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	68da      	ldr	r2, [r3, #12]
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f4e:	441a      	add	r2, r3
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	68da      	ldr	r2, [r3, #12]
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	689b      	ldr	r3, [r3, #8]
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d303      	bcc.n	8005f68 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	68d9      	ldr	r1, [r3, #12]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f70:	461a      	mov	r2, r3
 8005f72:	6838      	ldr	r0, [r7, #0]
 8005f74:	f002 f944 	bl	8008200 <memcpy>
	}
}
 8005f78:	bf00      	nop
 8005f7a:	3708      	adds	r7, #8
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	bd80      	pop	{r7, pc}

08005f80 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005f80:	b580      	push	{r7, lr}
 8005f82:	b084      	sub	sp, #16
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005f88:	f001 fd9e 	bl	8007ac8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005f92:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005f94:	e011      	b.n	8005fba <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d012      	beq.n	8005fc4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	3324      	adds	r3, #36	@ 0x24
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f000 fd5c 	bl	8006a60 <xTaskRemoveFromEventList>
 8005fa8:	4603      	mov	r3, r0
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d001      	beq.n	8005fb2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005fae:	f000 fe35 	bl	8006c1c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005fb2:	7bfb      	ldrb	r3, [r7, #15]
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	b2db      	uxtb	r3, r3
 8005fb8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005fba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	dce9      	bgt.n	8005f96 <prvUnlockQueue+0x16>
 8005fc2:	e000      	b.n	8005fc6 <prvUnlockQueue+0x46>
					break;
 8005fc4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	22ff      	movs	r2, #255	@ 0xff
 8005fca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005fce:	f001 fdad 	bl	8007b2c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005fd2:	f001 fd79 	bl	8007ac8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fdc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005fde:	e011      	b.n	8006004 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	691b      	ldr	r3, [r3, #16]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d012      	beq.n	800600e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	3310      	adds	r3, #16
 8005fec:	4618      	mov	r0, r3
 8005fee:	f000 fd37 	bl	8006a60 <xTaskRemoveFromEventList>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d001      	beq.n	8005ffc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005ff8:	f000 fe10 	bl	8006c1c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005ffc:	7bbb      	ldrb	r3, [r7, #14]
 8005ffe:	3b01      	subs	r3, #1
 8006000:	b2db      	uxtb	r3, r3
 8006002:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006004:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006008:	2b00      	cmp	r3, #0
 800600a:	dce9      	bgt.n	8005fe0 <prvUnlockQueue+0x60>
 800600c:	e000      	b.n	8006010 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800600e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	22ff      	movs	r2, #255	@ 0xff
 8006014:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8006018:	f001 fd88 	bl	8007b2c <vPortExitCritical>
}
 800601c:	bf00      	nop
 800601e:	3710      	adds	r7, #16
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8006024:	b580      	push	{r7, lr}
 8006026:	b084      	sub	sp, #16
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800602c:	f001 fd4c 	bl	8007ac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006034:	2b00      	cmp	r3, #0
 8006036:	d102      	bne.n	800603e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8006038:	2301      	movs	r3, #1
 800603a:	60fb      	str	r3, [r7, #12]
 800603c:	e001      	b.n	8006042 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800603e:	2300      	movs	r3, #0
 8006040:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006042:	f001 fd73 	bl	8007b2c <vPortExitCritical>

	return xReturn;
 8006046:	68fb      	ldr	r3, [r7, #12]
}
 8006048:	4618      	mov	r0, r3
 800604a:	3710      	adds	r7, #16
 800604c:	46bd      	mov	sp, r7
 800604e:	bd80      	pop	{r7, pc}

08006050 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8006050:	b580      	push	{r7, lr}
 8006052:	b084      	sub	sp, #16
 8006054:	af00      	add	r7, sp, #0
 8006056:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8006058:	f001 fd36 	bl	8007ac8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006064:	429a      	cmp	r2, r3
 8006066:	d102      	bne.n	800606e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8006068:	2301      	movs	r3, #1
 800606a:	60fb      	str	r3, [r7, #12]
 800606c:	e001      	b.n	8006072 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800606e:	2300      	movs	r3, #0
 8006070:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006072:	f001 fd5b 	bl	8007b2c <vPortExitCritical>

	return xReturn;
 8006076:	68fb      	ldr	r3, [r7, #12]
}
 8006078:	4618      	mov	r0, r3
 800607a:	3710      	adds	r7, #16
 800607c:	46bd      	mov	sp, r7
 800607e:	bd80      	pop	{r7, pc}

08006080 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006080:	b480      	push	{r7}
 8006082:	b085      	sub	sp, #20
 8006084:	af00      	add	r7, sp, #0
 8006086:	6078      	str	r0, [r7, #4]
 8006088:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800608a:	2300      	movs	r3, #0
 800608c:	60fb      	str	r3, [r7, #12]
 800608e:	e014      	b.n	80060ba <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006090:	4a0f      	ldr	r2, [pc, #60]	@ (80060d0 <vQueueAddToRegistry+0x50>)
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006098:	2b00      	cmp	r3, #0
 800609a:	d10b      	bne.n	80060b4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800609c:	490c      	ldr	r1, [pc, #48]	@ (80060d0 <vQueueAddToRegistry+0x50>)
 800609e:	68fb      	ldr	r3, [r7, #12]
 80060a0:	683a      	ldr	r2, [r7, #0]
 80060a2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80060a6:	4a0a      	ldr	r2, [pc, #40]	@ (80060d0 <vQueueAddToRegistry+0x50>)
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	00db      	lsls	r3, r3, #3
 80060ac:	4413      	add	r3, r2
 80060ae:	687a      	ldr	r2, [r7, #4]
 80060b0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80060b2:	e006      	b.n	80060c2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	3301      	adds	r3, #1
 80060b8:	60fb      	str	r3, [r7, #12]
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2b07      	cmp	r3, #7
 80060be:	d9e7      	bls.n	8006090 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80060c0:	bf00      	nop
 80060c2:	bf00      	nop
 80060c4:	3714      	adds	r7, #20
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	20000dc8 	.word	0x20000dc8

080060d4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	b086      	sub	sp, #24
 80060d8:	af00      	add	r7, sp, #0
 80060da:	60f8      	str	r0, [r7, #12]
 80060dc:	60b9      	str	r1, [r7, #8]
 80060de:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80060e0:	68fb      	ldr	r3, [r7, #12]
 80060e2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80060e4:	f001 fcf0 	bl	8007ac8 <vPortEnterCritical>
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80060ee:	b25b      	sxtb	r3, r3
 80060f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80060f4:	d103      	bne.n	80060fe <vQueueWaitForMessageRestricted+0x2a>
 80060f6:	697b      	ldr	r3, [r7, #20]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80060fe:	697b      	ldr	r3, [r7, #20]
 8006100:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006104:	b25b      	sxtb	r3, r3
 8006106:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800610a:	d103      	bne.n	8006114 <vQueueWaitForMessageRestricted+0x40>
 800610c:	697b      	ldr	r3, [r7, #20]
 800610e:	2200      	movs	r2, #0
 8006110:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006114:	f001 fd0a 	bl	8007b2c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006118:	697b      	ldr	r3, [r7, #20]
 800611a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800611c:	2b00      	cmp	r3, #0
 800611e:	d106      	bne.n	800612e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006120:	697b      	ldr	r3, [r7, #20]
 8006122:	3324      	adds	r3, #36	@ 0x24
 8006124:	687a      	ldr	r2, [r7, #4]
 8006126:	68b9      	ldr	r1, [r7, #8]
 8006128:	4618      	mov	r0, r3
 800612a:	f000 fc6d 	bl	8006a08 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800612e:	6978      	ldr	r0, [r7, #20]
 8006130:	f7ff ff26 	bl	8005f80 <prvUnlockQueue>
	}
 8006134:	bf00      	nop
 8006136:	3718      	adds	r7, #24
 8006138:	46bd      	mov	sp, r7
 800613a:	bd80      	pop	{r7, pc}

0800613c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800613c:	b580      	push	{r7, lr}
 800613e:	b08e      	sub	sp, #56	@ 0x38
 8006140:	af04      	add	r7, sp, #16
 8006142:	60f8      	str	r0, [r7, #12]
 8006144:	60b9      	str	r1, [r7, #8]
 8006146:	607a      	str	r2, [r7, #4]
 8006148:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800614a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800614c:	2b00      	cmp	r3, #0
 800614e:	d10b      	bne.n	8006168 <xTaskCreateStatic+0x2c>
	__asm volatile
 8006150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006154:	f383 8811 	msr	BASEPRI, r3
 8006158:	f3bf 8f6f 	isb	sy
 800615c:	f3bf 8f4f 	dsb	sy
 8006160:	623b      	str	r3, [r7, #32]
}
 8006162:	bf00      	nop
 8006164:	bf00      	nop
 8006166:	e7fd      	b.n	8006164 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8006168:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800616a:	2b00      	cmp	r3, #0
 800616c:	d10b      	bne.n	8006186 <xTaskCreateStatic+0x4a>
	__asm volatile
 800616e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006172:	f383 8811 	msr	BASEPRI, r3
 8006176:	f3bf 8f6f 	isb	sy
 800617a:	f3bf 8f4f 	dsb	sy
 800617e:	61fb      	str	r3, [r7, #28]
}
 8006180:	bf00      	nop
 8006182:	bf00      	nop
 8006184:	e7fd      	b.n	8006182 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8006186:	23a8      	movs	r3, #168	@ 0xa8
 8006188:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	2ba8      	cmp	r3, #168	@ 0xa8
 800618e:	d00b      	beq.n	80061a8 <xTaskCreateStatic+0x6c>
	__asm volatile
 8006190:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006194:	f383 8811 	msr	BASEPRI, r3
 8006198:	f3bf 8f6f 	isb	sy
 800619c:	f3bf 8f4f 	dsb	sy
 80061a0:	61bb      	str	r3, [r7, #24]
}
 80061a2:	bf00      	nop
 80061a4:	bf00      	nop
 80061a6:	e7fd      	b.n	80061a4 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80061a8:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80061aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d01e      	beq.n	80061ee <xTaskCreateStatic+0xb2>
 80061b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d01b      	beq.n	80061ee <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80061b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061b8:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80061ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061bc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80061be:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80061c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061c2:	2202      	movs	r2, #2
 80061c4:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80061c8:	2300      	movs	r3, #0
 80061ca:	9303      	str	r3, [sp, #12]
 80061cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061ce:	9302      	str	r3, [sp, #8]
 80061d0:	f107 0314 	add.w	r3, r7, #20
 80061d4:	9301      	str	r3, [sp, #4]
 80061d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d8:	9300      	str	r3, [sp, #0]
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	687a      	ldr	r2, [r7, #4]
 80061de:	68b9      	ldr	r1, [r7, #8]
 80061e0:	68f8      	ldr	r0, [r7, #12]
 80061e2:	f000 f851 	bl	8006288 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80061e6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80061e8:	f000 f8f6 	bl	80063d8 <prvAddNewTaskToReadyList>
 80061ec:	e001      	b.n	80061f2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80061ee:	2300      	movs	r3, #0
 80061f0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80061f2:	697b      	ldr	r3, [r7, #20]
	}
 80061f4:	4618      	mov	r0, r3
 80061f6:	3728      	adds	r7, #40	@ 0x28
 80061f8:	46bd      	mov	sp, r7
 80061fa:	bd80      	pop	{r7, pc}

080061fc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80061fc:	b580      	push	{r7, lr}
 80061fe:	b08c      	sub	sp, #48	@ 0x30
 8006200:	af04      	add	r7, sp, #16
 8006202:	60f8      	str	r0, [r7, #12]
 8006204:	60b9      	str	r1, [r7, #8]
 8006206:	603b      	str	r3, [r7, #0]
 8006208:	4613      	mov	r3, r2
 800620a:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 800620c:	88fb      	ldrh	r3, [r7, #6]
 800620e:	009b      	lsls	r3, r3, #2
 8006210:	4618      	mov	r0, r3
 8006212:	f001 fd7b 	bl	8007d0c <pvPortMalloc>
 8006216:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8006218:	697b      	ldr	r3, [r7, #20]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00e      	beq.n	800623c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800621e:	20a8      	movs	r0, #168	@ 0xa8
 8006220:	f001 fd74 	bl	8007d0c <pvPortMalloc>
 8006224:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	2b00      	cmp	r3, #0
 800622a:	d003      	beq.n	8006234 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 800622c:	69fb      	ldr	r3, [r7, #28]
 800622e:	697a      	ldr	r2, [r7, #20]
 8006230:	631a      	str	r2, [r3, #48]	@ 0x30
 8006232:	e005      	b.n	8006240 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006234:	6978      	ldr	r0, [r7, #20]
 8006236:	f001 fe37 	bl	8007ea8 <vPortFree>
 800623a:	e001      	b.n	8006240 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 800623c:	2300      	movs	r3, #0
 800623e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006240:	69fb      	ldr	r3, [r7, #28]
 8006242:	2b00      	cmp	r3, #0
 8006244:	d017      	beq.n	8006276 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8006246:	69fb      	ldr	r3, [r7, #28]
 8006248:	2200      	movs	r2, #0
 800624a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800624e:	88fa      	ldrh	r2, [r7, #6]
 8006250:	2300      	movs	r3, #0
 8006252:	9303      	str	r3, [sp, #12]
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	9302      	str	r3, [sp, #8]
 8006258:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800625a:	9301      	str	r3, [sp, #4]
 800625c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800625e:	9300      	str	r3, [sp, #0]
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	68b9      	ldr	r1, [r7, #8]
 8006264:	68f8      	ldr	r0, [r7, #12]
 8006266:	f000 f80f 	bl	8006288 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800626a:	69f8      	ldr	r0, [r7, #28]
 800626c:	f000 f8b4 	bl	80063d8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006270:	2301      	movs	r3, #1
 8006272:	61bb      	str	r3, [r7, #24]
 8006274:	e002      	b.n	800627c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006276:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800627a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800627c:	69bb      	ldr	r3, [r7, #24]
	}
 800627e:	4618      	mov	r0, r3
 8006280:	3720      	adds	r7, #32
 8006282:	46bd      	mov	sp, r7
 8006284:	bd80      	pop	{r7, pc}
	...

08006288 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b088      	sub	sp, #32
 800628c:	af00      	add	r7, sp, #0
 800628e:	60f8      	str	r0, [r7, #12]
 8006290:	60b9      	str	r1, [r7, #8]
 8006292:	607a      	str	r2, [r7, #4]
 8006294:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8006296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006298:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	009b      	lsls	r3, r3, #2
 800629e:	461a      	mov	r2, r3
 80062a0:	21a5      	movs	r1, #165	@ 0xa5
 80062a2:	f001 ff21 	bl	80080e8 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80062a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80062b0:	3b01      	subs	r3, #1
 80062b2:	009b      	lsls	r3, r3, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80062b8:	69bb      	ldr	r3, [r7, #24]
 80062ba:	f023 0307 	bic.w	r3, r3, #7
 80062be:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	f003 0307 	and.w	r3, r3, #7
 80062c6:	2b00      	cmp	r3, #0
 80062c8:	d00b      	beq.n	80062e2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80062ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ce:	f383 8811 	msr	BASEPRI, r3
 80062d2:	f3bf 8f6f 	isb	sy
 80062d6:	f3bf 8f4f 	dsb	sy
 80062da:	617b      	str	r3, [r7, #20]
}
 80062dc:	bf00      	nop
 80062de:	bf00      	nop
 80062e0:	e7fd      	b.n	80062de <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d01f      	beq.n	8006328 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80062e8:	2300      	movs	r3, #0
 80062ea:	61fb      	str	r3, [r7, #28]
 80062ec:	e012      	b.n	8006314 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80062ee:	68ba      	ldr	r2, [r7, #8]
 80062f0:	69fb      	ldr	r3, [r7, #28]
 80062f2:	4413      	add	r3, r2
 80062f4:	7819      	ldrb	r1, [r3, #0]
 80062f6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80062f8:	69fb      	ldr	r3, [r7, #28]
 80062fa:	4413      	add	r3, r2
 80062fc:	3334      	adds	r3, #52	@ 0x34
 80062fe:	460a      	mov	r2, r1
 8006300:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8006302:	68ba      	ldr	r2, [r7, #8]
 8006304:	69fb      	ldr	r3, [r7, #28]
 8006306:	4413      	add	r3, r2
 8006308:	781b      	ldrb	r3, [r3, #0]
 800630a:	2b00      	cmp	r3, #0
 800630c:	d006      	beq.n	800631c <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800630e:	69fb      	ldr	r3, [r7, #28]
 8006310:	3301      	adds	r3, #1
 8006312:	61fb      	str	r3, [r7, #28]
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	2b0f      	cmp	r3, #15
 8006318:	d9e9      	bls.n	80062ee <prvInitialiseNewTask+0x66>
 800631a:	e000      	b.n	800631e <prvInitialiseNewTask+0x96>
			{
				break;
 800631c:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800631e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006320:	2200      	movs	r2, #0
 8006322:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006326:	e003      	b.n	8006330 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8006328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800632a:	2200      	movs	r2, #0
 800632c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006330:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006332:	2b37      	cmp	r3, #55	@ 0x37
 8006334:	d901      	bls.n	800633a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8006336:	2337      	movs	r3, #55	@ 0x37
 8006338:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800633a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800633c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800633e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006340:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006342:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006344:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8006346:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006348:	2200      	movs	r2, #0
 800634a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800634c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800634e:	3304      	adds	r3, #4
 8006350:	4618      	mov	r0, r3
 8006352:	f7fe ffcf 	bl	80052f4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006358:	3318      	adds	r3, #24
 800635a:	4618      	mov	r0, r3
 800635c:	f7fe ffca 	bl	80052f4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006362:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006364:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006366:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006368:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800636c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006372:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006374:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8006376:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006378:	2200      	movs	r2, #0
 800637a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800637e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006380:	2200      	movs	r2, #0
 8006382:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8006386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006388:	3354      	adds	r3, #84	@ 0x54
 800638a:	224c      	movs	r2, #76	@ 0x4c
 800638c:	2100      	movs	r1, #0
 800638e:	4618      	mov	r0, r3
 8006390:	f001 feaa 	bl	80080e8 <memset>
 8006394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006396:	4a0d      	ldr	r2, [pc, #52]	@ (80063cc <prvInitialiseNewTask+0x144>)
 8006398:	659a      	str	r2, [r3, #88]	@ 0x58
 800639a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800639c:	4a0c      	ldr	r2, [pc, #48]	@ (80063d0 <prvInitialiseNewTask+0x148>)
 800639e:	65da      	str	r2, [r3, #92]	@ 0x5c
 80063a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063a2:	4a0c      	ldr	r2, [pc, #48]	@ (80063d4 <prvInitialiseNewTask+0x14c>)
 80063a4:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80063a6:	683a      	ldr	r2, [r7, #0]
 80063a8:	68f9      	ldr	r1, [r7, #12]
 80063aa:	69b8      	ldr	r0, [r7, #24]
 80063ac:	f001 fa5a 	bl	8007864 <pxPortInitialiseStack>
 80063b0:	4602      	mov	r2, r0
 80063b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80063b4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80063b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d002      	beq.n	80063c2 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80063bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063be:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80063c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80063c2:	bf00      	nop
 80063c4:	3720      	adds	r7, #32
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	20007604 	.word	0x20007604
 80063d0:	2000766c 	.word	0x2000766c
 80063d4:	200076d4 	.word	0x200076d4

080063d8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b082      	sub	sp, #8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80063e0:	f001 fb72 	bl	8007ac8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80063e4:	4b2d      	ldr	r3, [pc, #180]	@ (800649c <prvAddNewTaskToReadyList+0xc4>)
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	3301      	adds	r3, #1
 80063ea:	4a2c      	ldr	r2, [pc, #176]	@ (800649c <prvAddNewTaskToReadyList+0xc4>)
 80063ec:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80063ee:	4b2c      	ldr	r3, [pc, #176]	@ (80064a0 <prvAddNewTaskToReadyList+0xc8>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d109      	bne.n	800640a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80063f6:	4a2a      	ldr	r2, [pc, #168]	@ (80064a0 <prvAddNewTaskToReadyList+0xc8>)
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80063fc:	4b27      	ldr	r3, [pc, #156]	@ (800649c <prvAddNewTaskToReadyList+0xc4>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d110      	bne.n	8006426 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8006404:	f000 fc2e 	bl	8006c64 <prvInitialiseTaskLists>
 8006408:	e00d      	b.n	8006426 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800640a:	4b26      	ldr	r3, [pc, #152]	@ (80064a4 <prvAddNewTaskToReadyList+0xcc>)
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	2b00      	cmp	r3, #0
 8006410:	d109      	bne.n	8006426 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006412:	4b23      	ldr	r3, [pc, #140]	@ (80064a0 <prvAddNewTaskToReadyList+0xc8>)
 8006414:	681b      	ldr	r3, [r3, #0]
 8006416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800641c:	429a      	cmp	r2, r3
 800641e:	d802      	bhi.n	8006426 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006420:	4a1f      	ldr	r2, [pc, #124]	@ (80064a0 <prvAddNewTaskToReadyList+0xc8>)
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8006426:	4b20      	ldr	r3, [pc, #128]	@ (80064a8 <prvAddNewTaskToReadyList+0xd0>)
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	3301      	adds	r3, #1
 800642c:	4a1e      	ldr	r2, [pc, #120]	@ (80064a8 <prvAddNewTaskToReadyList+0xd0>)
 800642e:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006430:	4b1d      	ldr	r3, [pc, #116]	@ (80064a8 <prvAddNewTaskToReadyList+0xd0>)
 8006432:	681a      	ldr	r2, [r3, #0]
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800643c:	4b1b      	ldr	r3, [pc, #108]	@ (80064ac <prvAddNewTaskToReadyList+0xd4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	429a      	cmp	r2, r3
 8006442:	d903      	bls.n	800644c <prvAddNewTaskToReadyList+0x74>
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006448:	4a18      	ldr	r2, [pc, #96]	@ (80064ac <prvAddNewTaskToReadyList+0xd4>)
 800644a:	6013      	str	r3, [r2, #0]
 800644c:	687b      	ldr	r3, [r7, #4]
 800644e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006450:	4613      	mov	r3, r2
 8006452:	009b      	lsls	r3, r3, #2
 8006454:	4413      	add	r3, r2
 8006456:	009b      	lsls	r3, r3, #2
 8006458:	4a15      	ldr	r2, [pc, #84]	@ (80064b0 <prvAddNewTaskToReadyList+0xd8>)
 800645a:	441a      	add	r2, r3
 800645c:	687b      	ldr	r3, [r7, #4]
 800645e:	3304      	adds	r3, #4
 8006460:	4619      	mov	r1, r3
 8006462:	4610      	mov	r0, r2
 8006464:	f7fe ff53 	bl	800530e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8006468:	f001 fb60 	bl	8007b2c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800646c:	4b0d      	ldr	r3, [pc, #52]	@ (80064a4 <prvAddNewTaskToReadyList+0xcc>)
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d00e      	beq.n	8006492 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006474:	4b0a      	ldr	r3, [pc, #40]	@ (80064a0 <prvAddNewTaskToReadyList+0xc8>)
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800647e:	429a      	cmp	r2, r3
 8006480:	d207      	bcs.n	8006492 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006482:	4b0c      	ldr	r3, [pc, #48]	@ (80064b4 <prvAddNewTaskToReadyList+0xdc>)
 8006484:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006488:	601a      	str	r2, [r3, #0]
 800648a:	f3bf 8f4f 	dsb	sy
 800648e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006492:	bf00      	nop
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}
 800649a:	bf00      	nop
 800649c:	200012dc 	.word	0x200012dc
 80064a0:	20000e08 	.word	0x20000e08
 80064a4:	200012e8 	.word	0x200012e8
 80064a8:	200012f8 	.word	0x200012f8
 80064ac:	200012e4 	.word	0x200012e4
 80064b0:	20000e0c 	.word	0x20000e0c
 80064b4:	e000ed04 	.word	0xe000ed04

080064b8 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80064b8:	b580      	push	{r7, lr}
 80064ba:	b084      	sub	sp, #16
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80064c0:	2300      	movs	r3, #0
 80064c2:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d018      	beq.n	80064fc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80064ca:	4b14      	ldr	r3, [pc, #80]	@ (800651c <vTaskDelay+0x64>)
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	2b00      	cmp	r3, #0
 80064d0:	d00b      	beq.n	80064ea <vTaskDelay+0x32>
	__asm volatile
 80064d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d6:	f383 8811 	msr	BASEPRI, r3
 80064da:	f3bf 8f6f 	isb	sy
 80064de:	f3bf 8f4f 	dsb	sy
 80064e2:	60bb      	str	r3, [r7, #8]
}
 80064e4:	bf00      	nop
 80064e6:	bf00      	nop
 80064e8:	e7fd      	b.n	80064e6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80064ea:	f000 f88b 	bl	8006604 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80064ee:	2100      	movs	r1, #0
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 fe09 	bl	8007108 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80064f6:	f000 f893 	bl	8006620 <xTaskResumeAll>
 80064fa:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d107      	bne.n	8006512 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8006502:	4b07      	ldr	r3, [pc, #28]	@ (8006520 <vTaskDelay+0x68>)
 8006504:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006508:	601a      	str	r2, [r3, #0]
 800650a:	f3bf 8f4f 	dsb	sy
 800650e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006512:	bf00      	nop
 8006514:	3710      	adds	r7, #16
 8006516:	46bd      	mov	sp, r7
 8006518:	bd80      	pop	{r7, pc}
 800651a:	bf00      	nop
 800651c:	20001304 	.word	0x20001304
 8006520:	e000ed04 	.word	0xe000ed04

08006524 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006524:	b580      	push	{r7, lr}
 8006526:	b08a      	sub	sp, #40	@ 0x28
 8006528:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800652a:	2300      	movs	r3, #0
 800652c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800652e:	2300      	movs	r3, #0
 8006530:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006532:	463a      	mov	r2, r7
 8006534:	1d39      	adds	r1, r7, #4
 8006536:	f107 0308 	add.w	r3, r7, #8
 800653a:	4618      	mov	r0, r3
 800653c:	f7fe fe86 	bl	800524c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006540:	6839      	ldr	r1, [r7, #0]
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	68ba      	ldr	r2, [r7, #8]
 8006546:	9202      	str	r2, [sp, #8]
 8006548:	9301      	str	r3, [sp, #4]
 800654a:	2300      	movs	r3, #0
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	2300      	movs	r3, #0
 8006550:	460a      	mov	r2, r1
 8006552:	4924      	ldr	r1, [pc, #144]	@ (80065e4 <vTaskStartScheduler+0xc0>)
 8006554:	4824      	ldr	r0, [pc, #144]	@ (80065e8 <vTaskStartScheduler+0xc4>)
 8006556:	f7ff fdf1 	bl	800613c <xTaskCreateStatic>
 800655a:	4603      	mov	r3, r0
 800655c:	4a23      	ldr	r2, [pc, #140]	@ (80065ec <vTaskStartScheduler+0xc8>)
 800655e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006560:	4b22      	ldr	r3, [pc, #136]	@ (80065ec <vTaskStartScheduler+0xc8>)
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	2b00      	cmp	r3, #0
 8006566:	d002      	beq.n	800656e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006568:	2301      	movs	r3, #1
 800656a:	617b      	str	r3, [r7, #20]
 800656c:	e001      	b.n	8006572 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800656e:	2300      	movs	r3, #0
 8006570:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006572:	697b      	ldr	r3, [r7, #20]
 8006574:	2b01      	cmp	r3, #1
 8006576:	d102      	bne.n	800657e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006578:	f000 fe1a 	bl	80071b0 <xTimerCreateTimerTask>
 800657c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	2b01      	cmp	r3, #1
 8006582:	d11b      	bne.n	80065bc <vTaskStartScheduler+0x98>
	__asm volatile
 8006584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006588:	f383 8811 	msr	BASEPRI, r3
 800658c:	f3bf 8f6f 	isb	sy
 8006590:	f3bf 8f4f 	dsb	sy
 8006594:	613b      	str	r3, [r7, #16]
}
 8006596:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006598:	4b15      	ldr	r3, [pc, #84]	@ (80065f0 <vTaskStartScheduler+0xcc>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	3354      	adds	r3, #84	@ 0x54
 800659e:	4a15      	ldr	r2, [pc, #84]	@ (80065f4 <vTaskStartScheduler+0xd0>)
 80065a0:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80065a2:	4b15      	ldr	r3, [pc, #84]	@ (80065f8 <vTaskStartScheduler+0xd4>)
 80065a4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80065a8:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80065aa:	4b14      	ldr	r3, [pc, #80]	@ (80065fc <vTaskStartScheduler+0xd8>)
 80065ac:	2201      	movs	r2, #1
 80065ae:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80065b0:	4b13      	ldr	r3, [pc, #76]	@ (8006600 <vTaskStartScheduler+0xdc>)
 80065b2:	2200      	movs	r2, #0
 80065b4:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80065b6:	f001 f9e3 	bl	8007980 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80065ba:	e00f      	b.n	80065dc <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80065bc:	697b      	ldr	r3, [r7, #20]
 80065be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80065c2:	d10b      	bne.n	80065dc <vTaskStartScheduler+0xb8>
	__asm volatile
 80065c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c8:	f383 8811 	msr	BASEPRI, r3
 80065cc:	f3bf 8f6f 	isb	sy
 80065d0:	f3bf 8f4f 	dsb	sy
 80065d4:	60fb      	str	r3, [r7, #12]
}
 80065d6:	bf00      	nop
 80065d8:	bf00      	nop
 80065da:	e7fd      	b.n	80065d8 <vTaskStartScheduler+0xb4>
}
 80065dc:	bf00      	nop
 80065de:	3718      	adds	r7, #24
 80065e0:	46bd      	mov	sp, r7
 80065e2:	bd80      	pop	{r7, pc}
 80065e4:	0800833c 	.word	0x0800833c
 80065e8:	08006c35 	.word	0x08006c35
 80065ec:	20001300 	.word	0x20001300
 80065f0:	20000e08 	.word	0x20000e08
 80065f4:	20000014 	.word	0x20000014
 80065f8:	200012fc 	.word	0x200012fc
 80065fc:	200012e8 	.word	0x200012e8
 8006600:	200012e0 	.word	0x200012e0

08006604 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006604:	b480      	push	{r7}
 8006606:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006608:	4b04      	ldr	r3, [pc, #16]	@ (800661c <vTaskSuspendAll+0x18>)
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	3301      	adds	r3, #1
 800660e:	4a03      	ldr	r2, [pc, #12]	@ (800661c <vTaskSuspendAll+0x18>)
 8006610:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006612:	bf00      	nop
 8006614:	46bd      	mov	sp, r7
 8006616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661a:	4770      	bx	lr
 800661c:	20001304 	.word	0x20001304

08006620 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006626:	2300      	movs	r3, #0
 8006628:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800662a:	2300      	movs	r3, #0
 800662c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800662e:	4b42      	ldr	r3, [pc, #264]	@ (8006738 <xTaskResumeAll+0x118>)
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	2b00      	cmp	r3, #0
 8006634:	d10b      	bne.n	800664e <xTaskResumeAll+0x2e>
	__asm volatile
 8006636:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800663a:	f383 8811 	msr	BASEPRI, r3
 800663e:	f3bf 8f6f 	isb	sy
 8006642:	f3bf 8f4f 	dsb	sy
 8006646:	603b      	str	r3, [r7, #0]
}
 8006648:	bf00      	nop
 800664a:	bf00      	nop
 800664c:	e7fd      	b.n	800664a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800664e:	f001 fa3b 	bl	8007ac8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006652:	4b39      	ldr	r3, [pc, #228]	@ (8006738 <xTaskResumeAll+0x118>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	3b01      	subs	r3, #1
 8006658:	4a37      	ldr	r2, [pc, #220]	@ (8006738 <xTaskResumeAll+0x118>)
 800665a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800665c:	4b36      	ldr	r3, [pc, #216]	@ (8006738 <xTaskResumeAll+0x118>)
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	2b00      	cmp	r3, #0
 8006662:	d162      	bne.n	800672a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006664:	4b35      	ldr	r3, [pc, #212]	@ (800673c <xTaskResumeAll+0x11c>)
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	2b00      	cmp	r3, #0
 800666a:	d05e      	beq.n	800672a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800666c:	e02f      	b.n	80066ce <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800666e:	4b34      	ldr	r3, [pc, #208]	@ (8006740 <xTaskResumeAll+0x120>)
 8006670:	68db      	ldr	r3, [r3, #12]
 8006672:	68db      	ldr	r3, [r3, #12]
 8006674:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006676:	68fb      	ldr	r3, [r7, #12]
 8006678:	3318      	adds	r3, #24
 800667a:	4618      	mov	r0, r3
 800667c:	f7fe fea4 	bl	80053c8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	3304      	adds	r3, #4
 8006684:	4618      	mov	r0, r3
 8006686:	f7fe fe9f 	bl	80053c8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800668e:	4b2d      	ldr	r3, [pc, #180]	@ (8006744 <xTaskResumeAll+0x124>)
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	429a      	cmp	r2, r3
 8006694:	d903      	bls.n	800669e <xTaskResumeAll+0x7e>
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800669a:	4a2a      	ldr	r2, [pc, #168]	@ (8006744 <xTaskResumeAll+0x124>)
 800669c:	6013      	str	r3, [r2, #0]
 800669e:	68fb      	ldr	r3, [r7, #12]
 80066a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066a2:	4613      	mov	r3, r2
 80066a4:	009b      	lsls	r3, r3, #2
 80066a6:	4413      	add	r3, r2
 80066a8:	009b      	lsls	r3, r3, #2
 80066aa:	4a27      	ldr	r2, [pc, #156]	@ (8006748 <xTaskResumeAll+0x128>)
 80066ac:	441a      	add	r2, r3
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	3304      	adds	r3, #4
 80066b2:	4619      	mov	r1, r3
 80066b4:	4610      	mov	r0, r2
 80066b6:	f7fe fe2a 	bl	800530e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80066ba:	68fb      	ldr	r3, [r7, #12]
 80066bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066be:	4b23      	ldr	r3, [pc, #140]	@ (800674c <xTaskResumeAll+0x12c>)
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80066c4:	429a      	cmp	r2, r3
 80066c6:	d302      	bcc.n	80066ce <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80066c8:	4b21      	ldr	r3, [pc, #132]	@ (8006750 <xTaskResumeAll+0x130>)
 80066ca:	2201      	movs	r2, #1
 80066cc:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80066ce:	4b1c      	ldr	r3, [pc, #112]	@ (8006740 <xTaskResumeAll+0x120>)
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	2b00      	cmp	r3, #0
 80066d4:	d1cb      	bne.n	800666e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	2b00      	cmp	r3, #0
 80066da:	d001      	beq.n	80066e0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80066dc:	f000 fb66 	bl	8006dac <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80066e0:	4b1c      	ldr	r3, [pc, #112]	@ (8006754 <xTaskResumeAll+0x134>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d010      	beq.n	800670e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80066ec:	f000 f846 	bl	800677c <xTaskIncrementTick>
 80066f0:	4603      	mov	r3, r0
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	d002      	beq.n	80066fc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80066f6:	4b16      	ldr	r3, [pc, #88]	@ (8006750 <xTaskResumeAll+0x130>)
 80066f8:	2201      	movs	r2, #1
 80066fa:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	3b01      	subs	r3, #1
 8006700:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d1f1      	bne.n	80066ec <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006708:	4b12      	ldr	r3, [pc, #72]	@ (8006754 <xTaskResumeAll+0x134>)
 800670a:	2200      	movs	r2, #0
 800670c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800670e:	4b10      	ldr	r3, [pc, #64]	@ (8006750 <xTaskResumeAll+0x130>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	2b00      	cmp	r3, #0
 8006714:	d009      	beq.n	800672a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006716:	2301      	movs	r3, #1
 8006718:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800671a:	4b0f      	ldr	r3, [pc, #60]	@ (8006758 <xTaskResumeAll+0x138>)
 800671c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006720:	601a      	str	r2, [r3, #0]
 8006722:	f3bf 8f4f 	dsb	sy
 8006726:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800672a:	f001 f9ff 	bl	8007b2c <vPortExitCritical>

	return xAlreadyYielded;
 800672e:	68bb      	ldr	r3, [r7, #8]
}
 8006730:	4618      	mov	r0, r3
 8006732:	3710      	adds	r7, #16
 8006734:	46bd      	mov	sp, r7
 8006736:	bd80      	pop	{r7, pc}
 8006738:	20001304 	.word	0x20001304
 800673c:	200012dc 	.word	0x200012dc
 8006740:	2000129c 	.word	0x2000129c
 8006744:	200012e4 	.word	0x200012e4
 8006748:	20000e0c 	.word	0x20000e0c
 800674c:	20000e08 	.word	0x20000e08
 8006750:	200012f0 	.word	0x200012f0
 8006754:	200012ec 	.word	0x200012ec
 8006758:	e000ed04 	.word	0xe000ed04

0800675c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800675c:	b480      	push	{r7}
 800675e:	b083      	sub	sp, #12
 8006760:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006762:	4b05      	ldr	r3, [pc, #20]	@ (8006778 <xTaskGetTickCount+0x1c>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006768:	687b      	ldr	r3, [r7, #4]
}
 800676a:	4618      	mov	r0, r3
 800676c:	370c      	adds	r7, #12
 800676e:	46bd      	mov	sp, r7
 8006770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006774:	4770      	bx	lr
 8006776:	bf00      	nop
 8006778:	200012e0 	.word	0x200012e0

0800677c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006782:	2300      	movs	r3, #0
 8006784:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006786:	4b4f      	ldr	r3, [pc, #316]	@ (80068c4 <xTaskIncrementTick+0x148>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	2b00      	cmp	r3, #0
 800678c:	f040 8090 	bne.w	80068b0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006790:	4b4d      	ldr	r3, [pc, #308]	@ (80068c8 <xTaskIncrementTick+0x14c>)
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	3301      	adds	r3, #1
 8006796:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006798:	4a4b      	ldr	r2, [pc, #300]	@ (80068c8 <xTaskIncrementTick+0x14c>)
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d121      	bne.n	80067e8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80067a4:	4b49      	ldr	r3, [pc, #292]	@ (80068cc <xTaskIncrementTick+0x150>)
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00b      	beq.n	80067c6 <xTaskIncrementTick+0x4a>
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	603b      	str	r3, [r7, #0]
}
 80067c0:	bf00      	nop
 80067c2:	bf00      	nop
 80067c4:	e7fd      	b.n	80067c2 <xTaskIncrementTick+0x46>
 80067c6:	4b41      	ldr	r3, [pc, #260]	@ (80068cc <xTaskIncrementTick+0x150>)
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	60fb      	str	r3, [r7, #12]
 80067cc:	4b40      	ldr	r3, [pc, #256]	@ (80068d0 <xTaskIncrementTick+0x154>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a3e      	ldr	r2, [pc, #248]	@ (80068cc <xTaskIncrementTick+0x150>)
 80067d2:	6013      	str	r3, [r2, #0]
 80067d4:	4a3e      	ldr	r2, [pc, #248]	@ (80068d0 <xTaskIncrementTick+0x154>)
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6013      	str	r3, [r2, #0]
 80067da:	4b3e      	ldr	r3, [pc, #248]	@ (80068d4 <xTaskIncrementTick+0x158>)
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	3301      	adds	r3, #1
 80067e0:	4a3c      	ldr	r2, [pc, #240]	@ (80068d4 <xTaskIncrementTick+0x158>)
 80067e2:	6013      	str	r3, [r2, #0]
 80067e4:	f000 fae2 	bl	8006dac <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80067e8:	4b3b      	ldr	r3, [pc, #236]	@ (80068d8 <xTaskIncrementTick+0x15c>)
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	693a      	ldr	r2, [r7, #16]
 80067ee:	429a      	cmp	r2, r3
 80067f0:	d349      	bcc.n	8006886 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80067f2:	4b36      	ldr	r3, [pc, #216]	@ (80068cc <xTaskIncrementTick+0x150>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	2b00      	cmp	r3, #0
 80067fa:	d104      	bne.n	8006806 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80067fc:	4b36      	ldr	r3, [pc, #216]	@ (80068d8 <xTaskIncrementTick+0x15c>)
 80067fe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006802:	601a      	str	r2, [r3, #0]
					break;
 8006804:	e03f      	b.n	8006886 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006806:	4b31      	ldr	r3, [pc, #196]	@ (80068cc <xTaskIncrementTick+0x150>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	68db      	ldr	r3, [r3, #12]
 800680c:	68db      	ldr	r3, [r3, #12]
 800680e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	685b      	ldr	r3, [r3, #4]
 8006814:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006816:	693a      	ldr	r2, [r7, #16]
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	429a      	cmp	r2, r3
 800681c:	d203      	bcs.n	8006826 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800681e:	4a2e      	ldr	r2, [pc, #184]	@ (80068d8 <xTaskIncrementTick+0x15c>)
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006824:	e02f      	b.n	8006886 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006826:	68bb      	ldr	r3, [r7, #8]
 8006828:	3304      	adds	r3, #4
 800682a:	4618      	mov	r0, r3
 800682c:	f7fe fdcc 	bl	80053c8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006830:	68bb      	ldr	r3, [r7, #8]
 8006832:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006834:	2b00      	cmp	r3, #0
 8006836:	d004      	beq.n	8006842 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	3318      	adds	r3, #24
 800683c:	4618      	mov	r0, r3
 800683e:	f7fe fdc3 	bl	80053c8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006842:	68bb      	ldr	r3, [r7, #8]
 8006844:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006846:	4b25      	ldr	r3, [pc, #148]	@ (80068dc <xTaskIncrementTick+0x160>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	429a      	cmp	r2, r3
 800684c:	d903      	bls.n	8006856 <xTaskIncrementTick+0xda>
 800684e:	68bb      	ldr	r3, [r7, #8]
 8006850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006852:	4a22      	ldr	r2, [pc, #136]	@ (80068dc <xTaskIncrementTick+0x160>)
 8006854:	6013      	str	r3, [r2, #0]
 8006856:	68bb      	ldr	r3, [r7, #8]
 8006858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800685a:	4613      	mov	r3, r2
 800685c:	009b      	lsls	r3, r3, #2
 800685e:	4413      	add	r3, r2
 8006860:	009b      	lsls	r3, r3, #2
 8006862:	4a1f      	ldr	r2, [pc, #124]	@ (80068e0 <xTaskIncrementTick+0x164>)
 8006864:	441a      	add	r2, r3
 8006866:	68bb      	ldr	r3, [r7, #8]
 8006868:	3304      	adds	r3, #4
 800686a:	4619      	mov	r1, r3
 800686c:	4610      	mov	r0, r2
 800686e:	f7fe fd4e 	bl	800530e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006872:	68bb      	ldr	r3, [r7, #8]
 8006874:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006876:	4b1b      	ldr	r3, [pc, #108]	@ (80068e4 <xTaskIncrementTick+0x168>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800687c:	429a      	cmp	r2, r3
 800687e:	d3b8      	bcc.n	80067f2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006880:	2301      	movs	r3, #1
 8006882:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006884:	e7b5      	b.n	80067f2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006886:	4b17      	ldr	r3, [pc, #92]	@ (80068e4 <xTaskIncrementTick+0x168>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800688c:	4914      	ldr	r1, [pc, #80]	@ (80068e0 <xTaskIncrementTick+0x164>)
 800688e:	4613      	mov	r3, r2
 8006890:	009b      	lsls	r3, r3, #2
 8006892:	4413      	add	r3, r2
 8006894:	009b      	lsls	r3, r3, #2
 8006896:	440b      	add	r3, r1
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	2b01      	cmp	r3, #1
 800689c:	d901      	bls.n	80068a2 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800689e:	2301      	movs	r3, #1
 80068a0:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80068a2:	4b11      	ldr	r3, [pc, #68]	@ (80068e8 <xTaskIncrementTick+0x16c>)
 80068a4:	681b      	ldr	r3, [r3, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d007      	beq.n	80068ba <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80068aa:	2301      	movs	r3, #1
 80068ac:	617b      	str	r3, [r7, #20]
 80068ae:	e004      	b.n	80068ba <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80068b0:	4b0e      	ldr	r3, [pc, #56]	@ (80068ec <xTaskIncrementTick+0x170>)
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	3301      	adds	r3, #1
 80068b6:	4a0d      	ldr	r2, [pc, #52]	@ (80068ec <xTaskIncrementTick+0x170>)
 80068b8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80068ba:	697b      	ldr	r3, [r7, #20]
}
 80068bc:	4618      	mov	r0, r3
 80068be:	3718      	adds	r7, #24
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bd80      	pop	{r7, pc}
 80068c4:	20001304 	.word	0x20001304
 80068c8:	200012e0 	.word	0x200012e0
 80068cc:	20001294 	.word	0x20001294
 80068d0:	20001298 	.word	0x20001298
 80068d4:	200012f4 	.word	0x200012f4
 80068d8:	200012fc 	.word	0x200012fc
 80068dc:	200012e4 	.word	0x200012e4
 80068e0:	20000e0c 	.word	0x20000e0c
 80068e4:	20000e08 	.word	0x20000e08
 80068e8:	200012f0 	.word	0x200012f0
 80068ec:	200012ec 	.word	0x200012ec

080068f0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80068f0:	b480      	push	{r7}
 80068f2:	b085      	sub	sp, #20
 80068f4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80068f6:	4b2b      	ldr	r3, [pc, #172]	@ (80069a4 <vTaskSwitchContext+0xb4>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d003      	beq.n	8006906 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80068fe:	4b2a      	ldr	r3, [pc, #168]	@ (80069a8 <vTaskSwitchContext+0xb8>)
 8006900:	2201      	movs	r2, #1
 8006902:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006904:	e047      	b.n	8006996 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006906:	4b28      	ldr	r3, [pc, #160]	@ (80069a8 <vTaskSwitchContext+0xb8>)
 8006908:	2200      	movs	r2, #0
 800690a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800690c:	4b27      	ldr	r3, [pc, #156]	@ (80069ac <vTaskSwitchContext+0xbc>)
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	60fb      	str	r3, [r7, #12]
 8006912:	e011      	b.n	8006938 <vTaskSwitchContext+0x48>
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	2b00      	cmp	r3, #0
 8006918:	d10b      	bne.n	8006932 <vTaskSwitchContext+0x42>
	__asm volatile
 800691a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800691e:	f383 8811 	msr	BASEPRI, r3
 8006922:	f3bf 8f6f 	isb	sy
 8006926:	f3bf 8f4f 	dsb	sy
 800692a:	607b      	str	r3, [r7, #4]
}
 800692c:	bf00      	nop
 800692e:	bf00      	nop
 8006930:	e7fd      	b.n	800692e <vTaskSwitchContext+0x3e>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	3b01      	subs	r3, #1
 8006936:	60fb      	str	r3, [r7, #12]
 8006938:	491d      	ldr	r1, [pc, #116]	@ (80069b0 <vTaskSwitchContext+0xc0>)
 800693a:	68fa      	ldr	r2, [r7, #12]
 800693c:	4613      	mov	r3, r2
 800693e:	009b      	lsls	r3, r3, #2
 8006940:	4413      	add	r3, r2
 8006942:	009b      	lsls	r3, r3, #2
 8006944:	440b      	add	r3, r1
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d0e3      	beq.n	8006914 <vTaskSwitchContext+0x24>
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	4613      	mov	r3, r2
 8006950:	009b      	lsls	r3, r3, #2
 8006952:	4413      	add	r3, r2
 8006954:	009b      	lsls	r3, r3, #2
 8006956:	4a16      	ldr	r2, [pc, #88]	@ (80069b0 <vTaskSwitchContext+0xc0>)
 8006958:	4413      	add	r3, r2
 800695a:	60bb      	str	r3, [r7, #8]
 800695c:	68bb      	ldr	r3, [r7, #8]
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	685a      	ldr	r2, [r3, #4]
 8006962:	68bb      	ldr	r3, [r7, #8]
 8006964:	605a      	str	r2, [r3, #4]
 8006966:	68bb      	ldr	r3, [r7, #8]
 8006968:	685a      	ldr	r2, [r3, #4]
 800696a:	68bb      	ldr	r3, [r7, #8]
 800696c:	3308      	adds	r3, #8
 800696e:	429a      	cmp	r2, r3
 8006970:	d104      	bne.n	800697c <vTaskSwitchContext+0x8c>
 8006972:	68bb      	ldr	r3, [r7, #8]
 8006974:	685b      	ldr	r3, [r3, #4]
 8006976:	685a      	ldr	r2, [r3, #4]
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	605a      	str	r2, [r3, #4]
 800697c:	68bb      	ldr	r3, [r7, #8]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	68db      	ldr	r3, [r3, #12]
 8006982:	4a0c      	ldr	r2, [pc, #48]	@ (80069b4 <vTaskSwitchContext+0xc4>)
 8006984:	6013      	str	r3, [r2, #0]
 8006986:	4a09      	ldr	r2, [pc, #36]	@ (80069ac <vTaskSwitchContext+0xbc>)
 8006988:	68fb      	ldr	r3, [r7, #12]
 800698a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800698c:	4b09      	ldr	r3, [pc, #36]	@ (80069b4 <vTaskSwitchContext+0xc4>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	3354      	adds	r3, #84	@ 0x54
 8006992:	4a09      	ldr	r2, [pc, #36]	@ (80069b8 <vTaskSwitchContext+0xc8>)
 8006994:	6013      	str	r3, [r2, #0]
}
 8006996:	bf00      	nop
 8006998:	3714      	adds	r7, #20
 800699a:	46bd      	mov	sp, r7
 800699c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop
 80069a4:	20001304 	.word	0x20001304
 80069a8:	200012f0 	.word	0x200012f0
 80069ac:	200012e4 	.word	0x200012e4
 80069b0:	20000e0c 	.word	0x20000e0c
 80069b4:	20000e08 	.word	0x20000e08
 80069b8:	20000014 	.word	0x20000014

080069bc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
 80069c4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d10b      	bne.n	80069e4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80069cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069d0:	f383 8811 	msr	BASEPRI, r3
 80069d4:	f3bf 8f6f 	isb	sy
 80069d8:	f3bf 8f4f 	dsb	sy
 80069dc:	60fb      	str	r3, [r7, #12]
}
 80069de:	bf00      	nop
 80069e0:	bf00      	nop
 80069e2:	e7fd      	b.n	80069e0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80069e4:	4b07      	ldr	r3, [pc, #28]	@ (8006a04 <vTaskPlaceOnEventList+0x48>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	3318      	adds	r3, #24
 80069ea:	4619      	mov	r1, r3
 80069ec:	6878      	ldr	r0, [r7, #4]
 80069ee:	f7fe fcb2 	bl	8005356 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80069f2:	2101      	movs	r1, #1
 80069f4:	6838      	ldr	r0, [r7, #0]
 80069f6:	f000 fb87 	bl	8007108 <prvAddCurrentTaskToDelayedList>
}
 80069fa:	bf00      	nop
 80069fc:	3710      	adds	r7, #16
 80069fe:	46bd      	mov	sp, r7
 8006a00:	bd80      	pop	{r7, pc}
 8006a02:	bf00      	nop
 8006a04:	20000e08 	.word	0x20000e08

08006a08 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b086      	sub	sp, #24
 8006a0c:	af00      	add	r7, sp, #0
 8006a0e:	60f8      	str	r0, [r7, #12]
 8006a10:	60b9      	str	r1, [r7, #8]
 8006a12:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006a14:	68fb      	ldr	r3, [r7, #12]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d10b      	bne.n	8006a32 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a1e:	f383 8811 	msr	BASEPRI, r3
 8006a22:	f3bf 8f6f 	isb	sy
 8006a26:	f3bf 8f4f 	dsb	sy
 8006a2a:	617b      	str	r3, [r7, #20]
}
 8006a2c:	bf00      	nop
 8006a2e:	bf00      	nop
 8006a30:	e7fd      	b.n	8006a2e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006a32:	4b0a      	ldr	r3, [pc, #40]	@ (8006a5c <vTaskPlaceOnEventListRestricted+0x54>)
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	3318      	adds	r3, #24
 8006a38:	4619      	mov	r1, r3
 8006a3a:	68f8      	ldr	r0, [r7, #12]
 8006a3c:	f7fe fc67 	bl	800530e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d002      	beq.n	8006a4c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006a46:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006a4a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006a4c:	6879      	ldr	r1, [r7, #4]
 8006a4e:	68b8      	ldr	r0, [r7, #8]
 8006a50:	f000 fb5a 	bl	8007108 <prvAddCurrentTaskToDelayedList>
	}
 8006a54:	bf00      	nop
 8006a56:	3718      	adds	r7, #24
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	20000e08 	.word	0x20000e08

08006a60 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b086      	sub	sp, #24
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	68db      	ldr	r3, [r3, #12]
 8006a6c:	68db      	ldr	r3, [r3, #12]
 8006a6e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d10b      	bne.n	8006a8e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006a76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a7a:	f383 8811 	msr	BASEPRI, r3
 8006a7e:	f3bf 8f6f 	isb	sy
 8006a82:	f3bf 8f4f 	dsb	sy
 8006a86:	60fb      	str	r3, [r7, #12]
}
 8006a88:	bf00      	nop
 8006a8a:	bf00      	nop
 8006a8c:	e7fd      	b.n	8006a8a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006a8e:	693b      	ldr	r3, [r7, #16]
 8006a90:	3318      	adds	r3, #24
 8006a92:	4618      	mov	r0, r3
 8006a94:	f7fe fc98 	bl	80053c8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006a98:	4b1d      	ldr	r3, [pc, #116]	@ (8006b10 <xTaskRemoveFromEventList+0xb0>)
 8006a9a:	681b      	ldr	r3, [r3, #0]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d11d      	bne.n	8006adc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	3304      	adds	r3, #4
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7fe fc8f 	bl	80053c8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006aaa:	693b      	ldr	r3, [r7, #16]
 8006aac:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aae:	4b19      	ldr	r3, [pc, #100]	@ (8006b14 <xTaskRemoveFromEventList+0xb4>)
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d903      	bls.n	8006abe <xTaskRemoveFromEventList+0x5e>
 8006ab6:	693b      	ldr	r3, [r7, #16]
 8006ab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006aba:	4a16      	ldr	r2, [pc, #88]	@ (8006b14 <xTaskRemoveFromEventList+0xb4>)
 8006abc:	6013      	str	r3, [r2, #0]
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ac2:	4613      	mov	r3, r2
 8006ac4:	009b      	lsls	r3, r3, #2
 8006ac6:	4413      	add	r3, r2
 8006ac8:	009b      	lsls	r3, r3, #2
 8006aca:	4a13      	ldr	r2, [pc, #76]	@ (8006b18 <xTaskRemoveFromEventList+0xb8>)
 8006acc:	441a      	add	r2, r3
 8006ace:	693b      	ldr	r3, [r7, #16]
 8006ad0:	3304      	adds	r3, #4
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	4610      	mov	r0, r2
 8006ad6:	f7fe fc1a 	bl	800530e <vListInsertEnd>
 8006ada:	e005      	b.n	8006ae8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	3318      	adds	r3, #24
 8006ae0:	4619      	mov	r1, r3
 8006ae2:	480e      	ldr	r0, [pc, #56]	@ (8006b1c <xTaskRemoveFromEventList+0xbc>)
 8006ae4:	f7fe fc13 	bl	800530e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aec:	4b0c      	ldr	r3, [pc, #48]	@ (8006b20 <xTaskRemoveFromEventList+0xc0>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006af2:	429a      	cmp	r2, r3
 8006af4:	d905      	bls.n	8006b02 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006af6:	2301      	movs	r3, #1
 8006af8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006afa:	4b0a      	ldr	r3, [pc, #40]	@ (8006b24 <xTaskRemoveFromEventList+0xc4>)
 8006afc:	2201      	movs	r2, #1
 8006afe:	601a      	str	r2, [r3, #0]
 8006b00:	e001      	b.n	8006b06 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006b02:	2300      	movs	r3, #0
 8006b04:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006b06:	697b      	ldr	r3, [r7, #20]
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3718      	adds	r7, #24
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	20001304 	.word	0x20001304
 8006b14:	200012e4 	.word	0x200012e4
 8006b18:	20000e0c 	.word	0x20000e0c
 8006b1c:	2000129c 	.word	0x2000129c
 8006b20:	20000e08 	.word	0x20000e08
 8006b24:	200012f0 	.word	0x200012f0

08006b28 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b083      	sub	sp, #12
 8006b2c:	af00      	add	r7, sp, #0
 8006b2e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006b30:	4b06      	ldr	r3, [pc, #24]	@ (8006b4c <vTaskInternalSetTimeOutState+0x24>)
 8006b32:	681a      	ldr	r2, [r3, #0]
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006b38:	4b05      	ldr	r3, [pc, #20]	@ (8006b50 <vTaskInternalSetTimeOutState+0x28>)
 8006b3a:	681a      	ldr	r2, [r3, #0]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	605a      	str	r2, [r3, #4]
}
 8006b40:	bf00      	nop
 8006b42:	370c      	adds	r7, #12
 8006b44:	46bd      	mov	sp, r7
 8006b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b4a:	4770      	bx	lr
 8006b4c:	200012f4 	.word	0x200012f4
 8006b50:	200012e0 	.word	0x200012e0

08006b54 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8006b54:	b580      	push	{r7, lr}
 8006b56:	b088      	sub	sp, #32
 8006b58:	af00      	add	r7, sp, #0
 8006b5a:	6078      	str	r0, [r7, #4]
 8006b5c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d10b      	bne.n	8006b7c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8006b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b68:	f383 8811 	msr	BASEPRI, r3
 8006b6c:	f3bf 8f6f 	isb	sy
 8006b70:	f3bf 8f4f 	dsb	sy
 8006b74:	613b      	str	r3, [r7, #16]
}
 8006b76:	bf00      	nop
 8006b78:	bf00      	nop
 8006b7a:	e7fd      	b.n	8006b78 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d10b      	bne.n	8006b9a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8006b82:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b86:	f383 8811 	msr	BASEPRI, r3
 8006b8a:	f3bf 8f6f 	isb	sy
 8006b8e:	f3bf 8f4f 	dsb	sy
 8006b92:	60fb      	str	r3, [r7, #12]
}
 8006b94:	bf00      	nop
 8006b96:	bf00      	nop
 8006b98:	e7fd      	b.n	8006b96 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8006b9a:	f000 ff95 	bl	8007ac8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8006b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8006c14 <xTaskCheckForTimeOut+0xc0>)
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	69ba      	ldr	r2, [r7, #24]
 8006baa:	1ad3      	subs	r3, r2, r3
 8006bac:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006bb6:	d102      	bne.n	8006bbe <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	61fb      	str	r3, [r7, #28]
 8006bbc:	e023      	b.n	8006c06 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	4b15      	ldr	r3, [pc, #84]	@ (8006c18 <xTaskCheckForTimeOut+0xc4>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	429a      	cmp	r2, r3
 8006bc8:	d007      	beq.n	8006bda <xTaskCheckForTimeOut+0x86>
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	685b      	ldr	r3, [r3, #4]
 8006bce:	69ba      	ldr	r2, [r7, #24]
 8006bd0:	429a      	cmp	r2, r3
 8006bd2:	d302      	bcc.n	8006bda <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006bd4:	2301      	movs	r3, #1
 8006bd6:	61fb      	str	r3, [r7, #28]
 8006bd8:	e015      	b.n	8006c06 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8006bda:	683b      	ldr	r3, [r7, #0]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	697a      	ldr	r2, [r7, #20]
 8006be0:	429a      	cmp	r2, r3
 8006be2:	d20b      	bcs.n	8006bfc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006be4:	683b      	ldr	r3, [r7, #0]
 8006be6:	681a      	ldr	r2, [r3, #0]
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	1ad2      	subs	r2, r2, r3
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006bf0:	6878      	ldr	r0, [r7, #4]
 8006bf2:	f7ff ff99 	bl	8006b28 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006bf6:	2300      	movs	r3, #0
 8006bf8:	61fb      	str	r3, [r7, #28]
 8006bfa:	e004      	b.n	8006c06 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8006bfc:	683b      	ldr	r3, [r7, #0]
 8006bfe:	2200      	movs	r2, #0
 8006c00:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006c02:	2301      	movs	r3, #1
 8006c04:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006c06:	f000 ff91 	bl	8007b2c <vPortExitCritical>

	return xReturn;
 8006c0a:	69fb      	ldr	r3, [r7, #28]
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3720      	adds	r7, #32
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}
 8006c14:	200012e0 	.word	0x200012e0
 8006c18:	200012f4 	.word	0x200012f4

08006c1c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8006c1c:	b480      	push	{r7}
 8006c1e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006c20:	4b03      	ldr	r3, [pc, #12]	@ (8006c30 <vTaskMissedYield+0x14>)
 8006c22:	2201      	movs	r2, #1
 8006c24:	601a      	str	r2, [r3, #0]
}
 8006c26:	bf00      	nop
 8006c28:	46bd      	mov	sp, r7
 8006c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c2e:	4770      	bx	lr
 8006c30:	200012f0 	.word	0x200012f0

08006c34 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b082      	sub	sp, #8
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8006c3c:	f000 f852 	bl	8006ce4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8006c40:	4b06      	ldr	r3, [pc, #24]	@ (8006c5c <prvIdleTask+0x28>)
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d9f9      	bls.n	8006c3c <prvIdleTask+0x8>
			{
				taskYIELD();
 8006c48:	4b05      	ldr	r3, [pc, #20]	@ (8006c60 <prvIdleTask+0x2c>)
 8006c4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c4e:	601a      	str	r2, [r3, #0]
 8006c50:	f3bf 8f4f 	dsb	sy
 8006c54:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8006c58:	e7f0      	b.n	8006c3c <prvIdleTask+0x8>
 8006c5a:	bf00      	nop
 8006c5c:	20000e0c 	.word	0x20000e0c
 8006c60:	e000ed04 	.word	0xe000ed04

08006c64 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b082      	sub	sp, #8
 8006c68:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c6a:	2300      	movs	r3, #0
 8006c6c:	607b      	str	r3, [r7, #4]
 8006c6e:	e00c      	b.n	8006c8a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8006c70:	687a      	ldr	r2, [r7, #4]
 8006c72:	4613      	mov	r3, r2
 8006c74:	009b      	lsls	r3, r3, #2
 8006c76:	4413      	add	r3, r2
 8006c78:	009b      	lsls	r3, r3, #2
 8006c7a:	4a12      	ldr	r2, [pc, #72]	@ (8006cc4 <prvInitialiseTaskLists+0x60>)
 8006c7c:	4413      	add	r3, r2
 8006c7e:	4618      	mov	r0, r3
 8006c80:	f7fe fb18 	bl	80052b4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	3301      	adds	r3, #1
 8006c88:	607b      	str	r3, [r7, #4]
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2b37      	cmp	r3, #55	@ 0x37
 8006c8e:	d9ef      	bls.n	8006c70 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006c90:	480d      	ldr	r0, [pc, #52]	@ (8006cc8 <prvInitialiseTaskLists+0x64>)
 8006c92:	f7fe fb0f 	bl	80052b4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8006c96:	480d      	ldr	r0, [pc, #52]	@ (8006ccc <prvInitialiseTaskLists+0x68>)
 8006c98:	f7fe fb0c 	bl	80052b4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006c9c:	480c      	ldr	r0, [pc, #48]	@ (8006cd0 <prvInitialiseTaskLists+0x6c>)
 8006c9e:	f7fe fb09 	bl	80052b4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006ca2:	480c      	ldr	r0, [pc, #48]	@ (8006cd4 <prvInitialiseTaskLists+0x70>)
 8006ca4:	f7fe fb06 	bl	80052b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006ca8:	480b      	ldr	r0, [pc, #44]	@ (8006cd8 <prvInitialiseTaskLists+0x74>)
 8006caa:	f7fe fb03 	bl	80052b4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006cae:	4b0b      	ldr	r3, [pc, #44]	@ (8006cdc <prvInitialiseTaskLists+0x78>)
 8006cb0:	4a05      	ldr	r2, [pc, #20]	@ (8006cc8 <prvInitialiseTaskLists+0x64>)
 8006cb2:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006cb4:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce0 <prvInitialiseTaskLists+0x7c>)
 8006cb6:	4a05      	ldr	r2, [pc, #20]	@ (8006ccc <prvInitialiseTaskLists+0x68>)
 8006cb8:	601a      	str	r2, [r3, #0]
}
 8006cba:	bf00      	nop
 8006cbc:	3708      	adds	r7, #8
 8006cbe:	46bd      	mov	sp, r7
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	20000e0c 	.word	0x20000e0c
 8006cc8:	2000126c 	.word	0x2000126c
 8006ccc:	20001280 	.word	0x20001280
 8006cd0:	2000129c 	.word	0x2000129c
 8006cd4:	200012b0 	.word	0x200012b0
 8006cd8:	200012c8 	.word	0x200012c8
 8006cdc:	20001294 	.word	0x20001294
 8006ce0:	20001298 	.word	0x20001298

08006ce4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006ce4:	b580      	push	{r7, lr}
 8006ce6:	b082      	sub	sp, #8
 8006ce8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006cea:	e019      	b.n	8006d20 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006cec:	f000 feec 	bl	8007ac8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cf0:	4b10      	ldr	r3, [pc, #64]	@ (8006d34 <prvCheckTasksWaitingTermination+0x50>)
 8006cf2:	68db      	ldr	r3, [r3, #12]
 8006cf4:	68db      	ldr	r3, [r3, #12]
 8006cf6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	3304      	adds	r3, #4
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	f7fe fb63 	bl	80053c8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006d02:	4b0d      	ldr	r3, [pc, #52]	@ (8006d38 <prvCheckTasksWaitingTermination+0x54>)
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	3b01      	subs	r3, #1
 8006d08:	4a0b      	ldr	r2, [pc, #44]	@ (8006d38 <prvCheckTasksWaitingTermination+0x54>)
 8006d0a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006d0c:	4b0b      	ldr	r3, [pc, #44]	@ (8006d3c <prvCheckTasksWaitingTermination+0x58>)
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	3b01      	subs	r3, #1
 8006d12:	4a0a      	ldr	r2, [pc, #40]	@ (8006d3c <prvCheckTasksWaitingTermination+0x58>)
 8006d14:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006d16:	f000 ff09 	bl	8007b2c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006d1a:	6878      	ldr	r0, [r7, #4]
 8006d1c:	f000 f810 	bl	8006d40 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006d20:	4b06      	ldr	r3, [pc, #24]	@ (8006d3c <prvCheckTasksWaitingTermination+0x58>)
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d1e1      	bne.n	8006cec <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006d28:	bf00      	nop
 8006d2a:	bf00      	nop
 8006d2c:	3708      	adds	r7, #8
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	bd80      	pop	{r7, pc}
 8006d32:	bf00      	nop
 8006d34:	200012b0 	.word	0x200012b0
 8006d38:	200012dc 	.word	0x200012dc
 8006d3c:	200012c4 	.word	0x200012c4

08006d40 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b084      	sub	sp, #16
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	3354      	adds	r3, #84	@ 0x54
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	f001 f9d3 	bl	80080f8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d108      	bne.n	8006d6e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d60:	4618      	mov	r0, r3
 8006d62:	f001 f8a1 	bl	8007ea8 <vPortFree>
				vPortFree( pxTCB );
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f001 f89e 	bl	8007ea8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006d6c:	e019      	b.n	8006da2 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d74:	2b01      	cmp	r3, #1
 8006d76:	d103      	bne.n	8006d80 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f001 f895 	bl	8007ea8 <vPortFree>
	}
 8006d7e:	e010      	b.n	8006da2 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d00b      	beq.n	8006da2 <prvDeleteTCB+0x62>
	__asm volatile
 8006d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d8e:	f383 8811 	msr	BASEPRI, r3
 8006d92:	f3bf 8f6f 	isb	sy
 8006d96:	f3bf 8f4f 	dsb	sy
 8006d9a:	60fb      	str	r3, [r7, #12]
}
 8006d9c:	bf00      	nop
 8006d9e:	bf00      	nop
 8006da0:	e7fd      	b.n	8006d9e <prvDeleteTCB+0x5e>
	}
 8006da2:	bf00      	nop
 8006da4:	3710      	adds	r7, #16
 8006da6:	46bd      	mov	sp, r7
 8006da8:	bd80      	pop	{r7, pc}
	...

08006dac <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006dac:	b480      	push	{r7}
 8006dae:	b083      	sub	sp, #12
 8006db0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006db2:	4b0c      	ldr	r3, [pc, #48]	@ (8006de4 <prvResetNextTaskUnblockTime+0x38>)
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	2b00      	cmp	r3, #0
 8006dba:	d104      	bne.n	8006dc6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006dbc:	4b0a      	ldr	r3, [pc, #40]	@ (8006de8 <prvResetNextTaskUnblockTime+0x3c>)
 8006dbe:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006dc2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006dc4:	e008      	b.n	8006dd8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006dc6:	4b07      	ldr	r3, [pc, #28]	@ (8006de4 <prvResetNextTaskUnblockTime+0x38>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	68db      	ldr	r3, [r3, #12]
 8006dcc:	68db      	ldr	r3, [r3, #12]
 8006dce:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	4a04      	ldr	r2, [pc, #16]	@ (8006de8 <prvResetNextTaskUnblockTime+0x3c>)
 8006dd6:	6013      	str	r3, [r2, #0]
}
 8006dd8:	bf00      	nop
 8006dda:	370c      	adds	r7, #12
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de2:	4770      	bx	lr
 8006de4:	20001294 	.word	0x20001294
 8006de8:	200012fc 	.word	0x200012fc

08006dec <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006dec:	b480      	push	{r7}
 8006dee:	b083      	sub	sp, #12
 8006df0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006df2:	4b0b      	ldr	r3, [pc, #44]	@ (8006e20 <xTaskGetSchedulerState+0x34>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d102      	bne.n	8006e00 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	607b      	str	r3, [r7, #4]
 8006dfe:	e008      	b.n	8006e12 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006e00:	4b08      	ldr	r3, [pc, #32]	@ (8006e24 <xTaskGetSchedulerState+0x38>)
 8006e02:	681b      	ldr	r3, [r3, #0]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d102      	bne.n	8006e0e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8006e08:	2302      	movs	r3, #2
 8006e0a:	607b      	str	r3, [r7, #4]
 8006e0c:	e001      	b.n	8006e12 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006e12:	687b      	ldr	r3, [r7, #4]
	}
 8006e14:	4618      	mov	r0, r3
 8006e16:	370c      	adds	r7, #12
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e1e:	4770      	bx	lr
 8006e20:	200012e8 	.word	0x200012e8
 8006e24:	20001304 	.word	0x20001304

08006e28 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b084      	sub	sp, #16
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8006e34:	2300      	movs	r3, #0
 8006e36:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d051      	beq.n	8006ee2 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8006e3e:	68bb      	ldr	r3, [r7, #8]
 8006e40:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e42:	4b2a      	ldr	r3, [pc, #168]	@ (8006eec <xTaskPriorityInherit+0xc4>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d241      	bcs.n	8006ed0 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8006e4c:	68bb      	ldr	r3, [r7, #8]
 8006e4e:	699b      	ldr	r3, [r3, #24]
 8006e50:	2b00      	cmp	r3, #0
 8006e52:	db06      	blt.n	8006e62 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006e54:	4b25      	ldr	r3, [pc, #148]	@ (8006eec <xTaskPriorityInherit+0xc4>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e5a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8006e62:	68bb      	ldr	r3, [r7, #8]
 8006e64:	6959      	ldr	r1, [r3, #20]
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e6a:	4613      	mov	r3, r2
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	4413      	add	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	4a1f      	ldr	r2, [pc, #124]	@ (8006ef0 <xTaskPriorityInherit+0xc8>)
 8006e74:	4413      	add	r3, r2
 8006e76:	4299      	cmp	r1, r3
 8006e78:	d122      	bne.n	8006ec0 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006e7a:	68bb      	ldr	r3, [r7, #8]
 8006e7c:	3304      	adds	r3, #4
 8006e7e:	4618      	mov	r0, r3
 8006e80:	f7fe faa2 	bl	80053c8 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006e84:	4b19      	ldr	r3, [pc, #100]	@ (8006eec <xTaskPriorityInherit+0xc4>)
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e8a:	68bb      	ldr	r3, [r7, #8]
 8006e8c:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006e92:	4b18      	ldr	r3, [pc, #96]	@ (8006ef4 <xTaskPriorityInherit+0xcc>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d903      	bls.n	8006ea2 <xTaskPriorityInherit+0x7a>
 8006e9a:	68bb      	ldr	r3, [r7, #8]
 8006e9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e9e:	4a15      	ldr	r2, [pc, #84]	@ (8006ef4 <xTaskPriorityInherit+0xcc>)
 8006ea0:	6013      	str	r3, [r2, #0]
 8006ea2:	68bb      	ldr	r3, [r7, #8]
 8006ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea6:	4613      	mov	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	4413      	add	r3, r2
 8006eac:	009b      	lsls	r3, r3, #2
 8006eae:	4a10      	ldr	r2, [pc, #64]	@ (8006ef0 <xTaskPriorityInherit+0xc8>)
 8006eb0:	441a      	add	r2, r3
 8006eb2:	68bb      	ldr	r3, [r7, #8]
 8006eb4:	3304      	adds	r3, #4
 8006eb6:	4619      	mov	r1, r3
 8006eb8:	4610      	mov	r0, r2
 8006eba:	f7fe fa28 	bl	800530e <vListInsertEnd>
 8006ebe:	e004      	b.n	8006eca <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8006ec0:	4b0a      	ldr	r3, [pc, #40]	@ (8006eec <xTaskPriorityInherit+0xc4>)
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ec6:	68bb      	ldr	r3, [r7, #8]
 8006ec8:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	60fb      	str	r3, [r7, #12]
 8006ece:	e008      	b.n	8006ee2 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8006ed0:	68bb      	ldr	r3, [r7, #8]
 8006ed2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006ed4:	4b05      	ldr	r3, [pc, #20]	@ (8006eec <xTaskPriorityInherit+0xc4>)
 8006ed6:	681b      	ldr	r3, [r3, #0]
 8006ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006eda:	429a      	cmp	r2, r3
 8006edc:	d201      	bcs.n	8006ee2 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8006ede:	2301      	movs	r3, #1
 8006ee0:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006ee2:	68fb      	ldr	r3, [r7, #12]
	}
 8006ee4:	4618      	mov	r0, r3
 8006ee6:	3710      	adds	r7, #16
 8006ee8:	46bd      	mov	sp, r7
 8006eea:	bd80      	pop	{r7, pc}
 8006eec:	20000e08 	.word	0x20000e08
 8006ef0:	20000e0c 	.word	0x20000e0c
 8006ef4:	200012e4 	.word	0x200012e4

08006ef8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8006ef8:	b580      	push	{r7, lr}
 8006efa:	b086      	sub	sp, #24
 8006efc:	af00      	add	r7, sp, #0
 8006efe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006f04:	2300      	movs	r3, #0
 8006f06:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d058      	beq.n	8006fc0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006f0e:	4b2f      	ldr	r3, [pc, #188]	@ (8006fcc <xTaskPriorityDisinherit+0xd4>)
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	693a      	ldr	r2, [r7, #16]
 8006f14:	429a      	cmp	r2, r3
 8006f16:	d00b      	beq.n	8006f30 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8006f18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f1c:	f383 8811 	msr	BASEPRI, r3
 8006f20:	f3bf 8f6f 	isb	sy
 8006f24:	f3bf 8f4f 	dsb	sy
 8006f28:	60fb      	str	r3, [r7, #12]
}
 8006f2a:	bf00      	nop
 8006f2c:	bf00      	nop
 8006f2e:	e7fd      	b.n	8006f2c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8006f30:	693b      	ldr	r3, [r7, #16]
 8006f32:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d10b      	bne.n	8006f50 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006f38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f3c:	f383 8811 	msr	BASEPRI, r3
 8006f40:	f3bf 8f6f 	isb	sy
 8006f44:	f3bf 8f4f 	dsb	sy
 8006f48:	60bb      	str	r3, [r7, #8]
}
 8006f4a:	bf00      	nop
 8006f4c:	bf00      	nop
 8006f4e:	e7fd      	b.n	8006f4c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f54:	1e5a      	subs	r2, r3, #1
 8006f56:	693b      	ldr	r3, [r7, #16]
 8006f58:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006f5a:	693b      	ldr	r3, [r7, #16]
 8006f5c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f5e:	693b      	ldr	r3, [r7, #16]
 8006f60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f62:	429a      	cmp	r2, r3
 8006f64:	d02c      	beq.n	8006fc0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8006f66:	693b      	ldr	r3, [r7, #16]
 8006f68:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d128      	bne.n	8006fc0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006f6e:	693b      	ldr	r3, [r7, #16]
 8006f70:	3304      	adds	r3, #4
 8006f72:	4618      	mov	r0, r3
 8006f74:	f7fe fa28 	bl	80053c8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006f78:	693b      	ldr	r3, [r7, #16]
 8006f7a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006f7c:	693b      	ldr	r3, [r7, #16]
 8006f7e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f84:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006f88:	693b      	ldr	r3, [r7, #16]
 8006f8a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006f8c:	693b      	ldr	r3, [r7, #16]
 8006f8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f90:	4b0f      	ldr	r3, [pc, #60]	@ (8006fd0 <xTaskPriorityDisinherit+0xd8>)
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	429a      	cmp	r2, r3
 8006f96:	d903      	bls.n	8006fa0 <xTaskPriorityDisinherit+0xa8>
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9c:	4a0c      	ldr	r2, [pc, #48]	@ (8006fd0 <xTaskPriorityDisinherit+0xd8>)
 8006f9e:	6013      	str	r3, [r2, #0]
 8006fa0:	693b      	ldr	r3, [r7, #16]
 8006fa2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa4:	4613      	mov	r3, r2
 8006fa6:	009b      	lsls	r3, r3, #2
 8006fa8:	4413      	add	r3, r2
 8006faa:	009b      	lsls	r3, r3, #2
 8006fac:	4a09      	ldr	r2, [pc, #36]	@ (8006fd4 <xTaskPriorityDisinherit+0xdc>)
 8006fae:	441a      	add	r2, r3
 8006fb0:	693b      	ldr	r3, [r7, #16]
 8006fb2:	3304      	adds	r3, #4
 8006fb4:	4619      	mov	r1, r3
 8006fb6:	4610      	mov	r0, r2
 8006fb8:	f7fe f9a9 	bl	800530e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006fbc:	2301      	movs	r3, #1
 8006fbe:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006fc0:	697b      	ldr	r3, [r7, #20]
	}
 8006fc2:	4618      	mov	r0, r3
 8006fc4:	3718      	adds	r7, #24
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop
 8006fcc:	20000e08 	.word	0x20000e08
 8006fd0:	200012e4 	.word	0x200012e4
 8006fd4:	20000e0c 	.word	0x20000e0c

08006fd8 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b088      	sub	sp, #32
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8006fe6:	2301      	movs	r3, #1
 8006fe8:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d06c      	beq.n	80070ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8006ff0:	69bb      	ldr	r3, [r7, #24]
 8006ff2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d10b      	bne.n	8007010 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8006ff8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ffc:	f383 8811 	msr	BASEPRI, r3
 8007000:	f3bf 8f6f 	isb	sy
 8007004:	f3bf 8f4f 	dsb	sy
 8007008:	60fb      	str	r3, [r7, #12]
}
 800700a:	bf00      	nop
 800700c:	bf00      	nop
 800700e:	e7fd      	b.n	800700c <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007010:	69bb      	ldr	r3, [r7, #24]
 8007012:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	429a      	cmp	r2, r3
 8007018:	d902      	bls.n	8007020 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800701a:	683b      	ldr	r3, [r7, #0]
 800701c:	61fb      	str	r3, [r7, #28]
 800701e:	e002      	b.n	8007026 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007020:	69bb      	ldr	r3, [r7, #24]
 8007022:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007024:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 8007026:	69bb      	ldr	r3, [r7, #24]
 8007028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800702a:	69fa      	ldr	r2, [r7, #28]
 800702c:	429a      	cmp	r2, r3
 800702e:	d04c      	beq.n	80070ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007030:	69bb      	ldr	r3, [r7, #24]
 8007032:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007034:	697a      	ldr	r2, [r7, #20]
 8007036:	429a      	cmp	r2, r3
 8007038:	d147      	bne.n	80070ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800703a:	4b26      	ldr	r3, [pc, #152]	@ (80070d4 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	69ba      	ldr	r2, [r7, #24]
 8007040:	429a      	cmp	r2, r3
 8007042:	d10b      	bne.n	800705c <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007044:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007048:	f383 8811 	msr	BASEPRI, r3
 800704c:	f3bf 8f6f 	isb	sy
 8007050:	f3bf 8f4f 	dsb	sy
 8007054:	60bb      	str	r3, [r7, #8]
}
 8007056:	bf00      	nop
 8007058:	bf00      	nop
 800705a:	e7fd      	b.n	8007058 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800705c:	69bb      	ldr	r3, [r7, #24]
 800705e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007060:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007062:	69bb      	ldr	r3, [r7, #24]
 8007064:	69fa      	ldr	r2, [r7, #28]
 8007066:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007068:	69bb      	ldr	r3, [r7, #24]
 800706a:	699b      	ldr	r3, [r3, #24]
 800706c:	2b00      	cmp	r3, #0
 800706e:	db04      	blt.n	800707a <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007070:	69fb      	ldr	r3, [r7, #28]
 8007072:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007076:	69bb      	ldr	r3, [r7, #24]
 8007078:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800707a:	69bb      	ldr	r3, [r7, #24]
 800707c:	6959      	ldr	r1, [r3, #20]
 800707e:	693a      	ldr	r2, [r7, #16]
 8007080:	4613      	mov	r3, r2
 8007082:	009b      	lsls	r3, r3, #2
 8007084:	4413      	add	r3, r2
 8007086:	009b      	lsls	r3, r3, #2
 8007088:	4a13      	ldr	r2, [pc, #76]	@ (80070d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800708a:	4413      	add	r3, r2
 800708c:	4299      	cmp	r1, r3
 800708e:	d11c      	bne.n	80070ca <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007090:	69bb      	ldr	r3, [r7, #24]
 8007092:	3304      	adds	r3, #4
 8007094:	4618      	mov	r0, r3
 8007096:	f7fe f997 	bl	80053c8 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800709a:	69bb      	ldr	r3, [r7, #24]
 800709c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800709e:	4b0f      	ldr	r3, [pc, #60]	@ (80070dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	429a      	cmp	r2, r3
 80070a4:	d903      	bls.n	80070ae <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80070a6:	69bb      	ldr	r3, [r7, #24]
 80070a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80070aa:	4a0c      	ldr	r2, [pc, #48]	@ (80070dc <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80070ac:	6013      	str	r3, [r2, #0]
 80070ae:	69bb      	ldr	r3, [r7, #24]
 80070b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070b2:	4613      	mov	r3, r2
 80070b4:	009b      	lsls	r3, r3, #2
 80070b6:	4413      	add	r3, r2
 80070b8:	009b      	lsls	r3, r3, #2
 80070ba:	4a07      	ldr	r2, [pc, #28]	@ (80070d8 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80070bc:	441a      	add	r2, r3
 80070be:	69bb      	ldr	r3, [r7, #24]
 80070c0:	3304      	adds	r3, #4
 80070c2:	4619      	mov	r1, r3
 80070c4:	4610      	mov	r0, r2
 80070c6:	f7fe f922 	bl	800530e <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80070ca:	bf00      	nop
 80070cc:	3720      	adds	r7, #32
 80070ce:	46bd      	mov	sp, r7
 80070d0:	bd80      	pop	{r7, pc}
 80070d2:	bf00      	nop
 80070d4:	20000e08 	.word	0x20000e08
 80070d8:	20000e0c 	.word	0x20000e0c
 80070dc:	200012e4 	.word	0x200012e4

080070e0 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80070e0:	b480      	push	{r7}
 80070e2:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80070e4:	4b07      	ldr	r3, [pc, #28]	@ (8007104 <pvTaskIncrementMutexHeldCount+0x24>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d004      	beq.n	80070f6 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80070ec:	4b05      	ldr	r3, [pc, #20]	@ (8007104 <pvTaskIncrementMutexHeldCount+0x24>)
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070f2:	3201      	adds	r2, #1
 80070f4:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80070f6:	4b03      	ldr	r3, [pc, #12]	@ (8007104 <pvTaskIncrementMutexHeldCount+0x24>)
 80070f8:	681b      	ldr	r3, [r3, #0]
	}
 80070fa:	4618      	mov	r0, r3
 80070fc:	46bd      	mov	sp, r7
 80070fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007102:	4770      	bx	lr
 8007104:	20000e08 	.word	0x20000e08

08007108 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007108:	b580      	push	{r7, lr}
 800710a:	b084      	sub	sp, #16
 800710c:	af00      	add	r7, sp, #0
 800710e:	6078      	str	r0, [r7, #4]
 8007110:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007112:	4b21      	ldr	r3, [pc, #132]	@ (8007198 <prvAddCurrentTaskToDelayedList+0x90>)
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007118:	4b20      	ldr	r3, [pc, #128]	@ (800719c <prvAddCurrentTaskToDelayedList+0x94>)
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	3304      	adds	r3, #4
 800711e:	4618      	mov	r0, r3
 8007120:	f7fe f952 	bl	80053c8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800712a:	d10a      	bne.n	8007142 <prvAddCurrentTaskToDelayedList+0x3a>
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	2b00      	cmp	r3, #0
 8007130:	d007      	beq.n	8007142 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007132:	4b1a      	ldr	r3, [pc, #104]	@ (800719c <prvAddCurrentTaskToDelayedList+0x94>)
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	3304      	adds	r3, #4
 8007138:	4619      	mov	r1, r3
 800713a:	4819      	ldr	r0, [pc, #100]	@ (80071a0 <prvAddCurrentTaskToDelayedList+0x98>)
 800713c:	f7fe f8e7 	bl	800530e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007140:	e026      	b.n	8007190 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007142:	68fa      	ldr	r2, [r7, #12]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	4413      	add	r3, r2
 8007148:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800714a:	4b14      	ldr	r3, [pc, #80]	@ (800719c <prvAddCurrentTaskToDelayedList+0x94>)
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	68ba      	ldr	r2, [r7, #8]
 8007150:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007152:	68ba      	ldr	r2, [r7, #8]
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	429a      	cmp	r2, r3
 8007158:	d209      	bcs.n	800716e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800715a:	4b12      	ldr	r3, [pc, #72]	@ (80071a4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800715c:	681a      	ldr	r2, [r3, #0]
 800715e:	4b0f      	ldr	r3, [pc, #60]	@ (800719c <prvAddCurrentTaskToDelayedList+0x94>)
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	3304      	adds	r3, #4
 8007164:	4619      	mov	r1, r3
 8007166:	4610      	mov	r0, r2
 8007168:	f7fe f8f5 	bl	8005356 <vListInsert>
}
 800716c:	e010      	b.n	8007190 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800716e:	4b0e      	ldr	r3, [pc, #56]	@ (80071a8 <prvAddCurrentTaskToDelayedList+0xa0>)
 8007170:	681a      	ldr	r2, [r3, #0]
 8007172:	4b0a      	ldr	r3, [pc, #40]	@ (800719c <prvAddCurrentTaskToDelayedList+0x94>)
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	3304      	adds	r3, #4
 8007178:	4619      	mov	r1, r3
 800717a:	4610      	mov	r0, r2
 800717c:	f7fe f8eb 	bl	8005356 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007180:	4b0a      	ldr	r3, [pc, #40]	@ (80071ac <prvAddCurrentTaskToDelayedList+0xa4>)
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	68ba      	ldr	r2, [r7, #8]
 8007186:	429a      	cmp	r2, r3
 8007188:	d202      	bcs.n	8007190 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800718a:	4a08      	ldr	r2, [pc, #32]	@ (80071ac <prvAddCurrentTaskToDelayedList+0xa4>)
 800718c:	68bb      	ldr	r3, [r7, #8]
 800718e:	6013      	str	r3, [r2, #0]
}
 8007190:	bf00      	nop
 8007192:	3710      	adds	r7, #16
 8007194:	46bd      	mov	sp, r7
 8007196:	bd80      	pop	{r7, pc}
 8007198:	200012e0 	.word	0x200012e0
 800719c:	20000e08 	.word	0x20000e08
 80071a0:	200012c8 	.word	0x200012c8
 80071a4:	20001298 	.word	0x20001298
 80071a8:	20001294 	.word	0x20001294
 80071ac:	200012fc 	.word	0x200012fc

080071b0 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b08a      	sub	sp, #40	@ 0x28
 80071b4:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 80071b6:	2300      	movs	r3, #0
 80071b8:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 80071ba:	f000 fb13 	bl	80077e4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80071be:	4b1d      	ldr	r3, [pc, #116]	@ (8007234 <xTimerCreateTimerTask+0x84>)
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d021      	beq.n	800720a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80071c6:	2300      	movs	r3, #0
 80071c8:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80071ca:	2300      	movs	r3, #0
 80071cc:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80071ce:	1d3a      	adds	r2, r7, #4
 80071d0:	f107 0108 	add.w	r1, r7, #8
 80071d4:	f107 030c 	add.w	r3, r7, #12
 80071d8:	4618      	mov	r0, r3
 80071da:	f7fe f851 	bl	8005280 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80071de:	6879      	ldr	r1, [r7, #4]
 80071e0:	68bb      	ldr	r3, [r7, #8]
 80071e2:	68fa      	ldr	r2, [r7, #12]
 80071e4:	9202      	str	r2, [sp, #8]
 80071e6:	9301      	str	r3, [sp, #4]
 80071e8:	2302      	movs	r3, #2
 80071ea:	9300      	str	r3, [sp, #0]
 80071ec:	2300      	movs	r3, #0
 80071ee:	460a      	mov	r2, r1
 80071f0:	4911      	ldr	r1, [pc, #68]	@ (8007238 <xTimerCreateTimerTask+0x88>)
 80071f2:	4812      	ldr	r0, [pc, #72]	@ (800723c <xTimerCreateTimerTask+0x8c>)
 80071f4:	f7fe ffa2 	bl	800613c <xTaskCreateStatic>
 80071f8:	4603      	mov	r3, r0
 80071fa:	4a11      	ldr	r2, [pc, #68]	@ (8007240 <xTimerCreateTimerTask+0x90>)
 80071fc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80071fe:	4b10      	ldr	r3, [pc, #64]	@ (8007240 <xTimerCreateTimerTask+0x90>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	2b00      	cmp	r3, #0
 8007204:	d001      	beq.n	800720a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8007206:	2301      	movs	r3, #1
 8007208:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	2b00      	cmp	r3, #0
 800720e:	d10b      	bne.n	8007228 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8007210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007214:	f383 8811 	msr	BASEPRI, r3
 8007218:	f3bf 8f6f 	isb	sy
 800721c:	f3bf 8f4f 	dsb	sy
 8007220:	613b      	str	r3, [r7, #16]
}
 8007222:	bf00      	nop
 8007224:	bf00      	nop
 8007226:	e7fd      	b.n	8007224 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8007228:	697b      	ldr	r3, [r7, #20]
}
 800722a:	4618      	mov	r0, r3
 800722c:	3718      	adds	r7, #24
 800722e:	46bd      	mov	sp, r7
 8007230:	bd80      	pop	{r7, pc}
 8007232:	bf00      	nop
 8007234:	20001338 	.word	0x20001338
 8007238:	08008344 	.word	0x08008344
 800723c:	0800737d 	.word	0x0800737d
 8007240:	2000133c 	.word	0x2000133c

08007244 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007244:	b580      	push	{r7, lr}
 8007246:	b08a      	sub	sp, #40	@ 0x28
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
 8007250:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007252:	2300      	movs	r3, #0
 8007254:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	2b00      	cmp	r3, #0
 800725a:	d10b      	bne.n	8007274 <xTimerGenericCommand+0x30>
	__asm volatile
 800725c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007260:	f383 8811 	msr	BASEPRI, r3
 8007264:	f3bf 8f6f 	isb	sy
 8007268:	f3bf 8f4f 	dsb	sy
 800726c:	623b      	str	r3, [r7, #32]
}
 800726e:	bf00      	nop
 8007270:	bf00      	nop
 8007272:	e7fd      	b.n	8007270 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007274:	4b19      	ldr	r3, [pc, #100]	@ (80072dc <xTimerGenericCommand+0x98>)
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	2b00      	cmp	r3, #0
 800727a:	d02a      	beq.n	80072d2 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007284:	68fb      	ldr	r3, [r7, #12]
 8007286:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8007288:	68bb      	ldr	r3, [r7, #8]
 800728a:	2b05      	cmp	r3, #5
 800728c:	dc18      	bgt.n	80072c0 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800728e:	f7ff fdad 	bl	8006dec <xTaskGetSchedulerState>
 8007292:	4603      	mov	r3, r0
 8007294:	2b02      	cmp	r3, #2
 8007296:	d109      	bne.n	80072ac <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8007298:	4b10      	ldr	r3, [pc, #64]	@ (80072dc <xTimerGenericCommand+0x98>)
 800729a:	6818      	ldr	r0, [r3, #0]
 800729c:	f107 0110 	add.w	r1, r7, #16
 80072a0:	2300      	movs	r3, #0
 80072a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072a4:	f7fe fa32 	bl	800570c <xQueueGenericSend>
 80072a8:	6278      	str	r0, [r7, #36]	@ 0x24
 80072aa:	e012      	b.n	80072d2 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 80072ac:	4b0b      	ldr	r3, [pc, #44]	@ (80072dc <xTimerGenericCommand+0x98>)
 80072ae:	6818      	ldr	r0, [r3, #0]
 80072b0:	f107 0110 	add.w	r1, r7, #16
 80072b4:	2300      	movs	r3, #0
 80072b6:	2200      	movs	r2, #0
 80072b8:	f7fe fa28 	bl	800570c <xQueueGenericSend>
 80072bc:	6278      	str	r0, [r7, #36]	@ 0x24
 80072be:	e008      	b.n	80072d2 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80072c0:	4b06      	ldr	r3, [pc, #24]	@ (80072dc <xTimerGenericCommand+0x98>)
 80072c2:	6818      	ldr	r0, [r3, #0]
 80072c4:	f107 0110 	add.w	r1, r7, #16
 80072c8:	2300      	movs	r3, #0
 80072ca:	683a      	ldr	r2, [r7, #0]
 80072cc:	f7fe fb20 	bl	8005910 <xQueueGenericSendFromISR>
 80072d0:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80072d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80072d4:	4618      	mov	r0, r3
 80072d6:	3728      	adds	r7, #40	@ 0x28
 80072d8:	46bd      	mov	sp, r7
 80072da:	bd80      	pop	{r7, pc}
 80072dc:	20001338 	.word	0x20001338

080072e0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b088      	sub	sp, #32
 80072e4:	af02      	add	r7, sp, #8
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072ea:	4b23      	ldr	r3, [pc, #140]	@ (8007378 <prvProcessExpiredTimer+0x98>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	68db      	ldr	r3, [r3, #12]
 80072f0:	68db      	ldr	r3, [r3, #12]
 80072f2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80072f4:	697b      	ldr	r3, [r7, #20]
 80072f6:	3304      	adds	r3, #4
 80072f8:	4618      	mov	r0, r3
 80072fa:	f7fe f865 	bl	80053c8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80072fe:	697b      	ldr	r3, [r7, #20]
 8007300:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007304:	f003 0304 	and.w	r3, r3, #4
 8007308:	2b00      	cmp	r3, #0
 800730a:	d023      	beq.n	8007354 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	699a      	ldr	r2, [r3, #24]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	18d1      	adds	r1, r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	683a      	ldr	r2, [r7, #0]
 8007318:	6978      	ldr	r0, [r7, #20]
 800731a:	f000 f8d5 	bl	80074c8 <prvInsertTimerInActiveList>
 800731e:	4603      	mov	r3, r0
 8007320:	2b00      	cmp	r3, #0
 8007322:	d020      	beq.n	8007366 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007324:	2300      	movs	r3, #0
 8007326:	9300      	str	r3, [sp, #0]
 8007328:	2300      	movs	r3, #0
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	2100      	movs	r1, #0
 800732e:	6978      	ldr	r0, [r7, #20]
 8007330:	f7ff ff88 	bl	8007244 <xTimerGenericCommand>
 8007334:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d114      	bne.n	8007366 <prvProcessExpiredTimer+0x86>
	__asm volatile
 800733c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007340:	f383 8811 	msr	BASEPRI, r3
 8007344:	f3bf 8f6f 	isb	sy
 8007348:	f3bf 8f4f 	dsb	sy
 800734c:	60fb      	str	r3, [r7, #12]
}
 800734e:	bf00      	nop
 8007350:	bf00      	nop
 8007352:	e7fd      	b.n	8007350 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007354:	697b      	ldr	r3, [r7, #20]
 8007356:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800735a:	f023 0301 	bic.w	r3, r3, #1
 800735e:	b2da      	uxtb	r2, r3
 8007360:	697b      	ldr	r3, [r7, #20]
 8007362:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007366:	697b      	ldr	r3, [r7, #20]
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	6978      	ldr	r0, [r7, #20]
 800736c:	4798      	blx	r3
}
 800736e:	bf00      	nop
 8007370:	3718      	adds	r7, #24
 8007372:	46bd      	mov	sp, r7
 8007374:	bd80      	pop	{r7, pc}
 8007376:	bf00      	nop
 8007378:	20001330 	.word	0x20001330

0800737c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007384:	f107 0308 	add.w	r3, r7, #8
 8007388:	4618      	mov	r0, r3
 800738a:	f000 f859 	bl	8007440 <prvGetNextExpireTime>
 800738e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007390:	68bb      	ldr	r3, [r7, #8]
 8007392:	4619      	mov	r1, r3
 8007394:	68f8      	ldr	r0, [r7, #12]
 8007396:	f000 f805 	bl	80073a4 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800739a:	f000 f8d7 	bl	800754c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800739e:	bf00      	nop
 80073a0:	e7f0      	b.n	8007384 <prvTimerTask+0x8>
	...

080073a4 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 80073a4:	b580      	push	{r7, lr}
 80073a6:	b084      	sub	sp, #16
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	6078      	str	r0, [r7, #4]
 80073ac:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 80073ae:	f7ff f929 	bl	8006604 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80073b2:	f107 0308 	add.w	r3, r7, #8
 80073b6:	4618      	mov	r0, r3
 80073b8:	f000 f866 	bl	8007488 <prvSampleTimeNow>
 80073bc:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d130      	bne.n	8007426 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80073c4:	683b      	ldr	r3, [r7, #0]
 80073c6:	2b00      	cmp	r3, #0
 80073c8:	d10a      	bne.n	80073e0 <prvProcessTimerOrBlockTask+0x3c>
 80073ca:	687a      	ldr	r2, [r7, #4]
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	429a      	cmp	r2, r3
 80073d0:	d806      	bhi.n	80073e0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80073d2:	f7ff f925 	bl	8006620 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80073d6:	68f9      	ldr	r1, [r7, #12]
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	f7ff ff81 	bl	80072e0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80073de:	e024      	b.n	800742a <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80073e0:	683b      	ldr	r3, [r7, #0]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d008      	beq.n	80073f8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80073e6:	4b13      	ldr	r3, [pc, #76]	@ (8007434 <prvProcessTimerOrBlockTask+0x90>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	681b      	ldr	r3, [r3, #0]
 80073ec:	2b00      	cmp	r3, #0
 80073ee:	d101      	bne.n	80073f4 <prvProcessTimerOrBlockTask+0x50>
 80073f0:	2301      	movs	r3, #1
 80073f2:	e000      	b.n	80073f6 <prvProcessTimerOrBlockTask+0x52>
 80073f4:	2300      	movs	r3, #0
 80073f6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80073f8:	4b0f      	ldr	r3, [pc, #60]	@ (8007438 <prvProcessTimerOrBlockTask+0x94>)
 80073fa:	6818      	ldr	r0, [r3, #0]
 80073fc:	687a      	ldr	r2, [r7, #4]
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	1ad3      	subs	r3, r2, r3
 8007402:	683a      	ldr	r2, [r7, #0]
 8007404:	4619      	mov	r1, r3
 8007406:	f7fe fe65 	bl	80060d4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800740a:	f7ff f909 	bl	8006620 <xTaskResumeAll>
 800740e:	4603      	mov	r3, r0
 8007410:	2b00      	cmp	r3, #0
 8007412:	d10a      	bne.n	800742a <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8007414:	4b09      	ldr	r3, [pc, #36]	@ (800743c <prvProcessTimerOrBlockTask+0x98>)
 8007416:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800741a:	601a      	str	r2, [r3, #0]
 800741c:	f3bf 8f4f 	dsb	sy
 8007420:	f3bf 8f6f 	isb	sy
}
 8007424:	e001      	b.n	800742a <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8007426:	f7ff f8fb 	bl	8006620 <xTaskResumeAll>
}
 800742a:	bf00      	nop
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}
 8007432:	bf00      	nop
 8007434:	20001334 	.word	0x20001334
 8007438:	20001338 	.word	0x20001338
 800743c:	e000ed04 	.word	0xe000ed04

08007440 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007440:	b480      	push	{r7}
 8007442:	b085      	sub	sp, #20
 8007444:	af00      	add	r7, sp, #0
 8007446:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007448:	4b0e      	ldr	r3, [pc, #56]	@ (8007484 <prvGetNextExpireTime+0x44>)
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <prvGetNextExpireTime+0x16>
 8007452:	2201      	movs	r2, #1
 8007454:	e000      	b.n	8007458 <prvGetNextExpireTime+0x18>
 8007456:	2200      	movs	r2, #0
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	681b      	ldr	r3, [r3, #0]
 8007460:	2b00      	cmp	r3, #0
 8007462:	d105      	bne.n	8007470 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007464:	4b07      	ldr	r3, [pc, #28]	@ (8007484 <prvGetNextExpireTime+0x44>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	68db      	ldr	r3, [r3, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	60fb      	str	r3, [r7, #12]
 800746e:	e001      	b.n	8007474 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007470:	2300      	movs	r3, #0
 8007472:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007474:	68fb      	ldr	r3, [r7, #12]
}
 8007476:	4618      	mov	r0, r3
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	20001330 	.word	0x20001330

08007488 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b084      	sub	sp, #16
 800748c:	af00      	add	r7, sp, #0
 800748e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007490:	f7ff f964 	bl	800675c <xTaskGetTickCount>
 8007494:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8007496:	4b0b      	ldr	r3, [pc, #44]	@ (80074c4 <prvSampleTimeNow+0x3c>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68fa      	ldr	r2, [r7, #12]
 800749c:	429a      	cmp	r2, r3
 800749e:	d205      	bcs.n	80074ac <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 80074a0:	f000 f93a 	bl	8007718 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2201      	movs	r2, #1
 80074a8:	601a      	str	r2, [r3, #0]
 80074aa:	e002      	b.n	80074b2 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	2200      	movs	r2, #0
 80074b0:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 80074b2:	4a04      	ldr	r2, [pc, #16]	@ (80074c4 <prvSampleTimeNow+0x3c>)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 80074b8:	68fb      	ldr	r3, [r7, #12]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}
 80074c2:	bf00      	nop
 80074c4:	20001340 	.word	0x20001340

080074c8 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b086      	sub	sp, #24
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	60f8      	str	r0, [r7, #12]
 80074d0:	60b9      	str	r1, [r7, #8]
 80074d2:	607a      	str	r2, [r7, #4]
 80074d4:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80074d6:	2300      	movs	r3, #0
 80074d8:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	68ba      	ldr	r2, [r7, #8]
 80074de:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	68fa      	ldr	r2, [r7, #12]
 80074e4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80074e6:	68ba      	ldr	r2, [r7, #8]
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	429a      	cmp	r2, r3
 80074ec:	d812      	bhi.n	8007514 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80074ee:	687a      	ldr	r2, [r7, #4]
 80074f0:	683b      	ldr	r3, [r7, #0]
 80074f2:	1ad2      	subs	r2, r2, r3
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	699b      	ldr	r3, [r3, #24]
 80074f8:	429a      	cmp	r2, r3
 80074fa:	d302      	bcc.n	8007502 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80074fc:	2301      	movs	r3, #1
 80074fe:	617b      	str	r3, [r7, #20]
 8007500:	e01b      	b.n	800753a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8007502:	4b10      	ldr	r3, [pc, #64]	@ (8007544 <prvInsertTimerInActiveList+0x7c>)
 8007504:	681a      	ldr	r2, [r3, #0]
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	3304      	adds	r3, #4
 800750a:	4619      	mov	r1, r3
 800750c:	4610      	mov	r0, r2
 800750e:	f7fd ff22 	bl	8005356 <vListInsert>
 8007512:	e012      	b.n	800753a <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	683b      	ldr	r3, [r7, #0]
 8007518:	429a      	cmp	r2, r3
 800751a:	d206      	bcs.n	800752a <prvInsertTimerInActiveList+0x62>
 800751c:	68ba      	ldr	r2, [r7, #8]
 800751e:	683b      	ldr	r3, [r7, #0]
 8007520:	429a      	cmp	r2, r3
 8007522:	d302      	bcc.n	800752a <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007524:	2301      	movs	r3, #1
 8007526:	617b      	str	r3, [r7, #20]
 8007528:	e007      	b.n	800753a <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800752a:	4b07      	ldr	r3, [pc, #28]	@ (8007548 <prvInsertTimerInActiveList+0x80>)
 800752c:	681a      	ldr	r2, [r3, #0]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	3304      	adds	r3, #4
 8007532:	4619      	mov	r1, r3
 8007534:	4610      	mov	r0, r2
 8007536:	f7fd ff0e 	bl	8005356 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800753a:	697b      	ldr	r3, [r7, #20]
}
 800753c:	4618      	mov	r0, r3
 800753e:	3718      	adds	r7, #24
 8007540:	46bd      	mov	sp, r7
 8007542:	bd80      	pop	{r7, pc}
 8007544:	20001334 	.word	0x20001334
 8007548:	20001330 	.word	0x20001330

0800754c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800754c:	b580      	push	{r7, lr}
 800754e:	b08e      	sub	sp, #56	@ 0x38
 8007550:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007552:	e0ce      	b.n	80076f2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007554:	687b      	ldr	r3, [r7, #4]
 8007556:	2b00      	cmp	r3, #0
 8007558:	da19      	bge.n	800758e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800755a:	1d3b      	adds	r3, r7, #4
 800755c:	3304      	adds	r3, #4
 800755e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007562:	2b00      	cmp	r3, #0
 8007564:	d10b      	bne.n	800757e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007566:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800756a:	f383 8811 	msr	BASEPRI, r3
 800756e:	f3bf 8f6f 	isb	sy
 8007572:	f3bf 8f4f 	dsb	sy
 8007576:	61fb      	str	r3, [r7, #28]
}
 8007578:	bf00      	nop
 800757a:	bf00      	nop
 800757c:	e7fd      	b.n	800757a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800757e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007584:	6850      	ldr	r0, [r2, #4]
 8007586:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007588:	6892      	ldr	r2, [r2, #8]
 800758a:	4611      	mov	r1, r2
 800758c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	2b00      	cmp	r3, #0
 8007592:	f2c0 80ae 	blt.w	80076f2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007596:	68fb      	ldr	r3, [r7, #12]
 8007598:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800759a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800759c:	695b      	ldr	r3, [r3, #20]
 800759e:	2b00      	cmp	r3, #0
 80075a0:	d004      	beq.n	80075ac <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80075a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075a4:	3304      	adds	r3, #4
 80075a6:	4618      	mov	r0, r3
 80075a8:	f7fd ff0e 	bl	80053c8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 80075ac:	463b      	mov	r3, r7
 80075ae:	4618      	mov	r0, r3
 80075b0:	f7ff ff6a 	bl	8007488 <prvSampleTimeNow>
 80075b4:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2b09      	cmp	r3, #9
 80075ba:	f200 8097 	bhi.w	80076ec <prvProcessReceivedCommands+0x1a0>
 80075be:	a201      	add	r2, pc, #4	@ (adr r2, 80075c4 <prvProcessReceivedCommands+0x78>)
 80075c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075c4:	080075ed 	.word	0x080075ed
 80075c8:	080075ed 	.word	0x080075ed
 80075cc:	080075ed 	.word	0x080075ed
 80075d0:	08007663 	.word	0x08007663
 80075d4:	08007677 	.word	0x08007677
 80075d8:	080076c3 	.word	0x080076c3
 80075dc:	080075ed 	.word	0x080075ed
 80075e0:	080075ed 	.word	0x080075ed
 80075e4:	08007663 	.word	0x08007663
 80075e8:	08007677 	.word	0x08007677
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80075ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80075f2:	f043 0301 	orr.w	r3, r3, #1
 80075f6:	b2da      	uxtb	r2, r3
 80075f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80075fe:	68ba      	ldr	r2, [r7, #8]
 8007600:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007602:	699b      	ldr	r3, [r3, #24]
 8007604:	18d1      	adds	r1, r2, r3
 8007606:	68bb      	ldr	r3, [r7, #8]
 8007608:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800760a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800760c:	f7ff ff5c 	bl	80074c8 <prvInsertTimerInActiveList>
 8007610:	4603      	mov	r3, r0
 8007612:	2b00      	cmp	r3, #0
 8007614:	d06c      	beq.n	80076f0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007616:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007618:	6a1b      	ldr	r3, [r3, #32]
 800761a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800761c:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800761e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007620:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007624:	f003 0304 	and.w	r3, r3, #4
 8007628:	2b00      	cmp	r3, #0
 800762a:	d061      	beq.n	80076f0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800762c:	68ba      	ldr	r2, [r7, #8]
 800762e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007630:	699b      	ldr	r3, [r3, #24]
 8007632:	441a      	add	r2, r3
 8007634:	2300      	movs	r3, #0
 8007636:	9300      	str	r3, [sp, #0]
 8007638:	2300      	movs	r3, #0
 800763a:	2100      	movs	r1, #0
 800763c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800763e:	f7ff fe01 	bl	8007244 <xTimerGenericCommand>
 8007642:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007644:	6a3b      	ldr	r3, [r7, #32]
 8007646:	2b00      	cmp	r3, #0
 8007648:	d152      	bne.n	80076f0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800764a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800764e:	f383 8811 	msr	BASEPRI, r3
 8007652:	f3bf 8f6f 	isb	sy
 8007656:	f3bf 8f4f 	dsb	sy
 800765a:	61bb      	str	r3, [r7, #24]
}
 800765c:	bf00      	nop
 800765e:	bf00      	nop
 8007660:	e7fd      	b.n	800765e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007664:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007668:	f023 0301 	bic.w	r3, r3, #1
 800766c:	b2da      	uxtb	r2, r3
 800766e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007670:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007674:	e03d      	b.n	80076f2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007676:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007678:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800767c:	f043 0301 	orr.w	r3, r3, #1
 8007680:	b2da      	uxtb	r2, r3
 8007682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007684:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007688:	68ba      	ldr	r2, [r7, #8]
 800768a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800768e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007690:	699b      	ldr	r3, [r3, #24]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d10b      	bne.n	80076ae <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800769a:	f383 8811 	msr	BASEPRI, r3
 800769e:	f3bf 8f6f 	isb	sy
 80076a2:	f3bf 8f4f 	dsb	sy
 80076a6:	617b      	str	r3, [r7, #20]
}
 80076a8:	bf00      	nop
 80076aa:	bf00      	nop
 80076ac:	e7fd      	b.n	80076aa <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80076ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076b0:	699a      	ldr	r2, [r3, #24]
 80076b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b4:	18d1      	adds	r1, r2, r3
 80076b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076ba:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076bc:	f7ff ff04 	bl	80074c8 <prvInsertTimerInActiveList>
					break;
 80076c0:	e017      	b.n	80076f2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 80076c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076c4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076c8:	f003 0302 	and.w	r3, r3, #2
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d103      	bne.n	80076d8 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 80076d0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80076d2:	f000 fbe9 	bl	8007ea8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 80076d6:	e00c      	b.n	80076f2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80076d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076da:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80076de:	f023 0301 	bic.w	r3, r3, #1
 80076e2:	b2da      	uxtb	r2, r3
 80076e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076e6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80076ea:	e002      	b.n	80076f2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80076ec:	bf00      	nop
 80076ee:	e000      	b.n	80076f2 <prvProcessReceivedCommands+0x1a6>
					break;
 80076f0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80076f2:	4b08      	ldr	r3, [pc, #32]	@ (8007714 <prvProcessReceivedCommands+0x1c8>)
 80076f4:	681b      	ldr	r3, [r3, #0]
 80076f6:	1d39      	adds	r1, r7, #4
 80076f8:	2200      	movs	r2, #0
 80076fa:	4618      	mov	r0, r3
 80076fc:	f7fe f9a6 	bl	8005a4c <xQueueReceive>
 8007700:	4603      	mov	r3, r0
 8007702:	2b00      	cmp	r3, #0
 8007704:	f47f af26 	bne.w	8007554 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007708:	bf00      	nop
 800770a:	bf00      	nop
 800770c:	3730      	adds	r7, #48	@ 0x30
 800770e:	46bd      	mov	sp, r7
 8007710:	bd80      	pop	{r7, pc}
 8007712:	bf00      	nop
 8007714:	20001338 	.word	0x20001338

08007718 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b088      	sub	sp, #32
 800771c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800771e:	e049      	b.n	80077b4 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007720:	4b2e      	ldr	r3, [pc, #184]	@ (80077dc <prvSwitchTimerLists+0xc4>)
 8007722:	681b      	ldr	r3, [r3, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800772a:	4b2c      	ldr	r3, [pc, #176]	@ (80077dc <prvSwitchTimerLists+0xc4>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	68db      	ldr	r3, [r3, #12]
 8007730:	68db      	ldr	r3, [r3, #12]
 8007732:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	3304      	adds	r3, #4
 8007738:	4618      	mov	r0, r3
 800773a:	f7fd fe45 	bl	80053c8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6a1b      	ldr	r3, [r3, #32]
 8007742:	68f8      	ldr	r0, [r7, #12]
 8007744:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800774c:	f003 0304 	and.w	r3, r3, #4
 8007750:	2b00      	cmp	r3, #0
 8007752:	d02f      	beq.n	80077b4 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007754:	68fb      	ldr	r3, [r7, #12]
 8007756:	699b      	ldr	r3, [r3, #24]
 8007758:	693a      	ldr	r2, [r7, #16]
 800775a:	4413      	add	r3, r2
 800775c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800775e:	68ba      	ldr	r2, [r7, #8]
 8007760:	693b      	ldr	r3, [r7, #16]
 8007762:	429a      	cmp	r2, r3
 8007764:	d90e      	bls.n	8007784 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	68ba      	ldr	r2, [r7, #8]
 800776a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	68fa      	ldr	r2, [r7, #12]
 8007770:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007772:	4b1a      	ldr	r3, [pc, #104]	@ (80077dc <prvSwitchTimerLists+0xc4>)
 8007774:	681a      	ldr	r2, [r3, #0]
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	3304      	adds	r3, #4
 800777a:	4619      	mov	r1, r3
 800777c:	4610      	mov	r0, r2
 800777e:	f7fd fdea 	bl	8005356 <vListInsert>
 8007782:	e017      	b.n	80077b4 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007784:	2300      	movs	r3, #0
 8007786:	9300      	str	r3, [sp, #0]
 8007788:	2300      	movs	r3, #0
 800778a:	693a      	ldr	r2, [r7, #16]
 800778c:	2100      	movs	r1, #0
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f7ff fd58 	bl	8007244 <xTimerGenericCommand>
 8007794:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	2b00      	cmp	r3, #0
 800779a:	d10b      	bne.n	80077b4 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800779c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077a0:	f383 8811 	msr	BASEPRI, r3
 80077a4:	f3bf 8f6f 	isb	sy
 80077a8:	f3bf 8f4f 	dsb	sy
 80077ac:	603b      	str	r3, [r7, #0]
}
 80077ae:	bf00      	nop
 80077b0:	bf00      	nop
 80077b2:	e7fd      	b.n	80077b0 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80077b4:	4b09      	ldr	r3, [pc, #36]	@ (80077dc <prvSwitchTimerLists+0xc4>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	d1b0      	bne.n	8007720 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 80077be:	4b07      	ldr	r3, [pc, #28]	@ (80077dc <prvSwitchTimerLists+0xc4>)
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 80077c4:	4b06      	ldr	r3, [pc, #24]	@ (80077e0 <prvSwitchTimerLists+0xc8>)
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	4a04      	ldr	r2, [pc, #16]	@ (80077dc <prvSwitchTimerLists+0xc4>)
 80077ca:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 80077cc:	4a04      	ldr	r2, [pc, #16]	@ (80077e0 <prvSwitchTimerLists+0xc8>)
 80077ce:	697b      	ldr	r3, [r7, #20]
 80077d0:	6013      	str	r3, [r2, #0]
}
 80077d2:	bf00      	nop
 80077d4:	3718      	adds	r7, #24
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	20001330 	.word	0x20001330
 80077e0:	20001334 	.word	0x20001334

080077e4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80077e4:	b580      	push	{r7, lr}
 80077e6:	b082      	sub	sp, #8
 80077e8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80077ea:	f000 f96d 	bl	8007ac8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80077ee:	4b15      	ldr	r3, [pc, #84]	@ (8007844 <prvCheckForValidListAndQueue+0x60>)
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d120      	bne.n	8007838 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80077f6:	4814      	ldr	r0, [pc, #80]	@ (8007848 <prvCheckForValidListAndQueue+0x64>)
 80077f8:	f7fd fd5c 	bl	80052b4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80077fc:	4813      	ldr	r0, [pc, #76]	@ (800784c <prvCheckForValidListAndQueue+0x68>)
 80077fe:	f7fd fd59 	bl	80052b4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007802:	4b13      	ldr	r3, [pc, #76]	@ (8007850 <prvCheckForValidListAndQueue+0x6c>)
 8007804:	4a10      	ldr	r2, [pc, #64]	@ (8007848 <prvCheckForValidListAndQueue+0x64>)
 8007806:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007808:	4b12      	ldr	r3, [pc, #72]	@ (8007854 <prvCheckForValidListAndQueue+0x70>)
 800780a:	4a10      	ldr	r2, [pc, #64]	@ (800784c <prvCheckForValidListAndQueue+0x68>)
 800780c:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800780e:	2300      	movs	r3, #0
 8007810:	9300      	str	r3, [sp, #0]
 8007812:	4b11      	ldr	r3, [pc, #68]	@ (8007858 <prvCheckForValidListAndQueue+0x74>)
 8007814:	4a11      	ldr	r2, [pc, #68]	@ (800785c <prvCheckForValidListAndQueue+0x78>)
 8007816:	2110      	movs	r1, #16
 8007818:	200a      	movs	r0, #10
 800781a:	f7fd fe69 	bl	80054f0 <xQueueGenericCreateStatic>
 800781e:	4603      	mov	r3, r0
 8007820:	4a08      	ldr	r2, [pc, #32]	@ (8007844 <prvCheckForValidListAndQueue+0x60>)
 8007822:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007824:	4b07      	ldr	r3, [pc, #28]	@ (8007844 <prvCheckForValidListAndQueue+0x60>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	2b00      	cmp	r3, #0
 800782a:	d005      	beq.n	8007838 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800782c:	4b05      	ldr	r3, [pc, #20]	@ (8007844 <prvCheckForValidListAndQueue+0x60>)
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	490b      	ldr	r1, [pc, #44]	@ (8007860 <prvCheckForValidListAndQueue+0x7c>)
 8007832:	4618      	mov	r0, r3
 8007834:	f7fe fc24 	bl	8006080 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007838:	f000 f978 	bl	8007b2c <vPortExitCritical>
}
 800783c:	bf00      	nop
 800783e:	46bd      	mov	sp, r7
 8007840:	bd80      	pop	{r7, pc}
 8007842:	bf00      	nop
 8007844:	20001338 	.word	0x20001338
 8007848:	20001308 	.word	0x20001308
 800784c:	2000131c 	.word	0x2000131c
 8007850:	20001330 	.word	0x20001330
 8007854:	20001334 	.word	0x20001334
 8007858:	200013e4 	.word	0x200013e4
 800785c:	20001344 	.word	0x20001344
 8007860:	0800834c 	.word	0x0800834c

08007864 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007864:	b480      	push	{r7}
 8007866:	b085      	sub	sp, #20
 8007868:	af00      	add	r7, sp, #0
 800786a:	60f8      	str	r0, [r7, #12]
 800786c:	60b9      	str	r1, [r7, #8]
 800786e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	3b04      	subs	r3, #4
 8007874:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800787c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800787e:	68fb      	ldr	r3, [r7, #12]
 8007880:	3b04      	subs	r3, #4
 8007882:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007884:	68bb      	ldr	r3, [r7, #8]
 8007886:	f023 0201 	bic.w	r2, r3, #1
 800788a:	68fb      	ldr	r3, [r7, #12]
 800788c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	3b04      	subs	r3, #4
 8007892:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007894:	4a0c      	ldr	r2, [pc, #48]	@ (80078c8 <pxPortInitialiseStack+0x64>)
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	3b14      	subs	r3, #20
 800789e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80078a0:	687a      	ldr	r2, [r7, #4]
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	3b04      	subs	r3, #4
 80078aa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	f06f 0202 	mvn.w	r2, #2
 80078b2:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	3b20      	subs	r3, #32
 80078b8:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 80078ba:	68fb      	ldr	r3, [r7, #12]
}
 80078bc:	4618      	mov	r0, r3
 80078be:	3714      	adds	r7, #20
 80078c0:	46bd      	mov	sp, r7
 80078c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c6:	4770      	bx	lr
 80078c8:	080078cd 	.word	0x080078cd

080078cc <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80078cc:	b480      	push	{r7}
 80078ce:	b085      	sub	sp, #20
 80078d0:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 80078d2:	2300      	movs	r3, #0
 80078d4:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 80078d6:	4b13      	ldr	r3, [pc, #76]	@ (8007924 <prvTaskExitError+0x58>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80078de:	d00b      	beq.n	80078f8 <prvTaskExitError+0x2c>
	__asm volatile
 80078e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078e4:	f383 8811 	msr	BASEPRI, r3
 80078e8:	f3bf 8f6f 	isb	sy
 80078ec:	f3bf 8f4f 	dsb	sy
 80078f0:	60fb      	str	r3, [r7, #12]
}
 80078f2:	bf00      	nop
 80078f4:	bf00      	nop
 80078f6:	e7fd      	b.n	80078f4 <prvTaskExitError+0x28>
	__asm volatile
 80078f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80078fc:	f383 8811 	msr	BASEPRI, r3
 8007900:	f3bf 8f6f 	isb	sy
 8007904:	f3bf 8f4f 	dsb	sy
 8007908:	60bb      	str	r3, [r7, #8]
}
 800790a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800790c:	bf00      	nop
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	2b00      	cmp	r3, #0
 8007912:	d0fc      	beq.n	800790e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007914:	bf00      	nop
 8007916:	bf00      	nop
 8007918:	3714      	adds	r7, #20
 800791a:	46bd      	mov	sp, r7
 800791c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007920:	4770      	bx	lr
 8007922:	bf00      	nop
 8007924:	20000010 	.word	0x20000010
	...

08007930 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007930:	4b07      	ldr	r3, [pc, #28]	@ (8007950 <pxCurrentTCBConst2>)
 8007932:	6819      	ldr	r1, [r3, #0]
 8007934:	6808      	ldr	r0, [r1, #0]
 8007936:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800793a:	f380 8809 	msr	PSP, r0
 800793e:	f3bf 8f6f 	isb	sy
 8007942:	f04f 0000 	mov.w	r0, #0
 8007946:	f380 8811 	msr	BASEPRI, r0
 800794a:	4770      	bx	lr
 800794c:	f3af 8000 	nop.w

08007950 <pxCurrentTCBConst2>:
 8007950:	20000e08 	.word	0x20000e08
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007954:	bf00      	nop
 8007956:	bf00      	nop

08007958 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007958:	4808      	ldr	r0, [pc, #32]	@ (800797c <prvPortStartFirstTask+0x24>)
 800795a:	6800      	ldr	r0, [r0, #0]
 800795c:	6800      	ldr	r0, [r0, #0]
 800795e:	f380 8808 	msr	MSP, r0
 8007962:	f04f 0000 	mov.w	r0, #0
 8007966:	f380 8814 	msr	CONTROL, r0
 800796a:	b662      	cpsie	i
 800796c:	b661      	cpsie	f
 800796e:	f3bf 8f4f 	dsb	sy
 8007972:	f3bf 8f6f 	isb	sy
 8007976:	df00      	svc	0
 8007978:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800797a:	bf00      	nop
 800797c:	e000ed08 	.word	0xe000ed08

08007980 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007980:	b580      	push	{r7, lr}
 8007982:	b086      	sub	sp, #24
 8007984:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007986:	4b47      	ldr	r3, [pc, #284]	@ (8007aa4 <xPortStartScheduler+0x124>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	4a47      	ldr	r2, [pc, #284]	@ (8007aa8 <xPortStartScheduler+0x128>)
 800798c:	4293      	cmp	r3, r2
 800798e:	d10b      	bne.n	80079a8 <xPortStartScheduler+0x28>
	__asm volatile
 8007990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007994:	f383 8811 	msr	BASEPRI, r3
 8007998:	f3bf 8f6f 	isb	sy
 800799c:	f3bf 8f4f 	dsb	sy
 80079a0:	60fb      	str	r3, [r7, #12]
}
 80079a2:	bf00      	nop
 80079a4:	bf00      	nop
 80079a6:	e7fd      	b.n	80079a4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80079a8:	4b3e      	ldr	r3, [pc, #248]	@ (8007aa4 <xPortStartScheduler+0x124>)
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a3f      	ldr	r2, [pc, #252]	@ (8007aac <xPortStartScheduler+0x12c>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d10b      	bne.n	80079ca <xPortStartScheduler+0x4a>
	__asm volatile
 80079b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b6:	f383 8811 	msr	BASEPRI, r3
 80079ba:	f3bf 8f6f 	isb	sy
 80079be:	f3bf 8f4f 	dsb	sy
 80079c2:	613b      	str	r3, [r7, #16]
}
 80079c4:	bf00      	nop
 80079c6:	bf00      	nop
 80079c8:	e7fd      	b.n	80079c6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80079ca:	4b39      	ldr	r3, [pc, #228]	@ (8007ab0 <xPortStartScheduler+0x130>)
 80079cc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80079ce:	697b      	ldr	r3, [r7, #20]
 80079d0:	781b      	ldrb	r3, [r3, #0]
 80079d2:	b2db      	uxtb	r3, r3
 80079d4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	22ff      	movs	r2, #255	@ 0xff
 80079da:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80079dc:	697b      	ldr	r3, [r7, #20]
 80079de:	781b      	ldrb	r3, [r3, #0]
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80079e4:	78fb      	ldrb	r3, [r7, #3]
 80079e6:	b2db      	uxtb	r3, r3
 80079e8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80079ec:	b2da      	uxtb	r2, r3
 80079ee:	4b31      	ldr	r3, [pc, #196]	@ (8007ab4 <xPortStartScheduler+0x134>)
 80079f0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80079f2:	4b31      	ldr	r3, [pc, #196]	@ (8007ab8 <xPortStartScheduler+0x138>)
 80079f4:	2207      	movs	r2, #7
 80079f6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80079f8:	e009      	b.n	8007a0e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80079fa:	4b2f      	ldr	r3, [pc, #188]	@ (8007ab8 <xPortStartScheduler+0x138>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	3b01      	subs	r3, #1
 8007a00:	4a2d      	ldr	r2, [pc, #180]	@ (8007ab8 <xPortStartScheduler+0x138>)
 8007a02:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007a04:	78fb      	ldrb	r3, [r7, #3]
 8007a06:	b2db      	uxtb	r3, r3
 8007a08:	005b      	lsls	r3, r3, #1
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007a0e:	78fb      	ldrb	r3, [r7, #3]
 8007a10:	b2db      	uxtb	r3, r3
 8007a12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a16:	2b80      	cmp	r3, #128	@ 0x80
 8007a18:	d0ef      	beq.n	80079fa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007a1a:	4b27      	ldr	r3, [pc, #156]	@ (8007ab8 <xPortStartScheduler+0x138>)
 8007a1c:	681b      	ldr	r3, [r3, #0]
 8007a1e:	f1c3 0307 	rsb	r3, r3, #7
 8007a22:	2b04      	cmp	r3, #4
 8007a24:	d00b      	beq.n	8007a3e <xPortStartScheduler+0xbe>
	__asm volatile
 8007a26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a2a:	f383 8811 	msr	BASEPRI, r3
 8007a2e:	f3bf 8f6f 	isb	sy
 8007a32:	f3bf 8f4f 	dsb	sy
 8007a36:	60bb      	str	r3, [r7, #8]
}
 8007a38:	bf00      	nop
 8007a3a:	bf00      	nop
 8007a3c:	e7fd      	b.n	8007a3a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007a3e:	4b1e      	ldr	r3, [pc, #120]	@ (8007ab8 <xPortStartScheduler+0x138>)
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	021b      	lsls	r3, r3, #8
 8007a44:	4a1c      	ldr	r2, [pc, #112]	@ (8007ab8 <xPortStartScheduler+0x138>)
 8007a46:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007a48:	4b1b      	ldr	r3, [pc, #108]	@ (8007ab8 <xPortStartScheduler+0x138>)
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007a50:	4a19      	ldr	r2, [pc, #100]	@ (8007ab8 <xPortStartScheduler+0x138>)
 8007a52:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	b2da      	uxtb	r2, r3
 8007a58:	697b      	ldr	r3, [r7, #20]
 8007a5a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007a5c:	4b17      	ldr	r3, [pc, #92]	@ (8007abc <xPortStartScheduler+0x13c>)
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	4a16      	ldr	r2, [pc, #88]	@ (8007abc <xPortStartScheduler+0x13c>)
 8007a62:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007a66:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007a68:	4b14      	ldr	r3, [pc, #80]	@ (8007abc <xPortStartScheduler+0x13c>)
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4a13      	ldr	r2, [pc, #76]	@ (8007abc <xPortStartScheduler+0x13c>)
 8007a6e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007a72:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007a74:	f000 f8da 	bl	8007c2c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007a78:	4b11      	ldr	r3, [pc, #68]	@ (8007ac0 <xPortStartScheduler+0x140>)
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007a7e:	f000 f8f9 	bl	8007c74 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007a82:	4b10      	ldr	r3, [pc, #64]	@ (8007ac4 <xPortStartScheduler+0x144>)
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	4a0f      	ldr	r2, [pc, #60]	@ (8007ac4 <xPortStartScheduler+0x144>)
 8007a88:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007a8c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007a8e:	f7ff ff63 	bl	8007958 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007a92:	f7fe ff2d 	bl	80068f0 <vTaskSwitchContext>
	prvTaskExitError();
 8007a96:	f7ff ff19 	bl	80078cc <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007a9a:	2300      	movs	r3, #0
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	3718      	adds	r7, #24
 8007aa0:	46bd      	mov	sp, r7
 8007aa2:	bd80      	pop	{r7, pc}
 8007aa4:	e000ed00 	.word	0xe000ed00
 8007aa8:	410fc271 	.word	0x410fc271
 8007aac:	410fc270 	.word	0x410fc270
 8007ab0:	e000e400 	.word	0xe000e400
 8007ab4:	20001434 	.word	0x20001434
 8007ab8:	20001438 	.word	0x20001438
 8007abc:	e000ed20 	.word	0xe000ed20
 8007ac0:	20000010 	.word	0x20000010
 8007ac4:	e000ef34 	.word	0xe000ef34

08007ac8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ace:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ad2:	f383 8811 	msr	BASEPRI, r3
 8007ad6:	f3bf 8f6f 	isb	sy
 8007ada:	f3bf 8f4f 	dsb	sy
 8007ade:	607b      	str	r3, [r7, #4]
}
 8007ae0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007ae2:	4b10      	ldr	r3, [pc, #64]	@ (8007b24 <vPortEnterCritical+0x5c>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	3301      	adds	r3, #1
 8007ae8:	4a0e      	ldr	r2, [pc, #56]	@ (8007b24 <vPortEnterCritical+0x5c>)
 8007aea:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007aec:	4b0d      	ldr	r3, [pc, #52]	@ (8007b24 <vPortEnterCritical+0x5c>)
 8007aee:	681b      	ldr	r3, [r3, #0]
 8007af0:	2b01      	cmp	r3, #1
 8007af2:	d110      	bne.n	8007b16 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007af4:	4b0c      	ldr	r3, [pc, #48]	@ (8007b28 <vPortEnterCritical+0x60>)
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d00b      	beq.n	8007b16 <vPortEnterCritical+0x4e>
	__asm volatile
 8007afe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b02:	f383 8811 	msr	BASEPRI, r3
 8007b06:	f3bf 8f6f 	isb	sy
 8007b0a:	f3bf 8f4f 	dsb	sy
 8007b0e:	603b      	str	r3, [r7, #0]
}
 8007b10:	bf00      	nop
 8007b12:	bf00      	nop
 8007b14:	e7fd      	b.n	8007b12 <vPortEnterCritical+0x4a>
	}
}
 8007b16:	bf00      	nop
 8007b18:	370c      	adds	r7, #12
 8007b1a:	46bd      	mov	sp, r7
 8007b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b20:	4770      	bx	lr
 8007b22:	bf00      	nop
 8007b24:	20000010 	.word	0x20000010
 8007b28:	e000ed04 	.word	0xe000ed04

08007b2c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007b2c:	b480      	push	{r7}
 8007b2e:	b083      	sub	sp, #12
 8007b30:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007b32:	4b12      	ldr	r3, [pc, #72]	@ (8007b7c <vPortExitCritical+0x50>)
 8007b34:	681b      	ldr	r3, [r3, #0]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d10b      	bne.n	8007b52 <vPortExitCritical+0x26>
	__asm volatile
 8007b3a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b3e:	f383 8811 	msr	BASEPRI, r3
 8007b42:	f3bf 8f6f 	isb	sy
 8007b46:	f3bf 8f4f 	dsb	sy
 8007b4a:	607b      	str	r3, [r7, #4]
}
 8007b4c:	bf00      	nop
 8007b4e:	bf00      	nop
 8007b50:	e7fd      	b.n	8007b4e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007b52:	4b0a      	ldr	r3, [pc, #40]	@ (8007b7c <vPortExitCritical+0x50>)
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	3b01      	subs	r3, #1
 8007b58:	4a08      	ldr	r2, [pc, #32]	@ (8007b7c <vPortExitCritical+0x50>)
 8007b5a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007b5c:	4b07      	ldr	r3, [pc, #28]	@ (8007b7c <vPortExitCritical+0x50>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d105      	bne.n	8007b70 <vPortExitCritical+0x44>
 8007b64:	2300      	movs	r3, #0
 8007b66:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	f383 8811 	msr	BASEPRI, r3
}
 8007b6e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007b70:	bf00      	nop
 8007b72:	370c      	adds	r7, #12
 8007b74:	46bd      	mov	sp, r7
 8007b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b7a:	4770      	bx	lr
 8007b7c:	20000010 	.word	0x20000010

08007b80 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007b80:	f3ef 8009 	mrs	r0, PSP
 8007b84:	f3bf 8f6f 	isb	sy
 8007b88:	4b15      	ldr	r3, [pc, #84]	@ (8007be0 <pxCurrentTCBConst>)
 8007b8a:	681a      	ldr	r2, [r3, #0]
 8007b8c:	f01e 0f10 	tst.w	lr, #16
 8007b90:	bf08      	it	eq
 8007b92:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007b96:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b9a:	6010      	str	r0, [r2, #0]
 8007b9c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007ba0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8007ba4:	f380 8811 	msr	BASEPRI, r0
 8007ba8:	f3bf 8f4f 	dsb	sy
 8007bac:	f3bf 8f6f 	isb	sy
 8007bb0:	f7fe fe9e 	bl	80068f0 <vTaskSwitchContext>
 8007bb4:	f04f 0000 	mov.w	r0, #0
 8007bb8:	f380 8811 	msr	BASEPRI, r0
 8007bbc:	bc09      	pop	{r0, r3}
 8007bbe:	6819      	ldr	r1, [r3, #0]
 8007bc0:	6808      	ldr	r0, [r1, #0]
 8007bc2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007bc6:	f01e 0f10 	tst.w	lr, #16
 8007bca:	bf08      	it	eq
 8007bcc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007bd0:	f380 8809 	msr	PSP, r0
 8007bd4:	f3bf 8f6f 	isb	sy
 8007bd8:	4770      	bx	lr
 8007bda:	bf00      	nop
 8007bdc:	f3af 8000 	nop.w

08007be0 <pxCurrentTCBConst>:
 8007be0:	20000e08 	.word	0x20000e08
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007be4:	bf00      	nop
 8007be6:	bf00      	nop

08007be8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007be8:	b580      	push	{r7, lr}
 8007bea:	b082      	sub	sp, #8
 8007bec:	af00      	add	r7, sp, #0
	__asm volatile
 8007bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bf2:	f383 8811 	msr	BASEPRI, r3
 8007bf6:	f3bf 8f6f 	isb	sy
 8007bfa:	f3bf 8f4f 	dsb	sy
 8007bfe:	607b      	str	r3, [r7, #4]
}
 8007c00:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007c02:	f7fe fdbb 	bl	800677c <xTaskIncrementTick>
 8007c06:	4603      	mov	r3, r0
 8007c08:	2b00      	cmp	r3, #0
 8007c0a:	d003      	beq.n	8007c14 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8007c0c:	4b06      	ldr	r3, [pc, #24]	@ (8007c28 <xPortSysTickHandler+0x40>)
 8007c0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c12:	601a      	str	r2, [r3, #0]
 8007c14:	2300      	movs	r3, #0
 8007c16:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007c18:	683b      	ldr	r3, [r7, #0]
 8007c1a:	f383 8811 	msr	BASEPRI, r3
}
 8007c1e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007c20:	bf00      	nop
 8007c22:	3708      	adds	r7, #8
 8007c24:	46bd      	mov	sp, r7
 8007c26:	bd80      	pop	{r7, pc}
 8007c28:	e000ed04 	.word	0xe000ed04

08007c2c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8007c2c:	b480      	push	{r7}
 8007c2e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007c30:	4b0b      	ldr	r3, [pc, #44]	@ (8007c60 <vPortSetupTimerInterrupt+0x34>)
 8007c32:	2200      	movs	r2, #0
 8007c34:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007c36:	4b0b      	ldr	r3, [pc, #44]	@ (8007c64 <vPortSetupTimerInterrupt+0x38>)
 8007c38:	2200      	movs	r2, #0
 8007c3a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8007c3c:	4b0a      	ldr	r3, [pc, #40]	@ (8007c68 <vPortSetupTimerInterrupt+0x3c>)
 8007c3e:	681b      	ldr	r3, [r3, #0]
 8007c40:	4a0a      	ldr	r2, [pc, #40]	@ (8007c6c <vPortSetupTimerInterrupt+0x40>)
 8007c42:	fba2 2303 	umull	r2, r3, r2, r3
 8007c46:	099b      	lsrs	r3, r3, #6
 8007c48:	4a09      	ldr	r2, [pc, #36]	@ (8007c70 <vPortSetupTimerInterrupt+0x44>)
 8007c4a:	3b01      	subs	r3, #1
 8007c4c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8007c4e:	4b04      	ldr	r3, [pc, #16]	@ (8007c60 <vPortSetupTimerInterrupt+0x34>)
 8007c50:	2207      	movs	r2, #7
 8007c52:	601a      	str	r2, [r3, #0]
}
 8007c54:	bf00      	nop
 8007c56:	46bd      	mov	sp, r7
 8007c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c5c:	4770      	bx	lr
 8007c5e:	bf00      	nop
 8007c60:	e000e010 	.word	0xe000e010
 8007c64:	e000e018 	.word	0xe000e018
 8007c68:	20000004 	.word	0x20000004
 8007c6c:	10624dd3 	.word	0x10624dd3
 8007c70:	e000e014 	.word	0xe000e014

08007c74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8007c74:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8007c84 <vPortEnableVFP+0x10>
 8007c78:	6801      	ldr	r1, [r0, #0]
 8007c7a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8007c7e:	6001      	str	r1, [r0, #0]
 8007c80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8007c82:	bf00      	nop
 8007c84:	e000ed88 	.word	0xe000ed88

08007c88 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8007c88:	b480      	push	{r7}
 8007c8a:	b085      	sub	sp, #20
 8007c8c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8007c8e:	f3ef 8305 	mrs	r3, IPSR
 8007c92:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2b0f      	cmp	r3, #15
 8007c98:	d915      	bls.n	8007cc6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8007c9a:	4a18      	ldr	r2, [pc, #96]	@ (8007cfc <vPortValidateInterruptPriority+0x74>)
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	4413      	add	r3, r2
 8007ca0:	781b      	ldrb	r3, [r3, #0]
 8007ca2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8007ca4:	4b16      	ldr	r3, [pc, #88]	@ (8007d00 <vPortValidateInterruptPriority+0x78>)
 8007ca6:	781b      	ldrb	r3, [r3, #0]
 8007ca8:	7afa      	ldrb	r2, [r7, #11]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d20b      	bcs.n	8007cc6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8007cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb2:	f383 8811 	msr	BASEPRI, r3
 8007cb6:	f3bf 8f6f 	isb	sy
 8007cba:	f3bf 8f4f 	dsb	sy
 8007cbe:	607b      	str	r3, [r7, #4]
}
 8007cc0:	bf00      	nop
 8007cc2:	bf00      	nop
 8007cc4:	e7fd      	b.n	8007cc2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8007d04 <vPortValidateInterruptPriority+0x7c>)
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8007cce:	4b0e      	ldr	r3, [pc, #56]	@ (8007d08 <vPortValidateInterruptPriority+0x80>)
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	429a      	cmp	r2, r3
 8007cd4:	d90b      	bls.n	8007cee <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cda:	f383 8811 	msr	BASEPRI, r3
 8007cde:	f3bf 8f6f 	isb	sy
 8007ce2:	f3bf 8f4f 	dsb	sy
 8007ce6:	603b      	str	r3, [r7, #0]
}
 8007ce8:	bf00      	nop
 8007cea:	bf00      	nop
 8007cec:	e7fd      	b.n	8007cea <vPortValidateInterruptPriority+0x62>
	}
 8007cee:	bf00      	nop
 8007cf0:	3714      	adds	r7, #20
 8007cf2:	46bd      	mov	sp, r7
 8007cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf8:	4770      	bx	lr
 8007cfa:	bf00      	nop
 8007cfc:	e000e3f0 	.word	0xe000e3f0
 8007d00:	20001434 	.word	0x20001434
 8007d04:	e000ed0c 	.word	0xe000ed0c
 8007d08:	20001438 	.word	0x20001438

08007d0c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8007d0c:	b580      	push	{r7, lr}
 8007d0e:	b08a      	sub	sp, #40	@ 0x28
 8007d10:	af00      	add	r7, sp, #0
 8007d12:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007d14:	2300      	movs	r3, #0
 8007d16:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007d18:	f7fe fc74 	bl	8006604 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8007d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8007e90 <pvPortMalloc+0x184>)
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d101      	bne.n	8007d28 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007d24:	f000 f924 	bl	8007f70 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007d28:	4b5a      	ldr	r3, [pc, #360]	@ (8007e94 <pvPortMalloc+0x188>)
 8007d2a:	681a      	ldr	r2, [r3, #0]
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	4013      	ands	r3, r2
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	f040 8095 	bne.w	8007e60 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	2b00      	cmp	r3, #0
 8007d3a:	d01e      	beq.n	8007d7a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8007d3c:	2208      	movs	r2, #8
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	4413      	add	r3, r2
 8007d42:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	f003 0307 	and.w	r3, r3, #7
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d015      	beq.n	8007d7a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	f023 0307 	bic.w	r3, r3, #7
 8007d54:	3308      	adds	r3, #8
 8007d56:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	f003 0307 	and.w	r3, r3, #7
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d00b      	beq.n	8007d7a <pvPortMalloc+0x6e>
	__asm volatile
 8007d62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d66:	f383 8811 	msr	BASEPRI, r3
 8007d6a:	f3bf 8f6f 	isb	sy
 8007d6e:	f3bf 8f4f 	dsb	sy
 8007d72:	617b      	str	r3, [r7, #20]
}
 8007d74:	bf00      	nop
 8007d76:	bf00      	nop
 8007d78:	e7fd      	b.n	8007d76 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	d06f      	beq.n	8007e60 <pvPortMalloc+0x154>
 8007d80:	4b45      	ldr	r3, [pc, #276]	@ (8007e98 <pvPortMalloc+0x18c>)
 8007d82:	681b      	ldr	r3, [r3, #0]
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	429a      	cmp	r2, r3
 8007d88:	d86a      	bhi.n	8007e60 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8007d8a:	4b44      	ldr	r3, [pc, #272]	@ (8007e9c <pvPortMalloc+0x190>)
 8007d8c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8007d8e:	4b43      	ldr	r3, [pc, #268]	@ (8007e9c <pvPortMalloc+0x190>)
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007d94:	e004      	b.n	8007da0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8007d96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d98:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8007d9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8007da0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007da2:	685b      	ldr	r3, [r3, #4]
 8007da4:	687a      	ldr	r2, [r7, #4]
 8007da6:	429a      	cmp	r2, r3
 8007da8:	d903      	bls.n	8007db2 <pvPortMalloc+0xa6>
 8007daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	2b00      	cmp	r3, #0
 8007db0:	d1f1      	bne.n	8007d96 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007db2:	4b37      	ldr	r3, [pc, #220]	@ (8007e90 <pvPortMalloc+0x184>)
 8007db4:	681b      	ldr	r3, [r3, #0]
 8007db6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007db8:	429a      	cmp	r2, r3
 8007dba:	d051      	beq.n	8007e60 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8007dbc:	6a3b      	ldr	r3, [r7, #32]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	2208      	movs	r2, #8
 8007dc2:	4413      	add	r3, r2
 8007dc4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dc8:	681a      	ldr	r2, [r3, #0]
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8007dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007dd0:	685a      	ldr	r2, [r3, #4]
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	1ad2      	subs	r2, r2, r3
 8007dd6:	2308      	movs	r3, #8
 8007dd8:	005b      	lsls	r3, r3, #1
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	d920      	bls.n	8007e20 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8007dde:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	4413      	add	r3, r2
 8007de4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007de6:	69bb      	ldr	r3, [r7, #24]
 8007de8:	f003 0307 	and.w	r3, r3, #7
 8007dec:	2b00      	cmp	r3, #0
 8007dee:	d00b      	beq.n	8007e08 <pvPortMalloc+0xfc>
	__asm volatile
 8007df0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007df4:	f383 8811 	msr	BASEPRI, r3
 8007df8:	f3bf 8f6f 	isb	sy
 8007dfc:	f3bf 8f4f 	dsb	sy
 8007e00:	613b      	str	r3, [r7, #16]
}
 8007e02:	bf00      	nop
 8007e04:	bf00      	nop
 8007e06:	e7fd      	b.n	8007e04 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007e08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e0a:	685a      	ldr	r2, [r3, #4]
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	1ad2      	subs	r2, r2, r3
 8007e10:	69bb      	ldr	r3, [r7, #24]
 8007e12:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007e14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e16:	687a      	ldr	r2, [r7, #4]
 8007e18:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8007e1a:	69b8      	ldr	r0, [r7, #24]
 8007e1c:	f000 f90a 	bl	8008034 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007e20:	4b1d      	ldr	r3, [pc, #116]	@ (8007e98 <pvPortMalloc+0x18c>)
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	4a1b      	ldr	r2, [pc, #108]	@ (8007e98 <pvPortMalloc+0x18c>)
 8007e2c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8007e2e:	4b1a      	ldr	r3, [pc, #104]	@ (8007e98 <pvPortMalloc+0x18c>)
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	4b1b      	ldr	r3, [pc, #108]	@ (8007ea0 <pvPortMalloc+0x194>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d203      	bcs.n	8007e42 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8007e3a:	4b17      	ldr	r3, [pc, #92]	@ (8007e98 <pvPortMalloc+0x18c>)
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	4a18      	ldr	r2, [pc, #96]	@ (8007ea0 <pvPortMalloc+0x194>)
 8007e40:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e44:	685a      	ldr	r2, [r3, #4]
 8007e46:	4b13      	ldr	r3, [pc, #76]	@ (8007e94 <pvPortMalloc+0x188>)
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	431a      	orrs	r2, r3
 8007e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e4e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8007e50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e52:	2200      	movs	r2, #0
 8007e54:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8007e56:	4b13      	ldr	r3, [pc, #76]	@ (8007ea4 <pvPortMalloc+0x198>)
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	3301      	adds	r3, #1
 8007e5c:	4a11      	ldr	r2, [pc, #68]	@ (8007ea4 <pvPortMalloc+0x198>)
 8007e5e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8007e60:	f7fe fbde 	bl	8006620 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8007e64:	69fb      	ldr	r3, [r7, #28]
 8007e66:	f003 0307 	and.w	r3, r3, #7
 8007e6a:	2b00      	cmp	r3, #0
 8007e6c:	d00b      	beq.n	8007e86 <pvPortMalloc+0x17a>
	__asm volatile
 8007e6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e72:	f383 8811 	msr	BASEPRI, r3
 8007e76:	f3bf 8f6f 	isb	sy
 8007e7a:	f3bf 8f4f 	dsb	sy
 8007e7e:	60fb      	str	r3, [r7, #12]
}
 8007e80:	bf00      	nop
 8007e82:	bf00      	nop
 8007e84:	e7fd      	b.n	8007e82 <pvPortMalloc+0x176>
	return pvReturn;
 8007e86:	69fb      	ldr	r3, [r7, #28]
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3728      	adds	r7, #40	@ 0x28
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}
 8007e90:	200075ec 	.word	0x200075ec
 8007e94:	20007600 	.word	0x20007600
 8007e98:	200075f0 	.word	0x200075f0
 8007e9c:	200075e4 	.word	0x200075e4
 8007ea0:	200075f4 	.word	0x200075f4
 8007ea4:	200075f8 	.word	0x200075f8

08007ea8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8007ea8:	b580      	push	{r7, lr}
 8007eaa:	b086      	sub	sp, #24
 8007eac:	af00      	add	r7, sp, #0
 8007eae:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d04f      	beq.n	8007f5a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8007eba:	2308      	movs	r3, #8
 8007ebc:	425b      	negs	r3, r3
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	4413      	add	r3, r2
 8007ec2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007ec4:	697b      	ldr	r3, [r7, #20]
 8007ec6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007ec8:	693b      	ldr	r3, [r7, #16]
 8007eca:	685a      	ldr	r2, [r3, #4]
 8007ecc:	4b25      	ldr	r3, [pc, #148]	@ (8007f64 <vPortFree+0xbc>)
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4013      	ands	r3, r2
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d10b      	bne.n	8007eee <vPortFree+0x46>
	__asm volatile
 8007ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eda:	f383 8811 	msr	BASEPRI, r3
 8007ede:	f3bf 8f6f 	isb	sy
 8007ee2:	f3bf 8f4f 	dsb	sy
 8007ee6:	60fb      	str	r3, [r7, #12]
}
 8007ee8:	bf00      	nop
 8007eea:	bf00      	nop
 8007eec:	e7fd      	b.n	8007eea <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8007eee:	693b      	ldr	r3, [r7, #16]
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d00b      	beq.n	8007f0e <vPortFree+0x66>
	__asm volatile
 8007ef6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007efa:	f383 8811 	msr	BASEPRI, r3
 8007efe:	f3bf 8f6f 	isb	sy
 8007f02:	f3bf 8f4f 	dsb	sy
 8007f06:	60bb      	str	r3, [r7, #8]
}
 8007f08:	bf00      	nop
 8007f0a:	bf00      	nop
 8007f0c:	e7fd      	b.n	8007f0a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8007f0e:	693b      	ldr	r3, [r7, #16]
 8007f10:	685a      	ldr	r2, [r3, #4]
 8007f12:	4b14      	ldr	r3, [pc, #80]	@ (8007f64 <vPortFree+0xbc>)
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	4013      	ands	r3, r2
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d01e      	beq.n	8007f5a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8007f1c:	693b      	ldr	r3, [r7, #16]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d11a      	bne.n	8007f5a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007f24:	693b      	ldr	r3, [r7, #16]
 8007f26:	685a      	ldr	r2, [r3, #4]
 8007f28:	4b0e      	ldr	r3, [pc, #56]	@ (8007f64 <vPortFree+0xbc>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	43db      	mvns	r3, r3
 8007f2e:	401a      	ands	r2, r3
 8007f30:	693b      	ldr	r3, [r7, #16]
 8007f32:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007f34:	f7fe fb66 	bl	8006604 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007f38:	693b      	ldr	r3, [r7, #16]
 8007f3a:	685a      	ldr	r2, [r3, #4]
 8007f3c:	4b0a      	ldr	r3, [pc, #40]	@ (8007f68 <vPortFree+0xc0>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4413      	add	r3, r2
 8007f42:	4a09      	ldr	r2, [pc, #36]	@ (8007f68 <vPortFree+0xc0>)
 8007f44:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007f46:	6938      	ldr	r0, [r7, #16]
 8007f48:	f000 f874 	bl	8008034 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8007f4c:	4b07      	ldr	r3, [pc, #28]	@ (8007f6c <vPortFree+0xc4>)
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	3301      	adds	r3, #1
 8007f52:	4a06      	ldr	r2, [pc, #24]	@ (8007f6c <vPortFree+0xc4>)
 8007f54:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8007f56:	f7fe fb63 	bl	8006620 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8007f5a:	bf00      	nop
 8007f5c:	3718      	adds	r7, #24
 8007f5e:	46bd      	mov	sp, r7
 8007f60:	bd80      	pop	{r7, pc}
 8007f62:	bf00      	nop
 8007f64:	20007600 	.word	0x20007600
 8007f68:	200075f0 	.word	0x200075f0
 8007f6c:	200075fc 	.word	0x200075fc

08007f70 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007f70:	b480      	push	{r7}
 8007f72:	b085      	sub	sp, #20
 8007f74:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007f76:	f246 13a8 	movw	r3, #25000	@ 0x61a8
 8007f7a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8007f7c:	4b27      	ldr	r3, [pc, #156]	@ (800801c <prvHeapInit+0xac>)
 8007f7e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	f003 0307 	and.w	r3, r3, #7
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d00c      	beq.n	8007fa4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	3307      	adds	r3, #7
 8007f8e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f023 0307 	bic.w	r3, r3, #7
 8007f96:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007f98:	68ba      	ldr	r2, [r7, #8]
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	1ad3      	subs	r3, r2, r3
 8007f9e:	4a1f      	ldr	r2, [pc, #124]	@ (800801c <prvHeapInit+0xac>)
 8007fa0:	4413      	add	r3, r2
 8007fa2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007fa8:	4a1d      	ldr	r2, [pc, #116]	@ (8008020 <prvHeapInit+0xb0>)
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8007fae:	4b1c      	ldr	r3, [pc, #112]	@ (8008020 <prvHeapInit+0xb0>)
 8007fb0:	2200      	movs	r2, #0
 8007fb2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	68ba      	ldr	r2, [r7, #8]
 8007fb8:	4413      	add	r3, r2
 8007fba:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8007fbc:	2208      	movs	r2, #8
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	1a9b      	subs	r3, r3, r2
 8007fc2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f023 0307 	bic.w	r3, r3, #7
 8007fca:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	4a15      	ldr	r2, [pc, #84]	@ (8008024 <prvHeapInit+0xb4>)
 8007fd0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007fd2:	4b14      	ldr	r3, [pc, #80]	@ (8008024 <prvHeapInit+0xb4>)
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8007fda:	4b12      	ldr	r3, [pc, #72]	@ (8008024 <prvHeapInit+0xb4>)
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	2200      	movs	r2, #0
 8007fe0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007fe6:	683b      	ldr	r3, [r7, #0]
 8007fe8:	68fa      	ldr	r2, [r7, #12]
 8007fea:	1ad2      	subs	r2, r2, r3
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007ff0:	4b0c      	ldr	r3, [pc, #48]	@ (8008024 <prvHeapInit+0xb4>)
 8007ff2:	681a      	ldr	r2, [r3, #0]
 8007ff4:	683b      	ldr	r3, [r7, #0]
 8007ff6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	685b      	ldr	r3, [r3, #4]
 8007ffc:	4a0a      	ldr	r2, [pc, #40]	@ (8008028 <prvHeapInit+0xb8>)
 8007ffe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	685b      	ldr	r3, [r3, #4]
 8008004:	4a09      	ldr	r2, [pc, #36]	@ (800802c <prvHeapInit+0xbc>)
 8008006:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8008008:	4b09      	ldr	r3, [pc, #36]	@ (8008030 <prvHeapInit+0xc0>)
 800800a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800800e:	601a      	str	r2, [r3, #0]
}
 8008010:	bf00      	nop
 8008012:	3714      	adds	r7, #20
 8008014:	46bd      	mov	sp, r7
 8008016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800801a:	4770      	bx	lr
 800801c:	2000143c 	.word	0x2000143c
 8008020:	200075e4 	.word	0x200075e4
 8008024:	200075ec 	.word	0x200075ec
 8008028:	200075f4 	.word	0x200075f4
 800802c:	200075f0 	.word	0x200075f0
 8008030:	20007600 	.word	0x20007600

08008034 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008034:	b480      	push	{r7}
 8008036:	b085      	sub	sp, #20
 8008038:	af00      	add	r7, sp, #0
 800803a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800803c:	4b28      	ldr	r3, [pc, #160]	@ (80080e0 <prvInsertBlockIntoFreeList+0xac>)
 800803e:	60fb      	str	r3, [r7, #12]
 8008040:	e002      	b.n	8008048 <prvInsertBlockIntoFreeList+0x14>
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	60fb      	str	r3, [r7, #12]
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	429a      	cmp	r2, r3
 8008050:	d8f7      	bhi.n	8008042 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	685b      	ldr	r3, [r3, #4]
 800805a:	68ba      	ldr	r2, [r7, #8]
 800805c:	4413      	add	r3, r2
 800805e:	687a      	ldr	r2, [r7, #4]
 8008060:	429a      	cmp	r2, r3
 8008062:	d108      	bne.n	8008076 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	685a      	ldr	r2, [r3, #4]
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	441a      	add	r2, r3
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008072:	68fb      	ldr	r3, [r7, #12]
 8008074:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	68ba      	ldr	r2, [r7, #8]
 8008080:	441a      	add	r2, r3
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	429a      	cmp	r2, r3
 8008088:	d118      	bne.n	80080bc <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	681a      	ldr	r2, [r3, #0]
 800808e:	4b15      	ldr	r3, [pc, #84]	@ (80080e4 <prvInsertBlockIntoFreeList+0xb0>)
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	429a      	cmp	r2, r3
 8008094:	d00d      	beq.n	80080b2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	685a      	ldr	r2, [r3, #4]
 800809a:	68fb      	ldr	r3, [r7, #12]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	685b      	ldr	r3, [r3, #4]
 80080a0:	441a      	add	r2, r3
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	681b      	ldr	r3, [r3, #0]
 80080aa:	681a      	ldr	r2, [r3, #0]
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	601a      	str	r2, [r3, #0]
 80080b0:	e008      	b.n	80080c4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 80080b2:	4b0c      	ldr	r3, [pc, #48]	@ (80080e4 <prvInsertBlockIntoFreeList+0xb0>)
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	601a      	str	r2, [r3, #0]
 80080ba:	e003      	b.n	80080c4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	681a      	ldr	r2, [r3, #0]
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d002      	beq.n	80080d2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	687a      	ldr	r2, [r7, #4]
 80080d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80080d2:	bf00      	nop
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	200075e4 	.word	0x200075e4
 80080e4:	200075ec 	.word	0x200075ec

080080e8 <memset>:
 80080e8:	4402      	add	r2, r0
 80080ea:	4603      	mov	r3, r0
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d100      	bne.n	80080f2 <memset+0xa>
 80080f0:	4770      	bx	lr
 80080f2:	f803 1b01 	strb.w	r1, [r3], #1
 80080f6:	e7f9      	b.n	80080ec <memset+0x4>

080080f8 <_reclaim_reent>:
 80080f8:	4b2d      	ldr	r3, [pc, #180]	@ (80081b0 <_reclaim_reent+0xb8>)
 80080fa:	681b      	ldr	r3, [r3, #0]
 80080fc:	4283      	cmp	r3, r0
 80080fe:	b570      	push	{r4, r5, r6, lr}
 8008100:	4604      	mov	r4, r0
 8008102:	d053      	beq.n	80081ac <_reclaim_reent+0xb4>
 8008104:	69c3      	ldr	r3, [r0, #28]
 8008106:	b31b      	cbz	r3, 8008150 <_reclaim_reent+0x58>
 8008108:	68db      	ldr	r3, [r3, #12]
 800810a:	b163      	cbz	r3, 8008126 <_reclaim_reent+0x2e>
 800810c:	2500      	movs	r5, #0
 800810e:	69e3      	ldr	r3, [r4, #28]
 8008110:	68db      	ldr	r3, [r3, #12]
 8008112:	5959      	ldr	r1, [r3, r5]
 8008114:	b9b1      	cbnz	r1, 8008144 <_reclaim_reent+0x4c>
 8008116:	3504      	adds	r5, #4
 8008118:	2d80      	cmp	r5, #128	@ 0x80
 800811a:	d1f8      	bne.n	800810e <_reclaim_reent+0x16>
 800811c:	69e3      	ldr	r3, [r4, #28]
 800811e:	4620      	mov	r0, r4
 8008120:	68d9      	ldr	r1, [r3, #12]
 8008122:	f000 f87b 	bl	800821c <_free_r>
 8008126:	69e3      	ldr	r3, [r4, #28]
 8008128:	6819      	ldr	r1, [r3, #0]
 800812a:	b111      	cbz	r1, 8008132 <_reclaim_reent+0x3a>
 800812c:	4620      	mov	r0, r4
 800812e:	f000 f875 	bl	800821c <_free_r>
 8008132:	69e3      	ldr	r3, [r4, #28]
 8008134:	689d      	ldr	r5, [r3, #8]
 8008136:	b15d      	cbz	r5, 8008150 <_reclaim_reent+0x58>
 8008138:	4629      	mov	r1, r5
 800813a:	4620      	mov	r0, r4
 800813c:	682d      	ldr	r5, [r5, #0]
 800813e:	f000 f86d 	bl	800821c <_free_r>
 8008142:	e7f8      	b.n	8008136 <_reclaim_reent+0x3e>
 8008144:	680e      	ldr	r6, [r1, #0]
 8008146:	4620      	mov	r0, r4
 8008148:	f000 f868 	bl	800821c <_free_r>
 800814c:	4631      	mov	r1, r6
 800814e:	e7e1      	b.n	8008114 <_reclaim_reent+0x1c>
 8008150:	6961      	ldr	r1, [r4, #20]
 8008152:	b111      	cbz	r1, 800815a <_reclaim_reent+0x62>
 8008154:	4620      	mov	r0, r4
 8008156:	f000 f861 	bl	800821c <_free_r>
 800815a:	69e1      	ldr	r1, [r4, #28]
 800815c:	b111      	cbz	r1, 8008164 <_reclaim_reent+0x6c>
 800815e:	4620      	mov	r0, r4
 8008160:	f000 f85c 	bl	800821c <_free_r>
 8008164:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8008166:	b111      	cbz	r1, 800816e <_reclaim_reent+0x76>
 8008168:	4620      	mov	r0, r4
 800816a:	f000 f857 	bl	800821c <_free_r>
 800816e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008170:	b111      	cbz	r1, 8008178 <_reclaim_reent+0x80>
 8008172:	4620      	mov	r0, r4
 8008174:	f000 f852 	bl	800821c <_free_r>
 8008178:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800817a:	b111      	cbz	r1, 8008182 <_reclaim_reent+0x8a>
 800817c:	4620      	mov	r0, r4
 800817e:	f000 f84d 	bl	800821c <_free_r>
 8008182:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8008184:	b111      	cbz	r1, 800818c <_reclaim_reent+0x94>
 8008186:	4620      	mov	r0, r4
 8008188:	f000 f848 	bl	800821c <_free_r>
 800818c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800818e:	b111      	cbz	r1, 8008196 <_reclaim_reent+0x9e>
 8008190:	4620      	mov	r0, r4
 8008192:	f000 f843 	bl	800821c <_free_r>
 8008196:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8008198:	b111      	cbz	r1, 80081a0 <_reclaim_reent+0xa8>
 800819a:	4620      	mov	r0, r4
 800819c:	f000 f83e 	bl	800821c <_free_r>
 80081a0:	6a23      	ldr	r3, [r4, #32]
 80081a2:	b11b      	cbz	r3, 80081ac <_reclaim_reent+0xb4>
 80081a4:	4620      	mov	r0, r4
 80081a6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80081aa:	4718      	bx	r3
 80081ac:	bd70      	pop	{r4, r5, r6, pc}
 80081ae:	bf00      	nop
 80081b0:	20000014 	.word	0x20000014

080081b4 <__libc_init_array>:
 80081b4:	b570      	push	{r4, r5, r6, lr}
 80081b6:	4d0d      	ldr	r5, [pc, #52]	@ (80081ec <__libc_init_array+0x38>)
 80081b8:	4c0d      	ldr	r4, [pc, #52]	@ (80081f0 <__libc_init_array+0x3c>)
 80081ba:	1b64      	subs	r4, r4, r5
 80081bc:	10a4      	asrs	r4, r4, #2
 80081be:	2600      	movs	r6, #0
 80081c0:	42a6      	cmp	r6, r4
 80081c2:	d109      	bne.n	80081d8 <__libc_init_array+0x24>
 80081c4:	4d0b      	ldr	r5, [pc, #44]	@ (80081f4 <__libc_init_array+0x40>)
 80081c6:	4c0c      	ldr	r4, [pc, #48]	@ (80081f8 <__libc_init_array+0x44>)
 80081c8:	f000 f87e 	bl	80082c8 <_init>
 80081cc:	1b64      	subs	r4, r4, r5
 80081ce:	10a4      	asrs	r4, r4, #2
 80081d0:	2600      	movs	r6, #0
 80081d2:	42a6      	cmp	r6, r4
 80081d4:	d105      	bne.n	80081e2 <__libc_init_array+0x2e>
 80081d6:	bd70      	pop	{r4, r5, r6, pc}
 80081d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80081dc:	4798      	blx	r3
 80081de:	3601      	adds	r6, #1
 80081e0:	e7ee      	b.n	80081c0 <__libc_init_array+0xc>
 80081e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80081e6:	4798      	blx	r3
 80081e8:	3601      	adds	r6, #1
 80081ea:	e7f2      	b.n	80081d2 <__libc_init_array+0x1e>
 80081ec:	08008bd0 	.word	0x08008bd0
 80081f0:	08008bd0 	.word	0x08008bd0
 80081f4:	08008bd0 	.word	0x08008bd0
 80081f8:	08008bd4 	.word	0x08008bd4

080081fc <__retarget_lock_acquire_recursive>:
 80081fc:	4770      	bx	lr

080081fe <__retarget_lock_release_recursive>:
 80081fe:	4770      	bx	lr

08008200 <memcpy>:
 8008200:	440a      	add	r2, r1
 8008202:	4291      	cmp	r1, r2
 8008204:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8008208:	d100      	bne.n	800820c <memcpy+0xc>
 800820a:	4770      	bx	lr
 800820c:	b510      	push	{r4, lr}
 800820e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008212:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008216:	4291      	cmp	r1, r2
 8008218:	d1f9      	bne.n	800820e <memcpy+0xe>
 800821a:	bd10      	pop	{r4, pc}

0800821c <_free_r>:
 800821c:	b538      	push	{r3, r4, r5, lr}
 800821e:	4605      	mov	r5, r0
 8008220:	2900      	cmp	r1, #0
 8008222:	d041      	beq.n	80082a8 <_free_r+0x8c>
 8008224:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008228:	1f0c      	subs	r4, r1, #4
 800822a:	2b00      	cmp	r3, #0
 800822c:	bfb8      	it	lt
 800822e:	18e4      	addlt	r4, r4, r3
 8008230:	f000 f83e 	bl	80082b0 <__malloc_lock>
 8008234:	4a1d      	ldr	r2, [pc, #116]	@ (80082ac <_free_r+0x90>)
 8008236:	6813      	ldr	r3, [r2, #0]
 8008238:	b933      	cbnz	r3, 8008248 <_free_r+0x2c>
 800823a:	6063      	str	r3, [r4, #4]
 800823c:	6014      	str	r4, [r2, #0]
 800823e:	4628      	mov	r0, r5
 8008240:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008244:	f000 b83a 	b.w	80082bc <__malloc_unlock>
 8008248:	42a3      	cmp	r3, r4
 800824a:	d908      	bls.n	800825e <_free_r+0x42>
 800824c:	6820      	ldr	r0, [r4, #0]
 800824e:	1821      	adds	r1, r4, r0
 8008250:	428b      	cmp	r3, r1
 8008252:	bf01      	itttt	eq
 8008254:	6819      	ldreq	r1, [r3, #0]
 8008256:	685b      	ldreq	r3, [r3, #4]
 8008258:	1809      	addeq	r1, r1, r0
 800825a:	6021      	streq	r1, [r4, #0]
 800825c:	e7ed      	b.n	800823a <_free_r+0x1e>
 800825e:	461a      	mov	r2, r3
 8008260:	685b      	ldr	r3, [r3, #4]
 8008262:	b10b      	cbz	r3, 8008268 <_free_r+0x4c>
 8008264:	42a3      	cmp	r3, r4
 8008266:	d9fa      	bls.n	800825e <_free_r+0x42>
 8008268:	6811      	ldr	r1, [r2, #0]
 800826a:	1850      	adds	r0, r2, r1
 800826c:	42a0      	cmp	r0, r4
 800826e:	d10b      	bne.n	8008288 <_free_r+0x6c>
 8008270:	6820      	ldr	r0, [r4, #0]
 8008272:	4401      	add	r1, r0
 8008274:	1850      	adds	r0, r2, r1
 8008276:	4283      	cmp	r3, r0
 8008278:	6011      	str	r1, [r2, #0]
 800827a:	d1e0      	bne.n	800823e <_free_r+0x22>
 800827c:	6818      	ldr	r0, [r3, #0]
 800827e:	685b      	ldr	r3, [r3, #4]
 8008280:	6053      	str	r3, [r2, #4]
 8008282:	4408      	add	r0, r1
 8008284:	6010      	str	r0, [r2, #0]
 8008286:	e7da      	b.n	800823e <_free_r+0x22>
 8008288:	d902      	bls.n	8008290 <_free_r+0x74>
 800828a:	230c      	movs	r3, #12
 800828c:	602b      	str	r3, [r5, #0]
 800828e:	e7d6      	b.n	800823e <_free_r+0x22>
 8008290:	6820      	ldr	r0, [r4, #0]
 8008292:	1821      	adds	r1, r4, r0
 8008294:	428b      	cmp	r3, r1
 8008296:	bf04      	itt	eq
 8008298:	6819      	ldreq	r1, [r3, #0]
 800829a:	685b      	ldreq	r3, [r3, #4]
 800829c:	6063      	str	r3, [r4, #4]
 800829e:	bf04      	itt	eq
 80082a0:	1809      	addeq	r1, r1, r0
 80082a2:	6021      	streq	r1, [r4, #0]
 80082a4:	6054      	str	r4, [r2, #4]
 80082a6:	e7ca      	b.n	800823e <_free_r+0x22>
 80082a8:	bd38      	pop	{r3, r4, r5, pc}
 80082aa:	bf00      	nop
 80082ac:	20007740 	.word	0x20007740

080082b0 <__malloc_lock>:
 80082b0:	4801      	ldr	r0, [pc, #4]	@ (80082b8 <__malloc_lock+0x8>)
 80082b2:	f7ff bfa3 	b.w	80081fc <__retarget_lock_acquire_recursive>
 80082b6:	bf00      	nop
 80082b8:	2000773c 	.word	0x2000773c

080082bc <__malloc_unlock>:
 80082bc:	4801      	ldr	r0, [pc, #4]	@ (80082c4 <__malloc_unlock+0x8>)
 80082be:	f7ff bf9e 	b.w	80081fe <__retarget_lock_release_recursive>
 80082c2:	bf00      	nop
 80082c4:	2000773c 	.word	0x2000773c

080082c8 <_init>:
 80082c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082ca:	bf00      	nop
 80082cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082ce:	bc08      	pop	{r3}
 80082d0:	469e      	mov	lr, r3
 80082d2:	4770      	bx	lr

080082d4 <_fini>:
 80082d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082d6:	bf00      	nop
 80082d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082da:	bc08      	pop	{r3}
 80082dc:	469e      	mov	lr, r3
 80082de:	4770      	bx	lr
