/**
 * \file IfxSmm_bf.h
 * \brief
 * \copyright Copyright (c) 2024 Infineon Technologies AG. All rights reserved.
 *
 *
 * Version: MC_ACE_A3G_HSI_SMM/V13.1.2.1.1
 * Specification: latest @ 2024-03-02 instance sheet @ MC_A3G_HWDDSOC_FUNCTIONAL_INSTANCE_SHEET/V13.2.1.1.0
 * MAY BE CHANGED BY USER [yes/no]: No
 *
 *                                 IMPORTANT NOTICE
 *
 *
 * Use of this file is subject to the terms of use agreed between (i) you or 
 * the company in which ordinary course of business you are acting and (ii) 
 * Infineon Technologies AG or its licensees. If and as long as no such 
 * terms of use are agreed, use of this file is subject to following:


 * Boost Software License - Version 1.0 - August 17th, 2003

 * Permission is hereby granted, free of charge, to any person or 
 * organization obtaining a copy of the software and accompanying 
 * documentation covered by this license (the "Software") to use, reproduce,
 * display, distribute, execute, and transmit the Software, and to prepare
 * derivative works of the Software, and to permit third-parties to whom the 
 * Software is furnished to do so, all subject to the following:

 * The copyright notices in the Software and this entire statement, including
 * the above license grant, this restriction and the following disclaimer, must
 * be included in all copies of the Software, in whole or in part, and all
 * derivative works of the Software, unless such copies or derivative works are
 * solely in the form of machine-executable object code generated by a source
 * language processor.

 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
 * FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT. IN NO EVENT
 * SHALL THE COPYRIGHT HOLDERS OR ANYONE DISTRIBUTING THE SOFTWARE BE LIABLE 
 * FOR ANY DAMAGES OR OTHER LIABILITY, WHETHER IN CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
 * DEALINGS IN THE SOFTWARE.
 *
 * \defgroup IfxSfr_Smm_Registers_BitfieldsMask Bitfields mask and offset
 * \ingroup IfxSfr_Smm_Registers
 * 
 */
#ifndef IFXSMM_BF_H
#define IFXSMM_BF_H 1

/******************************************************************************/

/******************************************************************************/

/** \addtogroup IfxSfr_Smm_Registers_BitfieldsMask
 * \{  */
/** \brief Length for Ifx_SMM_ID_Bits.MOD_REV */
#define IFX_SMM_ID_MOD_REV_LEN (8u)

/** \brief Mask for Ifx_SMM_ID_Bits.MOD_REV */
#define IFX_SMM_ID_MOD_REV_MSK (0xffu)

/** \brief Offset for Ifx_SMM_ID_Bits.MOD_REV */
#define IFX_SMM_ID_MOD_REV_OFF (0u)

/** \brief Length for Ifx_SMM_ID_Bits.MOD_TYPE */
#define IFX_SMM_ID_MOD_TYPE_LEN (8u)

/** \brief Mask for Ifx_SMM_ID_Bits.MOD_TYPE */
#define IFX_SMM_ID_MOD_TYPE_MSK (0xffu)

/** \brief Offset for Ifx_SMM_ID_Bits.MOD_TYPE */
#define IFX_SMM_ID_MOD_TYPE_OFF (8u)

/** \brief Length for Ifx_SMM_ID_Bits.MOD_NUM */
#define IFX_SMM_ID_MOD_NUM_LEN (16u)

/** \brief Mask for Ifx_SMM_ID_Bits.MOD_NUM */
#define IFX_SMM_ID_MOD_NUM_MSK (0xffffu)

/** \brief Offset for Ifx_SMM_ID_Bits.MOD_NUM */
#define IFX_SMM_ID_MOD_NUM_OFF (16u)

/** \brief Length for Ifx_SMM_PROT_Bits.STATE */
#define IFX_SMM_PROT_STATE_LEN (3u)

/** \brief Mask for Ifx_SMM_PROT_Bits.STATE */
#define IFX_SMM_PROT_STATE_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PROT_Bits.STATE */
#define IFX_SMM_PROT_STATE_OFF (0u)

/** \brief Length for Ifx_SMM_PROT_Bits.SWEN */
#define IFX_SMM_PROT_SWEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PROT_Bits.SWEN */
#define IFX_SMM_PROT_SWEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PROT_Bits.SWEN */
#define IFX_SMM_PROT_SWEN_OFF (3u)

/** \brief Length for Ifx_SMM_PROT_Bits.VM */
#define IFX_SMM_PROT_VM_LEN (3u)

/** \brief Mask for Ifx_SMM_PROT_Bits.VM */
#define IFX_SMM_PROT_VM_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PROT_Bits.VM */
#define IFX_SMM_PROT_VM_OFF (16u)

/** \brief Length for Ifx_SMM_PROT_Bits.VMEN */
#define IFX_SMM_PROT_VMEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PROT_Bits.VMEN */
#define IFX_SMM_PROT_VMEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PROT_Bits.VMEN */
#define IFX_SMM_PROT_VMEN_OFF (19u)

/** \brief Length for Ifx_SMM_PROT_Bits.PRS */
#define IFX_SMM_PROT_PRS_LEN (3u)

/** \brief Mask for Ifx_SMM_PROT_Bits.PRS */
#define IFX_SMM_PROT_PRS_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PROT_Bits.PRS */
#define IFX_SMM_PROT_PRS_OFF (20u)

/** \brief Length for Ifx_SMM_PROT_Bits.PRSEN */
#define IFX_SMM_PROT_PRSEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PROT_Bits.PRSEN */
#define IFX_SMM_PROT_PRSEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PROT_Bits.PRSEN */
#define IFX_SMM_PROT_PRSEN_OFF (23u)

/** \brief Length for Ifx_SMM_PROT_Bits.TAGID */
#define IFX_SMM_PROT_TAGID_LEN (6u)

/** \brief Mask for Ifx_SMM_PROT_Bits.TAGID */
#define IFX_SMM_PROT_TAGID_MSK (0x3fu)

/** \brief Offset for Ifx_SMM_PROT_Bits.TAGID */
#define IFX_SMM_PROT_TAGID_OFF (24u)

/** \brief Length for Ifx_SMM_PROT_Bits.ODEF */
#define IFX_SMM_PROT_ODEF_LEN (1u)

/** \brief Mask for Ifx_SMM_PROT_Bits.ODEF */
#define IFX_SMM_PROT_ODEF_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PROT_Bits.ODEF */
#define IFX_SMM_PROT_ODEF_OFF (30u)

/** \brief Length for Ifx_SMM_PROT_Bits.OWEN */
#define IFX_SMM_PROT_OWEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PROT_Bits.OWEN */
#define IFX_SMM_PROT_OWEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PROT_Bits.OWEN */
#define IFX_SMM_PROT_OWEN_OFF (31u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN00 */
#define IFX_SMM_ACCEN_WRA_EN00_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN00 */
#define IFX_SMM_ACCEN_WRA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN00 */
#define IFX_SMM_ACCEN_WRA_EN00_OFF (0u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN01 */
#define IFX_SMM_ACCEN_WRA_EN01_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN01 */
#define IFX_SMM_ACCEN_WRA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN01 */
#define IFX_SMM_ACCEN_WRA_EN01_OFF (1u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN02 */
#define IFX_SMM_ACCEN_WRA_EN02_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN02 */
#define IFX_SMM_ACCEN_WRA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN02 */
#define IFX_SMM_ACCEN_WRA_EN02_OFF (2u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN03 */
#define IFX_SMM_ACCEN_WRA_EN03_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN03 */
#define IFX_SMM_ACCEN_WRA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN03 */
#define IFX_SMM_ACCEN_WRA_EN03_OFF (3u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN04 */
#define IFX_SMM_ACCEN_WRA_EN04_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN04 */
#define IFX_SMM_ACCEN_WRA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN04 */
#define IFX_SMM_ACCEN_WRA_EN04_OFF (4u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN05 */
#define IFX_SMM_ACCEN_WRA_EN05_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN05 */
#define IFX_SMM_ACCEN_WRA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN05 */
#define IFX_SMM_ACCEN_WRA_EN05_OFF (5u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN06 */
#define IFX_SMM_ACCEN_WRA_EN06_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN06 */
#define IFX_SMM_ACCEN_WRA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN06 */
#define IFX_SMM_ACCEN_WRA_EN06_OFF (6u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN07 */
#define IFX_SMM_ACCEN_WRA_EN07_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN07 */
#define IFX_SMM_ACCEN_WRA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN07 */
#define IFX_SMM_ACCEN_WRA_EN07_OFF (7u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN08 */
#define IFX_SMM_ACCEN_WRA_EN08_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN08 */
#define IFX_SMM_ACCEN_WRA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN08 */
#define IFX_SMM_ACCEN_WRA_EN08_OFF (8u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN09 */
#define IFX_SMM_ACCEN_WRA_EN09_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN09 */
#define IFX_SMM_ACCEN_WRA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN09 */
#define IFX_SMM_ACCEN_WRA_EN09_OFF (9u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN10 */
#define IFX_SMM_ACCEN_WRA_EN10_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN10 */
#define IFX_SMM_ACCEN_WRA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN10 */
#define IFX_SMM_ACCEN_WRA_EN10_OFF (10u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN11 */
#define IFX_SMM_ACCEN_WRA_EN11_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN11 */
#define IFX_SMM_ACCEN_WRA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN11 */
#define IFX_SMM_ACCEN_WRA_EN11_OFF (11u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN12 */
#define IFX_SMM_ACCEN_WRA_EN12_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN12 */
#define IFX_SMM_ACCEN_WRA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN12 */
#define IFX_SMM_ACCEN_WRA_EN12_OFF (12u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN13 */
#define IFX_SMM_ACCEN_WRA_EN13_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN13 */
#define IFX_SMM_ACCEN_WRA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN13 */
#define IFX_SMM_ACCEN_WRA_EN13_OFF (13u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN14 */
#define IFX_SMM_ACCEN_WRA_EN14_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN14 */
#define IFX_SMM_ACCEN_WRA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN14 */
#define IFX_SMM_ACCEN_WRA_EN14_OFF (14u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN15 */
#define IFX_SMM_ACCEN_WRA_EN15_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN15 */
#define IFX_SMM_ACCEN_WRA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN15 */
#define IFX_SMM_ACCEN_WRA_EN15_OFF (15u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN16 */
#define IFX_SMM_ACCEN_WRA_EN16_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN16 */
#define IFX_SMM_ACCEN_WRA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN16 */
#define IFX_SMM_ACCEN_WRA_EN16_OFF (16u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN17 */
#define IFX_SMM_ACCEN_WRA_EN17_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN17 */
#define IFX_SMM_ACCEN_WRA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN17 */
#define IFX_SMM_ACCEN_WRA_EN17_OFF (17u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN18 */
#define IFX_SMM_ACCEN_WRA_EN18_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN18 */
#define IFX_SMM_ACCEN_WRA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN18 */
#define IFX_SMM_ACCEN_WRA_EN18_OFF (18u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN19 */
#define IFX_SMM_ACCEN_WRA_EN19_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN19 */
#define IFX_SMM_ACCEN_WRA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN19 */
#define IFX_SMM_ACCEN_WRA_EN19_OFF (19u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN20 */
#define IFX_SMM_ACCEN_WRA_EN20_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN20 */
#define IFX_SMM_ACCEN_WRA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN20 */
#define IFX_SMM_ACCEN_WRA_EN20_OFF (20u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN21 */
#define IFX_SMM_ACCEN_WRA_EN21_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN21 */
#define IFX_SMM_ACCEN_WRA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN21 */
#define IFX_SMM_ACCEN_WRA_EN21_OFF (21u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN22 */
#define IFX_SMM_ACCEN_WRA_EN22_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN22 */
#define IFX_SMM_ACCEN_WRA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN22 */
#define IFX_SMM_ACCEN_WRA_EN22_OFF (22u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN23 */
#define IFX_SMM_ACCEN_WRA_EN23_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN23 */
#define IFX_SMM_ACCEN_WRA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN23 */
#define IFX_SMM_ACCEN_WRA_EN23_OFF (23u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN24 */
#define IFX_SMM_ACCEN_WRA_EN24_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN24 */
#define IFX_SMM_ACCEN_WRA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN24 */
#define IFX_SMM_ACCEN_WRA_EN24_OFF (24u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN25 */
#define IFX_SMM_ACCEN_WRA_EN25_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN25 */
#define IFX_SMM_ACCEN_WRA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN25 */
#define IFX_SMM_ACCEN_WRA_EN25_OFF (25u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN26 */
#define IFX_SMM_ACCEN_WRA_EN26_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN26 */
#define IFX_SMM_ACCEN_WRA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN26 */
#define IFX_SMM_ACCEN_WRA_EN26_OFF (26u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN27 */
#define IFX_SMM_ACCEN_WRA_EN27_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN27 */
#define IFX_SMM_ACCEN_WRA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN27 */
#define IFX_SMM_ACCEN_WRA_EN27_OFF (27u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN28 */
#define IFX_SMM_ACCEN_WRA_EN28_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN28 */
#define IFX_SMM_ACCEN_WRA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN28 */
#define IFX_SMM_ACCEN_WRA_EN28_OFF (28u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN29 */
#define IFX_SMM_ACCEN_WRA_EN29_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN29 */
#define IFX_SMM_ACCEN_WRA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN29 */
#define IFX_SMM_ACCEN_WRA_EN29_OFF (29u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN30 */
#define IFX_SMM_ACCEN_WRA_EN30_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN30 */
#define IFX_SMM_ACCEN_WRA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN30 */
#define IFX_SMM_ACCEN_WRA_EN30_OFF (30u)

/** \brief Length for Ifx_SMM_ACCEN_WRA_Bits.EN31 */
#define IFX_SMM_ACCEN_WRA_EN31_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRA_Bits.EN31 */
#define IFX_SMM_ACCEN_WRA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRA_Bits.EN31 */
#define IFX_SMM_ACCEN_WRA_EN31_OFF (31u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMM_ACCEN_WRB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMM_ACCEN_WRB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN32 */
#define IFX_SMM_ACCEN_WRB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMM_ACCEN_WRB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMM_ACCEN_WRB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN33 */
#define IFX_SMM_ACCEN_WRB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMM_ACCEN_WRB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMM_ACCEN_WRB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN34 */
#define IFX_SMM_ACCEN_WRB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMM_ACCEN_WRB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMM_ACCEN_WRB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN35 */
#define IFX_SMM_ACCEN_WRB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMM_ACCEN_WRB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMM_ACCEN_WRB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN36 */
#define IFX_SMM_ACCEN_WRB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMM_ACCEN_WRB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMM_ACCEN_WRB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN37 */
#define IFX_SMM_ACCEN_WRB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMM_ACCEN_WRB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMM_ACCEN_WRB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN38 */
#define IFX_SMM_ACCEN_WRB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMM_ACCEN_WRB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMM_ACCEN_WRB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_WRB_FPI_Bits.EN39 */
#define IFX_SMM_ACCEN_WRB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN00 */
#define IFX_SMM_ACCEN_RDA_EN00_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN00 */
#define IFX_SMM_ACCEN_RDA_EN00_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN00 */
#define IFX_SMM_ACCEN_RDA_EN00_OFF (0u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN01 */
#define IFX_SMM_ACCEN_RDA_EN01_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN01 */
#define IFX_SMM_ACCEN_RDA_EN01_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN01 */
#define IFX_SMM_ACCEN_RDA_EN01_OFF (1u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN02 */
#define IFX_SMM_ACCEN_RDA_EN02_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN02 */
#define IFX_SMM_ACCEN_RDA_EN02_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN02 */
#define IFX_SMM_ACCEN_RDA_EN02_OFF (2u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN03 */
#define IFX_SMM_ACCEN_RDA_EN03_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN03 */
#define IFX_SMM_ACCEN_RDA_EN03_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN03 */
#define IFX_SMM_ACCEN_RDA_EN03_OFF (3u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN04 */
#define IFX_SMM_ACCEN_RDA_EN04_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN04 */
#define IFX_SMM_ACCEN_RDA_EN04_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN04 */
#define IFX_SMM_ACCEN_RDA_EN04_OFF (4u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN05 */
#define IFX_SMM_ACCEN_RDA_EN05_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN05 */
#define IFX_SMM_ACCEN_RDA_EN05_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN05 */
#define IFX_SMM_ACCEN_RDA_EN05_OFF (5u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN06 */
#define IFX_SMM_ACCEN_RDA_EN06_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN06 */
#define IFX_SMM_ACCEN_RDA_EN06_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN06 */
#define IFX_SMM_ACCEN_RDA_EN06_OFF (6u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN07 */
#define IFX_SMM_ACCEN_RDA_EN07_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN07 */
#define IFX_SMM_ACCEN_RDA_EN07_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN07 */
#define IFX_SMM_ACCEN_RDA_EN07_OFF (7u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN08 */
#define IFX_SMM_ACCEN_RDA_EN08_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN08 */
#define IFX_SMM_ACCEN_RDA_EN08_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN08 */
#define IFX_SMM_ACCEN_RDA_EN08_OFF (8u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN09 */
#define IFX_SMM_ACCEN_RDA_EN09_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN09 */
#define IFX_SMM_ACCEN_RDA_EN09_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN09 */
#define IFX_SMM_ACCEN_RDA_EN09_OFF (9u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN10 */
#define IFX_SMM_ACCEN_RDA_EN10_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN10 */
#define IFX_SMM_ACCEN_RDA_EN10_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN10 */
#define IFX_SMM_ACCEN_RDA_EN10_OFF (10u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN11 */
#define IFX_SMM_ACCEN_RDA_EN11_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN11 */
#define IFX_SMM_ACCEN_RDA_EN11_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN11 */
#define IFX_SMM_ACCEN_RDA_EN11_OFF (11u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN12 */
#define IFX_SMM_ACCEN_RDA_EN12_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN12 */
#define IFX_SMM_ACCEN_RDA_EN12_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN12 */
#define IFX_SMM_ACCEN_RDA_EN12_OFF (12u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN13 */
#define IFX_SMM_ACCEN_RDA_EN13_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN13 */
#define IFX_SMM_ACCEN_RDA_EN13_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN13 */
#define IFX_SMM_ACCEN_RDA_EN13_OFF (13u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN14 */
#define IFX_SMM_ACCEN_RDA_EN14_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN14 */
#define IFX_SMM_ACCEN_RDA_EN14_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN14 */
#define IFX_SMM_ACCEN_RDA_EN14_OFF (14u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN15 */
#define IFX_SMM_ACCEN_RDA_EN15_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN15 */
#define IFX_SMM_ACCEN_RDA_EN15_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN15 */
#define IFX_SMM_ACCEN_RDA_EN15_OFF (15u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN16 */
#define IFX_SMM_ACCEN_RDA_EN16_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN16 */
#define IFX_SMM_ACCEN_RDA_EN16_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN16 */
#define IFX_SMM_ACCEN_RDA_EN16_OFF (16u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN17 */
#define IFX_SMM_ACCEN_RDA_EN17_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN17 */
#define IFX_SMM_ACCEN_RDA_EN17_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN17 */
#define IFX_SMM_ACCEN_RDA_EN17_OFF (17u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN18 */
#define IFX_SMM_ACCEN_RDA_EN18_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN18 */
#define IFX_SMM_ACCEN_RDA_EN18_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN18 */
#define IFX_SMM_ACCEN_RDA_EN18_OFF (18u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN19 */
#define IFX_SMM_ACCEN_RDA_EN19_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN19 */
#define IFX_SMM_ACCEN_RDA_EN19_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN19 */
#define IFX_SMM_ACCEN_RDA_EN19_OFF (19u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN20 */
#define IFX_SMM_ACCEN_RDA_EN20_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN20 */
#define IFX_SMM_ACCEN_RDA_EN20_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN20 */
#define IFX_SMM_ACCEN_RDA_EN20_OFF (20u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN21 */
#define IFX_SMM_ACCEN_RDA_EN21_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN21 */
#define IFX_SMM_ACCEN_RDA_EN21_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN21 */
#define IFX_SMM_ACCEN_RDA_EN21_OFF (21u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN22 */
#define IFX_SMM_ACCEN_RDA_EN22_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN22 */
#define IFX_SMM_ACCEN_RDA_EN22_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN22 */
#define IFX_SMM_ACCEN_RDA_EN22_OFF (22u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN23 */
#define IFX_SMM_ACCEN_RDA_EN23_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN23 */
#define IFX_SMM_ACCEN_RDA_EN23_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN23 */
#define IFX_SMM_ACCEN_RDA_EN23_OFF (23u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN24 */
#define IFX_SMM_ACCEN_RDA_EN24_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN24 */
#define IFX_SMM_ACCEN_RDA_EN24_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN24 */
#define IFX_SMM_ACCEN_RDA_EN24_OFF (24u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN25 */
#define IFX_SMM_ACCEN_RDA_EN25_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN25 */
#define IFX_SMM_ACCEN_RDA_EN25_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN25 */
#define IFX_SMM_ACCEN_RDA_EN25_OFF (25u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN26 */
#define IFX_SMM_ACCEN_RDA_EN26_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN26 */
#define IFX_SMM_ACCEN_RDA_EN26_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN26 */
#define IFX_SMM_ACCEN_RDA_EN26_OFF (26u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN27 */
#define IFX_SMM_ACCEN_RDA_EN27_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN27 */
#define IFX_SMM_ACCEN_RDA_EN27_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN27 */
#define IFX_SMM_ACCEN_RDA_EN27_OFF (27u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN28 */
#define IFX_SMM_ACCEN_RDA_EN28_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN28 */
#define IFX_SMM_ACCEN_RDA_EN28_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN28 */
#define IFX_SMM_ACCEN_RDA_EN28_OFF (28u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN29 */
#define IFX_SMM_ACCEN_RDA_EN29_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN29 */
#define IFX_SMM_ACCEN_RDA_EN29_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN29 */
#define IFX_SMM_ACCEN_RDA_EN29_OFF (29u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN30 */
#define IFX_SMM_ACCEN_RDA_EN30_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN30 */
#define IFX_SMM_ACCEN_RDA_EN30_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN30 */
#define IFX_SMM_ACCEN_RDA_EN30_OFF (30u)

/** \brief Length for Ifx_SMM_ACCEN_RDA_Bits.EN31 */
#define IFX_SMM_ACCEN_RDA_EN31_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDA_Bits.EN31 */
#define IFX_SMM_ACCEN_RDA_EN31_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDA_Bits.EN31 */
#define IFX_SMM_ACCEN_RDA_EN31_OFF (31u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMM_ACCEN_RDB_FPI_EN32_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMM_ACCEN_RDB_FPI_EN32_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN32 */
#define IFX_SMM_ACCEN_RDB_FPI_EN32_OFF (0u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMM_ACCEN_RDB_FPI_EN33_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMM_ACCEN_RDB_FPI_EN33_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN33 */
#define IFX_SMM_ACCEN_RDB_FPI_EN33_OFF (1u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMM_ACCEN_RDB_FPI_EN34_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMM_ACCEN_RDB_FPI_EN34_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN34 */
#define IFX_SMM_ACCEN_RDB_FPI_EN34_OFF (2u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMM_ACCEN_RDB_FPI_EN35_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMM_ACCEN_RDB_FPI_EN35_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN35 */
#define IFX_SMM_ACCEN_RDB_FPI_EN35_OFF (3u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMM_ACCEN_RDB_FPI_EN36_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMM_ACCEN_RDB_FPI_EN36_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN36 */
#define IFX_SMM_ACCEN_RDB_FPI_EN36_OFF (4u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMM_ACCEN_RDB_FPI_EN37_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMM_ACCEN_RDB_FPI_EN37_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN37 */
#define IFX_SMM_ACCEN_RDB_FPI_EN37_OFF (5u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMM_ACCEN_RDB_FPI_EN38_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMM_ACCEN_RDB_FPI_EN38_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN38 */
#define IFX_SMM_ACCEN_RDB_FPI_EN38_OFF (6u)

/** \brief Length for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMM_ACCEN_RDB_FPI_EN39_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMM_ACCEN_RDB_FPI_EN39_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_RDB_FPI_Bits.EN39 */
#define IFX_SMM_ACCEN_RDB_FPI_EN39_OFF (7u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD00 */
#define IFX_SMM_ACCEN_VM_RD00_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD00 */
#define IFX_SMM_ACCEN_VM_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD00 */
#define IFX_SMM_ACCEN_VM_RD00_OFF (0u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD01 */
#define IFX_SMM_ACCEN_VM_RD01_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD01 */
#define IFX_SMM_ACCEN_VM_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD01 */
#define IFX_SMM_ACCEN_VM_RD01_OFF (1u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD02 */
#define IFX_SMM_ACCEN_VM_RD02_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD02 */
#define IFX_SMM_ACCEN_VM_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD02 */
#define IFX_SMM_ACCEN_VM_RD02_OFF (2u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD03 */
#define IFX_SMM_ACCEN_VM_RD03_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD03 */
#define IFX_SMM_ACCEN_VM_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD03 */
#define IFX_SMM_ACCEN_VM_RD03_OFF (3u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD04 */
#define IFX_SMM_ACCEN_VM_RD04_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD04 */
#define IFX_SMM_ACCEN_VM_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD04 */
#define IFX_SMM_ACCEN_VM_RD04_OFF (4u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD05 */
#define IFX_SMM_ACCEN_VM_RD05_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD05 */
#define IFX_SMM_ACCEN_VM_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD05 */
#define IFX_SMM_ACCEN_VM_RD05_OFF (5u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD06 */
#define IFX_SMM_ACCEN_VM_RD06_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD06 */
#define IFX_SMM_ACCEN_VM_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD06 */
#define IFX_SMM_ACCEN_VM_RD06_OFF (6u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.RD07 */
#define IFX_SMM_ACCEN_VM_RD07_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.RD07 */
#define IFX_SMM_ACCEN_VM_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.RD07 */
#define IFX_SMM_ACCEN_VM_RD07_OFF (7u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR00 */
#define IFX_SMM_ACCEN_VM_WR00_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR00 */
#define IFX_SMM_ACCEN_VM_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR00 */
#define IFX_SMM_ACCEN_VM_WR00_OFF (16u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR01 */
#define IFX_SMM_ACCEN_VM_WR01_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR01 */
#define IFX_SMM_ACCEN_VM_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR01 */
#define IFX_SMM_ACCEN_VM_WR01_OFF (17u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR02 */
#define IFX_SMM_ACCEN_VM_WR02_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR02 */
#define IFX_SMM_ACCEN_VM_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR02 */
#define IFX_SMM_ACCEN_VM_WR02_OFF (18u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR03 */
#define IFX_SMM_ACCEN_VM_WR03_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR03 */
#define IFX_SMM_ACCEN_VM_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR03 */
#define IFX_SMM_ACCEN_VM_WR03_OFF (19u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR04 */
#define IFX_SMM_ACCEN_VM_WR04_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR04 */
#define IFX_SMM_ACCEN_VM_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR04 */
#define IFX_SMM_ACCEN_VM_WR04_OFF (20u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR05 */
#define IFX_SMM_ACCEN_VM_WR05_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR05 */
#define IFX_SMM_ACCEN_VM_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR05 */
#define IFX_SMM_ACCEN_VM_WR05_OFF (21u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR06 */
#define IFX_SMM_ACCEN_VM_WR06_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR06 */
#define IFX_SMM_ACCEN_VM_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR06 */
#define IFX_SMM_ACCEN_VM_WR06_OFF (22u)

/** \brief Length for Ifx_SMM_ACCEN_VM_Bits.WR07 */
#define IFX_SMM_ACCEN_VM_WR07_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_VM_Bits.WR07 */
#define IFX_SMM_ACCEN_VM_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_VM_Bits.WR07 */
#define IFX_SMM_ACCEN_VM_WR07_OFF (23u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD00 */
#define IFX_SMM_ACCEN_PRS_RD00_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD00 */
#define IFX_SMM_ACCEN_PRS_RD00_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD00 */
#define IFX_SMM_ACCEN_PRS_RD00_OFF (0u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD01 */
#define IFX_SMM_ACCEN_PRS_RD01_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD01 */
#define IFX_SMM_ACCEN_PRS_RD01_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD01 */
#define IFX_SMM_ACCEN_PRS_RD01_OFF (1u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD02 */
#define IFX_SMM_ACCEN_PRS_RD02_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD02 */
#define IFX_SMM_ACCEN_PRS_RD02_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD02 */
#define IFX_SMM_ACCEN_PRS_RD02_OFF (2u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD03 */
#define IFX_SMM_ACCEN_PRS_RD03_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD03 */
#define IFX_SMM_ACCEN_PRS_RD03_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD03 */
#define IFX_SMM_ACCEN_PRS_RD03_OFF (3u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD04 */
#define IFX_SMM_ACCEN_PRS_RD04_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD04 */
#define IFX_SMM_ACCEN_PRS_RD04_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD04 */
#define IFX_SMM_ACCEN_PRS_RD04_OFF (4u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD05 */
#define IFX_SMM_ACCEN_PRS_RD05_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD05 */
#define IFX_SMM_ACCEN_PRS_RD05_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD05 */
#define IFX_SMM_ACCEN_PRS_RD05_OFF (5u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD06 */
#define IFX_SMM_ACCEN_PRS_RD06_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD06 */
#define IFX_SMM_ACCEN_PRS_RD06_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD06 */
#define IFX_SMM_ACCEN_PRS_RD06_OFF (6u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.RD07 */
#define IFX_SMM_ACCEN_PRS_RD07_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.RD07 */
#define IFX_SMM_ACCEN_PRS_RD07_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.RD07 */
#define IFX_SMM_ACCEN_PRS_RD07_OFF (7u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR00 */
#define IFX_SMM_ACCEN_PRS_WR00_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR00 */
#define IFX_SMM_ACCEN_PRS_WR00_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR00 */
#define IFX_SMM_ACCEN_PRS_WR00_OFF (16u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR01 */
#define IFX_SMM_ACCEN_PRS_WR01_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR01 */
#define IFX_SMM_ACCEN_PRS_WR01_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR01 */
#define IFX_SMM_ACCEN_PRS_WR01_OFF (17u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR02 */
#define IFX_SMM_ACCEN_PRS_WR02_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR02 */
#define IFX_SMM_ACCEN_PRS_WR02_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR02 */
#define IFX_SMM_ACCEN_PRS_WR02_OFF (18u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR03 */
#define IFX_SMM_ACCEN_PRS_WR03_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR03 */
#define IFX_SMM_ACCEN_PRS_WR03_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR03 */
#define IFX_SMM_ACCEN_PRS_WR03_OFF (19u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR04 */
#define IFX_SMM_ACCEN_PRS_WR04_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR04 */
#define IFX_SMM_ACCEN_PRS_WR04_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR04 */
#define IFX_SMM_ACCEN_PRS_WR04_OFF (20u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR05 */
#define IFX_SMM_ACCEN_PRS_WR05_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR05 */
#define IFX_SMM_ACCEN_PRS_WR05_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR05 */
#define IFX_SMM_ACCEN_PRS_WR05_OFF (21u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR06 */
#define IFX_SMM_ACCEN_PRS_WR06_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR06 */
#define IFX_SMM_ACCEN_PRS_WR06_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR06 */
#define IFX_SMM_ACCEN_PRS_WR06_OFF (22u)

/** \brief Length for Ifx_SMM_ACCEN_PRS_Bits.WR07 */
#define IFX_SMM_ACCEN_PRS_WR07_LEN (1u)

/** \brief Mask for Ifx_SMM_ACCEN_PRS_Bits.WR07 */
#define IFX_SMM_ACCEN_PRS_WR07_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ACCEN_PRS_Bits.WR07 */
#define IFX_SMM_ACCEN_PRS_WR07_OFF (23u)

/** \brief Length for Ifx_SMM_PMCSR_Bits.REQSLP */
#define IFX_SMM_PMCSR_REQSLP_LEN (2u)

/** \brief Mask for Ifx_SMM_PMCSR_Bits.REQSLP */
#define IFX_SMM_PMCSR_REQSLP_MSK (0x3u)

/** \brief Offset for Ifx_SMM_PMCSR_Bits.REQSLP */
#define IFX_SMM_PMCSR_REQSLP_OFF (0u)

/** \brief Length for Ifx_SMM_PMCSR_Bits.PMST */
#define IFX_SMM_PMCSR_PMST_LEN (3u)

/** \brief Mask for Ifx_SMM_PMCSR_Bits.PMST */
#define IFX_SMM_PMCSR_PMST_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PMCSR_Bits.PMST */
#define IFX_SMM_PMCSR_PMST_OFF (8u)

/** \brief Length for Ifx_SMM_PMCSRCS_Bits.REQSLP */
#define IFX_SMM_PMCSRCS_REQSLP_LEN (2u)

/** \brief Mask for Ifx_SMM_PMCSRCS_Bits.REQSLP */
#define IFX_SMM_PMCSRCS_REQSLP_MSK (0x3u)

/** \brief Offset for Ifx_SMM_PMCSRCS_Bits.REQSLP */
#define IFX_SMM_PMCSRCS_REQSLP_OFF (0u)

/** \brief Length for Ifx_SMM_PMCSRCS_Bits.PMST */
#define IFX_SMM_PMCSRCS_PMST_LEN (3u)

/** \brief Mask for Ifx_SMM_PMCSRCS_Bits.PMST */
#define IFX_SMM_PMCSRCS_PMST_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PMCSRCS_Bits.PMST */
#define IFX_SMM_PMCSRCS_PMST_OFF (8u)

/** \brief Length for Ifx_SMM_PMCSRCS_Bits.CPUCSSLPEN */
#define IFX_SMM_PMCSRCS_CPUCSSLPEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMCSRCS_Bits.CPUCSSLPEN */
#define IFX_SMM_PMCSRCS_CPUCSSLPEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMCSRCS_Bits.CPUCSSLPEN */
#define IFX_SMM_PMCSRCS_CPUCSSLPEN_OFF (16u)

/** \brief Length for Ifx_SMM_PMSWCR1_Bits.PROCMODEEN */
#define IFX_SMM_PMSWCR1_PROCMODEEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSWCR1_Bits.PROCMODEEN */
#define IFX_SMM_PMSWCR1_PROCMODEEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSWCR1_Bits.PROCMODEEN */
#define IFX_SMM_PMSWCR1_PROCMODEEN_OFF (7u)

/** \brief Length for Ifx_SMM_PMSWCR1_Bits.CPUIDLSEL */
#define IFX_SMM_PMSWCR1_CPUIDLSEL_LEN (3u)

/** \brief Mask for Ifx_SMM_PMSWCR1_Bits.CPUIDLSEL */
#define IFX_SMM_PMSWCR1_CPUIDLSEL_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PMSWCR1_Bits.CPUIDLSEL */
#define IFX_SMM_PMSWCR1_CPUIDLSEL_OFF (8u)

/** \brief Length for Ifx_SMM_PMSWCR1_Bits.IRADIS */
#define IFX_SMM_PMSWCR1_IRADIS_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSWCR1_Bits.IRADIS */
#define IFX_SMM_PMSWCR1_IRADIS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSWCR1_Bits.IRADIS */
#define IFX_SMM_PMSWCR1_IRADIS_OFF (12u)

/** \brief Length for Ifx_SMM_PMSWCR1_Bits.CPUSEL */
#define IFX_SMM_PMSWCR1_CPUSEL_LEN (3u)

/** \brief Mask for Ifx_SMM_PMSWCR1_Bits.CPUSEL */
#define IFX_SMM_PMSWCR1_CPUSEL_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PMSWCR1_Bits.CPUSEL */
#define IFX_SMM_PMSWCR1_CPUSEL_OFF (24u)

/** \brief Length for Ifx_SMM_PMSWCR1_Bits.STBYEVEN */
#define IFX_SMM_PMSWCR1_STBYEVEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSWCR1_Bits.STBYEVEN */
#define IFX_SMM_PMSWCR1_STBYEVEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSWCR1_Bits.STBYEVEN */
#define IFX_SMM_PMSWCR1_STBYEVEN_OFF (27u)

/** \brief Length for Ifx_SMM_PMSWCR1_Bits.STBYEV */
#define IFX_SMM_PMSWCR1_STBYEV_LEN (3u)

/** \brief Mask for Ifx_SMM_PMSWCR1_Bits.STBYEV */
#define IFX_SMM_PMSWCR1_STBYEV_MSK (0x7u)

/** \brief Offset for Ifx_SMM_PMSWCR1_Bits.STBYEV */
#define IFX_SMM_PMSWCR1_STBYEV_OFF (28u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.LJTEN */
#define IFX_SMM_PMTRCSR0_LJTEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.LJTEN */
#define IFX_SMM_PMTRCSR0_LJTEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.LJTEN */
#define IFX_SMM_PMTRCSR0_LJTEN_OFF (0u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.LJTOVEN */
#define IFX_SMM_PMTRCSR0_LJTOVEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.LJTOVEN */
#define IFX_SMM_PMTRCSR0_LJTOVEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.LJTOVEN */
#define IFX_SMM_PMTRCSR0_LJTOVEN_OFF (1u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.LJTOVIEN */
#define IFX_SMM_PMTRCSR0_LJTOVIEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.LJTOVIEN */
#define IFX_SMM_PMTRCSR0_LJTOVIEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.LJTOVIEN */
#define IFX_SMM_PMTRCSR0_LJTOVIEN_OFF (2u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.LJTSTRT */
#define IFX_SMM_PMTRCSR0_LJTSTRT_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.LJTSTRT */
#define IFX_SMM_PMTRCSR0_LJTSTRT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.LJTSTRT */
#define IFX_SMM_PMTRCSR0_LJTSTRT_OFF (3u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.LJTSTP */
#define IFX_SMM_PMTRCSR0_LJTSTP_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.LJTSTP */
#define IFX_SMM_PMTRCSR0_LJTSTP_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.LJTSTP */
#define IFX_SMM_PMTRCSR0_LJTSTP_OFF (4u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.LJTCLR */
#define IFX_SMM_PMTRCSR0_LJTCLR_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.LJTCLR */
#define IFX_SMM_PMTRCSR0_LJTCLR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.LJTCLR */
#define IFX_SMM_PMTRCSR0_LJTCLR_OFF (5u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.DROOPENAB */
#define IFX_SMM_PMTRCSR0_DROOPENAB_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.DROOPENAB */
#define IFX_SMM_PMTRCSR0_DROOPENAB_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.DROOPENAB */
#define IFX_SMM_PMTRCSR0_DROOPENAB_OFF (6u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.SDSTEP */
#define IFX_SMM_PMTRCSR0_SDSTEP_LEN (4u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.SDSTEP */
#define IFX_SMM_PMTRCSR0_SDSTEP_MSK (0xfu)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.SDSTEP */
#define IFX_SMM_PMTRCSR0_SDSTEP_OFF (12u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.VDTEN */
#define IFX_SMM_PMTRCSR0_VDTEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.VDTEN */
#define IFX_SMM_PMTRCSR0_VDTEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.VDTEN */
#define IFX_SMM_PMTRCSR0_VDTEN_OFF (16u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.VDTOVEN */
#define IFX_SMM_PMTRCSR0_VDTOVEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.VDTOVEN */
#define IFX_SMM_PMTRCSR0_VDTOVEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.VDTOVEN */
#define IFX_SMM_PMTRCSR0_VDTOVEN_OFF (17u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.VDTOVIEN */
#define IFX_SMM_PMTRCSR0_VDTOVIEN_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.VDTOVIEN */
#define IFX_SMM_PMTRCSR0_VDTOVIEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.VDTOVIEN */
#define IFX_SMM_PMTRCSR0_VDTOVIEN_OFF (18u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.VDTSTRT */
#define IFX_SMM_PMTRCSR0_VDTSTRT_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.VDTSTRT */
#define IFX_SMM_PMTRCSR0_VDTSTRT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.VDTSTRT */
#define IFX_SMM_PMTRCSR0_VDTSTRT_OFF (19u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.VDTSTP */
#define IFX_SMM_PMTRCSR0_VDTSTP_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.VDTSTP */
#define IFX_SMM_PMTRCSR0_VDTSTP_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.VDTSTP */
#define IFX_SMM_PMTRCSR0_VDTSTP_OFF (20u)

/** \brief Length for Ifx_SMM_PMTRCSR0_Bits.VDTCLR */
#define IFX_SMM_PMTRCSR0_VDTCLR_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR0_Bits.VDTCLR */
#define IFX_SMM_PMTRCSR0_VDTCLR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR0_Bits.VDTCLR */
#define IFX_SMM_PMTRCSR0_VDTCLR_OFF (21u)

/** \brief Length for Ifx_SMM_PMTRCSR1_Bits.LJTCV */
#define IFX_SMM_PMTRCSR1_LJTCV_LEN (16u)

/** \brief Mask for Ifx_SMM_PMTRCSR1_Bits.LJTCV */
#define IFX_SMM_PMTRCSR1_LJTCV_MSK (0xffffu)

/** \brief Offset for Ifx_SMM_PMTRCSR1_Bits.LJTCV */
#define IFX_SMM_PMTRCSR1_LJTCV_OFF (0u)

/** \brief Length for Ifx_SMM_PMTRCSR1_Bits.VDTCV */
#define IFX_SMM_PMTRCSR1_VDTCV_LEN (10u)

/** \brief Mask for Ifx_SMM_PMTRCSR1_Bits.VDTCV */
#define IFX_SMM_PMTRCSR1_VDTCV_MSK (0x3ffu)

/** \brief Offset for Ifx_SMM_PMTRCSR1_Bits.VDTCV */
#define IFX_SMM_PMTRCSR1_VDTCV_OFF (16u)

/** \brief Length for Ifx_SMM_PMTRCSR2_Bits.LDJMPREQ */
#define IFX_SMM_PMTRCSR2_LDJMPREQ_LEN (2u)

/** \brief Mask for Ifx_SMM_PMTRCSR2_Bits.LDJMPREQ */
#define IFX_SMM_PMTRCSR2_LDJMPREQ_MSK (0x3u)

/** \brief Offset for Ifx_SMM_PMTRCSR2_Bits.LDJMPREQ */
#define IFX_SMM_PMTRCSR2_LDJMPREQ_OFF (0u)

/** \brief Length for Ifx_SMM_PMTRCSR2_Bits.LJTRUN */
#define IFX_SMM_PMTRCSR2_LJTRUN_LEN (2u)

/** \brief Mask for Ifx_SMM_PMTRCSR2_Bits.LJTRUN */
#define IFX_SMM_PMTRCSR2_LJTRUN_MSK (0x3u)

/** \brief Offset for Ifx_SMM_PMTRCSR2_Bits.LJTRUN */
#define IFX_SMM_PMTRCSR2_LJTRUN_OFF (4u)

/** \brief Length for Ifx_SMM_PMTRCSR2_Bits.LJTOV */
#define IFX_SMM_PMTRCSR2_LJTOV_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR2_Bits.LJTOV */
#define IFX_SMM_PMTRCSR2_LJTOV_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR2_Bits.LJTOV */
#define IFX_SMM_PMTRCSR2_LJTOV_OFF (8u)

/** \brief Length for Ifx_SMM_PMTRCSR2_Bits.LJTOVCLR */
#define IFX_SMM_PMTRCSR2_LJTOVCLR_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR2_Bits.LJTOVCLR */
#define IFX_SMM_PMTRCSR2_LJTOVCLR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR2_Bits.LJTOVCLR */
#define IFX_SMM_PMTRCSR2_LJTOVCLR_OFF (12u)

/** \brief Length for Ifx_SMM_PMTRCSR2_Bits.LJTCNT */
#define IFX_SMM_PMTRCSR2_LJTCNT_LEN (16u)

/** \brief Mask for Ifx_SMM_PMTRCSR2_Bits.LJTCNT */
#define IFX_SMM_PMTRCSR2_LJTCNT_MSK (0xffffu)

/** \brief Offset for Ifx_SMM_PMTRCSR2_Bits.LJTCNT */
#define IFX_SMM_PMTRCSR2_LJTCNT_OFF (16u)

/** \brief Length for Ifx_SMM_PMTRCSR3_Bits.VDROOPREQ */
#define IFX_SMM_PMTRCSR3_VDROOPREQ_LEN (2u)

/** \brief Mask for Ifx_SMM_PMTRCSR3_Bits.VDROOPREQ */
#define IFX_SMM_PMTRCSR3_VDROOPREQ_MSK (0x3u)

/** \brief Offset for Ifx_SMM_PMTRCSR3_Bits.VDROOPREQ */
#define IFX_SMM_PMTRCSR3_VDROOPREQ_OFF (0u)

/** \brief Length for Ifx_SMM_PMTRCSR3_Bits.VDTRUN */
#define IFX_SMM_PMTRCSR3_VDTRUN_LEN (2u)

/** \brief Mask for Ifx_SMM_PMTRCSR3_Bits.VDTRUN */
#define IFX_SMM_PMTRCSR3_VDTRUN_MSK (0x3u)

/** \brief Offset for Ifx_SMM_PMTRCSR3_Bits.VDTRUN */
#define IFX_SMM_PMTRCSR3_VDTRUN_OFF (4u)

/** \brief Length for Ifx_SMM_PMTRCSR3_Bits.VDTOV */
#define IFX_SMM_PMTRCSR3_VDTOV_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR3_Bits.VDTOV */
#define IFX_SMM_PMTRCSR3_VDTOV_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR3_Bits.VDTOV */
#define IFX_SMM_PMTRCSR3_VDTOV_OFF (8u)

/** \brief Length for Ifx_SMM_PMTRCSR3_Bits.VDTOVCLR */
#define IFX_SMM_PMTRCSR3_VDTOVCLR_LEN (1u)

/** \brief Mask for Ifx_SMM_PMTRCSR3_Bits.VDTOVCLR */
#define IFX_SMM_PMTRCSR3_VDTOVCLR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMTRCSR3_Bits.VDTOVCLR */
#define IFX_SMM_PMTRCSR3_VDTOVCLR_OFF (12u)

/** \brief Length for Ifx_SMM_PMTRCSR3_Bits.VDTCNT */
#define IFX_SMM_PMTRCSR3_VDTCNT_LEN (10u)

/** \brief Mask for Ifx_SMM_PMTRCSR3_Bits.VDTCNT */
#define IFX_SMM_PMTRCSR3_VDTCNT_MSK (0x3ffu)

/** \brief Offset for Ifx_SMM_PMTRCSR3_Bits.VDTCNT */
#define IFX_SMM_PMTRCSR3_VDTCNT_OFF (16u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU0 */
#define IFX_SMM_PMSTAT0_CPU0_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU0 */
#define IFX_SMM_PMSTAT0_CPU0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU0 */
#define IFX_SMM_PMSTAT0_CPU0_OFF (0u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU1 */
#define IFX_SMM_PMSTAT0_CPU1_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU1 */
#define IFX_SMM_PMSTAT0_CPU1_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU1 */
#define IFX_SMM_PMSTAT0_CPU1_OFF (1u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU2 */
#define IFX_SMM_PMSTAT0_CPU2_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU2 */
#define IFX_SMM_PMSTAT0_CPU2_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU2 */
#define IFX_SMM_PMSTAT0_CPU2_OFF (2u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU3 */
#define IFX_SMM_PMSTAT0_CPU3_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU3 */
#define IFX_SMM_PMSTAT0_CPU3_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU3 */
#define IFX_SMM_PMSTAT0_CPU3_OFF (3u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU4 */
#define IFX_SMM_PMSTAT0_CPU4_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU4 */
#define IFX_SMM_PMSTAT0_CPU4_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU4 */
#define IFX_SMM_PMSTAT0_CPU4_OFF (4u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU5 */
#define IFX_SMM_PMSTAT0_CPU5_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU5 */
#define IFX_SMM_PMSTAT0_CPU5_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU5 */
#define IFX_SMM_PMSTAT0_CPU5_OFF (5u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CSRM */
#define IFX_SMM_PMSTAT0_CSRM_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CSRM */
#define IFX_SMM_PMSTAT0_CSRM_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CSRM */
#define IFX_SMM_PMSTAT0_CSRM_OFF (6u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.PPU */
#define IFX_SMM_PMSTAT0_PPU_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.PPU */
#define IFX_SMM_PMSTAT0_PPU_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.PPU */
#define IFX_SMM_PMSTAT0_PPU_OFF (7u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU0LS */
#define IFX_SMM_PMSTAT0_CPU0LS_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU0LS */
#define IFX_SMM_PMSTAT0_CPU0LS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU0LS */
#define IFX_SMM_PMSTAT0_CPU0LS_OFF (16u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU1LS */
#define IFX_SMM_PMSTAT0_CPU1LS_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU1LS */
#define IFX_SMM_PMSTAT0_CPU1LS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU1LS */
#define IFX_SMM_PMSTAT0_CPU1LS_OFF (17u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU2LS */
#define IFX_SMM_PMSTAT0_CPU2LS_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU2LS */
#define IFX_SMM_PMSTAT0_CPU2LS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU2LS */
#define IFX_SMM_PMSTAT0_CPU2LS_OFF (18u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU3LS */
#define IFX_SMM_PMSTAT0_CPU3LS_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU3LS */
#define IFX_SMM_PMSTAT0_CPU3LS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU3LS */
#define IFX_SMM_PMSTAT0_CPU3LS_OFF (19u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU4LS */
#define IFX_SMM_PMSTAT0_CPU4LS_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU4LS */
#define IFX_SMM_PMSTAT0_CPU4LS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU4LS */
#define IFX_SMM_PMSTAT0_CPU4LS_OFF (20u)

/** \brief Length for Ifx_SMM_PMSTAT0_Bits.CPU5LS */
#define IFX_SMM_PMSTAT0_CPU5LS_LEN (1u)

/** \brief Mask for Ifx_SMM_PMSTAT0_Bits.CPU5LS */
#define IFX_SMM_PMSTAT0_CPU5LS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PMSTAT0_Bits.CPU5LS */
#define IFX_SMM_PMSTAT0_CPU5LS_OFF (21u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.REQ */
#define IFX_SMM_DRPCTRL_REQ_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.REQ */
#define IFX_SMM_DRPCTRL_REQ_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.REQ */
#define IFX_SMM_DRPCTRL_REQ_OFF (0u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.DWELL_CNT */
#define IFX_SMM_DRPCTRL_DWELL_CNT_LEN (4u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.DWELL_CNT */
#define IFX_SMM_DRPCTRL_DWELL_CNT_MSK (0xfu)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.DWELL_CNT */
#define IFX_SMM_DRPCTRL_DWELL_CNT_OFF (1u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.STEPS */
#define IFX_SMM_DRPCTRL_STEPS_LEN (4u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.STEPS */
#define IFX_SMM_DRPCTRL_STEPS_MSK (0xfu)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.STEPS */
#define IFX_SMM_DRPCTRL_STEPS_OFF (5u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.DIR */
#define IFX_SMM_DRPCTRL_DIR_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.DIR */
#define IFX_SMM_DRPCTRL_DIR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.DIR */
#define IFX_SMM_DRPCTRL_DIR_OFF (9u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.ABORT */
#define IFX_SMM_DRPCTRL_ABORT_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.ABORT */
#define IFX_SMM_DRPCTRL_ABORT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.ABORT */
#define IFX_SMM_DRPCTRL_ABORT_OFF (10u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.ERR */
#define IFX_SMM_DRPCTRL_ERR_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.ERR */
#define IFX_SMM_DRPCTRL_ERR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.ERR */
#define IFX_SMM_DRPCTRL_ERR_OFF (11u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.V_NOM */
#define IFX_SMM_DRPCTRL_V_NOM_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.V_NOM */
#define IFX_SMM_DRPCTRL_V_NOM_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.V_NOM */
#define IFX_SMM_DRPCTRL_V_NOM_OFF (12u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.V_SP */
#define IFX_SMM_DRPCTRL_V_SP_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.V_SP */
#define IFX_SMM_DRPCTRL_V_SP_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.V_SP */
#define IFX_SMM_DRPCTRL_V_SP_OFF (13u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.BUSY */
#define IFX_SMM_DRPCTRL_BUSY_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.BUSY */
#define IFX_SMM_DRPCTRL_BUSY_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.BUSY */
#define IFX_SMM_DRPCTRL_BUSY_OFF (14u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.ERRCLR */
#define IFX_SMM_DRPCTRL_ERRCLR_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.ERRCLR */
#define IFX_SMM_DRPCTRL_ERRCLR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.ERRCLR */
#define IFX_SMM_DRPCTRL_ERRCLR_OFF (15u)

/** \brief Length for Ifx_SMM_DRPCTRL_Bits.LJT */
#define IFX_SMM_DRPCTRL_LJT_LEN (1u)

/** \brief Mask for Ifx_SMM_DRPCTRL_Bits.LJT */
#define IFX_SMM_DRPCTRL_LJT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRPCTRL_Bits.LJT */
#define IFX_SMM_DRPCTRL_LJT_OFF (16u)

/** \brief Length for Ifx_SMM_STSTAT_Bits.HWCFG */
#define IFX_SMM_STSTAT_HWCFG_LEN (8u)

/** \brief Mask for Ifx_SMM_STSTAT_Bits.HWCFG */
#define IFX_SMM_STSTAT_HWCFG_MSK (0xffu)

/** \brief Offset for Ifx_SMM_STSTAT_Bits.HWCFG */
#define IFX_SMM_STSTAT_HWCFG_OFF (0u)

/** \brief Length for Ifx_SMM_STSTAT_Bits.MODE1 */
#define IFX_SMM_STSTAT_MODE1_LEN (1u)

/** \brief Mask for Ifx_SMM_STSTAT_Bits.MODE1 */
#define IFX_SMM_STSTAT_MODE1_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STSTAT_Bits.MODE1 */
#define IFX_SMM_STSTAT_MODE1_OFF (15u)

/** \brief Length for Ifx_SMM_STSTAT_Bits.TRSTL */
#define IFX_SMM_STSTAT_TRSTL_LEN (1u)

/** \brief Mask for Ifx_SMM_STSTAT_Bits.TRSTL */
#define IFX_SMM_STSTAT_TRSTL_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STSTAT_Bits.TRSTL */
#define IFX_SMM_STSTAT_TRSTL_OFF (19u)

/** \brief Length for Ifx_SMM_STSTAT_Bits.SPDEN */
#define IFX_SMM_STSTAT_SPDEN_LEN (1u)

/** \brief Mask for Ifx_SMM_STSTAT_Bits.SPDEN */
#define IFX_SMM_STSTAT_SPDEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STSTAT_Bits.SPDEN */
#define IFX_SMM_STSTAT_SPDEN_OFF (20u)

/** \brief Length for Ifx_SMM_STSTAT_Bits.RAMINT */
#define IFX_SMM_STSTAT_RAMINT_LEN (1u)

/** \brief Mask for Ifx_SMM_STSTAT_Bits.RAMINT */
#define IFX_SMM_STSTAT_RAMINT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STSTAT_Bits.RAMINT */
#define IFX_SMM_STSTAT_RAMINT_OFF (24u)

/** \brief Length for Ifx_SMM_STSTAT_Bits.MODE2 */
#define IFX_SMM_STSTAT_MODE2_LEN (1u)

/** \brief Mask for Ifx_SMM_STSTAT_Bits.MODE2 */
#define IFX_SMM_STSTAT_MODE2_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STSTAT_Bits.MODE2 */
#define IFX_SMM_STSTAT_MODE2_OFF (25u)

/** \brief Length for Ifx_SMM_SYSCON_Bits.RAMINTM */
#define IFX_SMM_SYSCON_RAMINTM_LEN (2u)

/** \brief Mask for Ifx_SMM_SYSCON_Bits.RAMINTM */
#define IFX_SMM_SYSCON_RAMINTM_MSK (0x3u)

/** \brief Offset for Ifx_SMM_SYSCON_Bits.RAMINTM */
#define IFX_SMM_SYSCON_RAMINTM_OFF (2u)

/** \brief Length for Ifx_SMM_SYSCON_Bits.DDC */
#define IFX_SMM_SYSCON_DDC_LEN (1u)

/** \brief Mask for Ifx_SMM_SYSCON_Bits.DDC */
#define IFX_SMM_SYSCON_DDC_MSK (0x1u)

/** \brief Offset for Ifx_SMM_SYSCON_Bits.DDC */
#define IFX_SMM_SYSCON_DDC_OFF (8u)

/** \brief Length for Ifx_SMM_STCON_Bits.ST_PROT */
#define IFX_SMM_STCON_ST_PROT_LEN (1u)

/** \brief Mask for Ifx_SMM_STCON_Bits.ST_PROT */
#define IFX_SMM_STCON_ST_PROT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STCON_Bits.ST_PROT */
#define IFX_SMM_STCON_ST_PROT_OFF (0u)

/** \brief Length for Ifx_SMM_STCON_Bits.SFCBAE */
#define IFX_SMM_STCON_SFCBAE_LEN (1u)

/** \brief Mask for Ifx_SMM_STCON_Bits.SFCBAE */
#define IFX_SMM_STCON_SFCBAE_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STCON_Bits.SFCBAE */
#define IFX_SMM_STCON_SFCBAE_OFF (14u)

/** \brief Length for Ifx_SMM_STCON_Bits.CFCBAE */
#define IFX_SMM_STCON_CFCBAE_LEN (1u)

/** \brief Mask for Ifx_SMM_STCON_Bits.CFCBAE */
#define IFX_SMM_STCON_CFCBAE_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STCON_Bits.CFCBAE */
#define IFX_SMM_STCON_CFCBAE_OFF (15u)

/** \brief Length for Ifx_SMM_SWRSTCON_Bits.SWRSTREQ */
#define IFX_SMM_SWRSTCON_SWRSTREQ_LEN (1u)

/** \brief Mask for Ifx_SMM_SWRSTCON_Bits.SWRSTREQ */
#define IFX_SMM_SWRSTCON_SWRSTREQ_MSK (0x1u)

/** \brief Offset for Ifx_SMM_SWRSTCON_Bits.SWRSTREQ */
#define IFX_SMM_SWRSTCON_SWRSTREQ_OFF (1u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.RSTSEQ */
#define IFX_SMM_STMEM1_RSTSEQ_LEN (4u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.RSTSEQ */
#define IFX_SMM_STMEM1_RSTSEQ_MSK (0xfu)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.RSTSEQ */
#define IFX_SMM_STMEM1_RSTSEQ_OFF (0u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.LBISTEXE */
#define IFX_SMM_STMEM1_LBISTEXE_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.LBISTEXE */
#define IFX_SMM_STMEM1_LBISTEXE_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.LBISTEXE */
#define IFX_SMM_STMEM1_LBISTEXE_OFF (4u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.STBYSKP */
#define IFX_SMM_STMEM1_STBYSKP_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.STBYSKP */
#define IFX_SMM_STMEM1_STBYSKP_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.STBYSKP */
#define IFX_SMM_STMEM1_STBYSKP_OFF (5u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.RAMIN */
#define IFX_SMM_STMEM1_RAMIN_LEN (2u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.RAMIN */
#define IFX_SMM_STMEM1_RAMIN_MSK (0x3u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.RAMIN */
#define IFX_SMM_STMEM1_RAMIN_OFF (6u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.BV */
#define IFX_SMM_STMEM1_BV_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.BV */
#define IFX_SMM_STMEM1_BV_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.BV */
#define IFX_SMM_STMEM1_BV_OFF (8u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.BP */
#define IFX_SMM_STMEM1_BP_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.BP */
#define IFX_SMM_STMEM1_BP_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.BP */
#define IFX_SMM_STMEM1_BP_OFF (9u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.BIDX */
#define IFX_SMM_STMEM1_BIDX_LEN (2u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.BIDX */
#define IFX_SMM_STMEM1_BIDX_MSK (0x3u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.BIDX */
#define IFX_SMM_STMEM1_BIDX_OFF (11u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.BCFG */
#define IFX_SMM_STMEM1_BCFG_LEN (3u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.BCFG */
#define IFX_SMM_STMEM1_BCFG_MSK (0x7u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.BCFG */
#define IFX_SMM_STMEM1_BCFG_OFF (13u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.EMU */
#define IFX_SMM_STMEM1_EMU_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.EMU */
#define IFX_SMM_STMEM1_EMU_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.EMU */
#define IFX_SMM_STMEM1_EMU_OFF (16u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.SCFG */
#define IFX_SMM_STMEM1_SCFG_LEN (2u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.SCFG */
#define IFX_SMM_STMEM1_SCFG_MSK (0x3u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.SCFG */
#define IFX_SMM_STMEM1_SCFG_OFF (17u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.ST */
#define IFX_SMM_STMEM1_ST_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.ST */
#define IFX_SMM_STMEM1_ST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.ST */
#define IFX_SMM_STMEM1_ST_OFF (19u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.SIDX */
#define IFX_SMM_STMEM1_SIDX_LEN (7u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.SIDX */
#define IFX_SMM_STMEM1_SIDX_MSK (0x7fu)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.SIDX */
#define IFX_SMM_STMEM1_SIDX_OFF (20u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.CLK_E */
#define IFX_SMM_STMEM1_CLK_E_LEN (2u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.CLK_E */
#define IFX_SMM_STMEM1_CLK_E_MSK (0x3u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.CLK_E */
#define IFX_SMM_STMEM1_CLK_E_OFF (27u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.CON_E */
#define IFX_SMM_STMEM1_CON_E_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.CON_E */
#define IFX_SMM_STMEM1_CON_E_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.CON_E */
#define IFX_SMM_STMEM1_CON_E_OFF (29u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.CS_E */
#define IFX_SMM_STMEM1_CS_E_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.CS_E */
#define IFX_SMM_STMEM1_CS_E_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.CS_E */
#define IFX_SMM_STMEM1_CS_E_OFF (30u)

/** \brief Length for Ifx_SMM_STMEM1_Bits.QME */
#define IFX_SMM_STMEM1_QME_LEN (1u)

/** \brief Mask for Ifx_SMM_STMEM1_Bits.QME */
#define IFX_SMM_STMEM1_QME_MSK (0x1u)

/** \brief Offset for Ifx_SMM_STMEM1_Bits.QME */
#define IFX_SMM_STMEM1_QME_OFF (31u)

/** \brief Length for Ifx_SMM_STMEM2_Bits.MEM0 */
#define IFX_SMM_STMEM2_MEM0_LEN (2u)

/** \brief Mask for Ifx_SMM_STMEM2_Bits.MEM0 */
#define IFX_SMM_STMEM2_MEM0_MSK (0x3u)

/** \brief Offset for Ifx_SMM_STMEM2_Bits.MEM0 */
#define IFX_SMM_STMEM2_MEM0_OFF (0u)

/** \brief Length for Ifx_SMM_STMEM2_Bits.BOOT_ADDR */
#define IFX_SMM_STMEM2_BOOT_ADDR_LEN (30u)

/** \brief Mask for Ifx_SMM_STMEM2_Bits.BOOT_ADDR */
#define IFX_SMM_STMEM2_BOOT_ADDR_MSK (0x3fffffffu)

/** \brief Offset for Ifx_SMM_STMEM2_Bits.BOOT_ADDR */
#define IFX_SMM_STMEM2_BOOT_ADDR_OFF (2u)

/** \brief Length for Ifx_SMM_SHSEQCTRLD_Bits.FLSS */
#define IFX_SMM_SHSEQCTRLD_FLSS_LEN (1u)

/** \brief Mask for Ifx_SMM_SHSEQCTRLD_Bits.FLSS */
#define IFX_SMM_SHSEQCTRLD_FLSS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_SHSEQCTRLD_Bits.FLSS */
#define IFX_SMM_SHSEQCTRLD_FLSS_OFF (0u)

/** \brief Length for Ifx_SMM_SHSEQCTRLD_Bits.CSSx */
#define IFX_SMM_SHSEQCTRLD_CSSX_LEN (6u)

/** \brief Mask for Ifx_SMM_SHSEQCTRLD_Bits.CSSx */
#define IFX_SMM_SHSEQCTRLD_CSSX_MSK (0x3fu)

/** \brief Offset for Ifx_SMM_SHSEQCTRLD_Bits.CSSx */
#define IFX_SMM_SHSEQCTRLD_CSSX_OFF (1u)

/** \brief Length for Ifx_SMM_SHSEQCTRLD_Bits.PPUSS */
#define IFX_SMM_SHSEQCTRLD_PPUSS_LEN (1u)

/** \brief Mask for Ifx_SMM_SHSEQCTRLD_Bits.PPUSS */
#define IFX_SMM_SHSEQCTRLD_PPUSS_MSK (0x1u)

/** \brief Offset for Ifx_SMM_SHSEQCTRLD_Bits.PPUSS */
#define IFX_SMM_SHSEQCTRLD_PPUSS_OFF (7u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.ESR0 */
#define IFX_SMM_WRMRSTTRIG_ESR0_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.ESR0 */
#define IFX_SMM_WRMRSTTRIG_ESR0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.ESR0 */
#define IFX_SMM_WRMRSTTRIG_ESR0_OFF (0u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.ESR1 */
#define IFX_SMM_WRMRSTTRIG_ESR1_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.ESR1 */
#define IFX_SMM_WRMRSTTRIG_ESR1_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.ESR1 */
#define IFX_SMM_WRMRSTTRIG_ESR1_OFF (1u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.ESR2 */
#define IFX_SMM_WRMRSTTRIG_ESR2_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.ESR2 */
#define IFX_SMM_WRMRSTTRIG_ESR2_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.ESR2 */
#define IFX_SMM_WRMRSTTRIG_ESR2_OFF (2u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE0AR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE0AR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE0AR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE0AR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE0AR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE0AR_OFF (4u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE0SR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE0SR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE0SR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE0SR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE0SR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE0SR_OFF (5u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE1AR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE1AR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE1AR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE1AR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE1AR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE1AR_OFF (6u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE1SR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE1SR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE1SR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE1SR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.SMUSAFE1SR */
#define IFX_SMM_WRMRSTTRIG_SMUSAFE1SR_OFF (7u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.SMUSEC */
#define IFX_SMM_WRMRSTTRIG_SMUSEC_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.SMUSEC */
#define IFX_SMM_WRMRSTTRIG_SMUSEC_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.SMUSEC */
#define IFX_SMM_WRMRSTTRIG_SMUSEC_OFF (8u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.SW */
#define IFX_SMM_WRMRSTTRIG_SW_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.SW */
#define IFX_SMM_WRMRSTTRIG_SW_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.SW */
#define IFX_SMM_WRMRSTTRIG_SW_OFF (9u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.STM0 */
#define IFX_SMM_WRMRSTTRIG_STM0_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.STM0 */
#define IFX_SMM_WRMRSTTRIG_STM0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.STM0 */
#define IFX_SMM_WRMRSTTRIG_STM0_OFF (10u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.STM1 */
#define IFX_SMM_WRMRSTTRIG_STM1_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.STM1 */
#define IFX_SMM_WRMRSTTRIG_STM1_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.STM1 */
#define IFX_SMM_WRMRSTTRIG_STM1_OFF (11u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.STM2 */
#define IFX_SMM_WRMRSTTRIG_STM2_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.STM2 */
#define IFX_SMM_WRMRSTTRIG_STM2_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.STM2 */
#define IFX_SMM_WRMRSTTRIG_STM2_OFF (12u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.STM3 */
#define IFX_SMM_WRMRSTTRIG_STM3_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.STM3 */
#define IFX_SMM_WRMRSTTRIG_STM3_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.STM3 */
#define IFX_SMM_WRMRSTTRIG_STM3_OFF (13u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.STM4 */
#define IFX_SMM_WRMRSTTRIG_STM4_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.STM4 */
#define IFX_SMM_WRMRSTTRIG_STM4_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.STM4 */
#define IFX_SMM_WRMRSTTRIG_STM4_OFF (14u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.STM5 */
#define IFX_SMM_WRMRSTTRIG_STM5_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.STM5 */
#define IFX_SMM_WRMRSTTRIG_STM5_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.STM5 */
#define IFX_SMM_WRMRSTTRIG_STM5_OFF (15u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.CB0 */
#define IFX_SMM_WRMRSTTRIG_CB0_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.CB0 */
#define IFX_SMM_WRMRSTTRIG_CB0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.CB0 */
#define IFX_SMM_WRMRSTTRIG_CB0_OFF (18u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.CB3 */
#define IFX_SMM_WRMRSTTRIG_CB3_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.CB3 */
#define IFX_SMM_WRMRSTTRIG_CB3_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.CB3 */
#define IFX_SMM_WRMRSTTRIG_CB3_OFF (20u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.DWR */
#define IFX_SMM_WRMRSTTRIG_DWR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.DWR */
#define IFX_SMM_WRMRSTTRIG_DWR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.DWR */
#define IFX_SMM_WRMRSTTRIG_DWR_OFF (21u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.LBPORST */
#define IFX_SMM_WRMRSTTRIG_LBPORST_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.LBPORST */
#define IFX_SMM_WRMRSTTRIG_LBPORST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.LBPORST */
#define IFX_SMM_WRMRSTTRIG_LBPORST_OFF (29u)

/** \brief Length for Ifx_SMM_WRMRSTTRIG_Bits.LBTERM */
#define IFX_SMM_WRMRSTTRIG_LBTERM_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIG_Bits.LBTERM */
#define IFX_SMM_WRMRSTTRIG_LBTERM_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIG_Bits.LBTERM */
#define IFX_SMM_WRMRSTTRIG_LBTERM_OFF (30u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.ESR0 */
#define IFX_SMM_WRMRSTTRIGH_ESR0_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.ESR0 */
#define IFX_SMM_WRMRSTTRIGH_ESR0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.ESR0 */
#define IFX_SMM_WRMRSTTRIGH_ESR0_OFF (0u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.ESR1 */
#define IFX_SMM_WRMRSTTRIGH_ESR1_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.ESR1 */
#define IFX_SMM_WRMRSTTRIGH_ESR1_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.ESR1 */
#define IFX_SMM_WRMRSTTRIGH_ESR1_OFF (1u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.ESR2 */
#define IFX_SMM_WRMRSTTRIGH_ESR2_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.ESR2 */
#define IFX_SMM_WRMRSTTRIGH_ESR2_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.ESR2 */
#define IFX_SMM_WRMRSTTRIGH_ESR2_OFF (2u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE0AR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE0AR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE0AR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE0AR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE0AR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE0AR_OFF (4u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE0SR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE0SR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE0SR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE0SR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE0SR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE0SR_OFF (5u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE1AR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE1AR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE1AR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE1AR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE1AR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE1AR_OFF (6u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE1SR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE1SR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE1SR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE1SR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSAFE1SR */
#define IFX_SMM_WRMRSTTRIGH_SMUSAFE1SR_OFF (7u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSEC */
#define IFX_SMM_WRMRSTTRIGH_SMUSEC_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSEC */
#define IFX_SMM_WRMRSTTRIGH_SMUSEC_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.SMUSEC */
#define IFX_SMM_WRMRSTTRIGH_SMUSEC_OFF (8u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.SW */
#define IFX_SMM_WRMRSTTRIGH_SW_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.SW */
#define IFX_SMM_WRMRSTTRIGH_SW_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.SW */
#define IFX_SMM_WRMRSTTRIGH_SW_OFF (9u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.STM0 */
#define IFX_SMM_WRMRSTTRIGH_STM0_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.STM0 */
#define IFX_SMM_WRMRSTTRIGH_STM0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.STM0 */
#define IFX_SMM_WRMRSTTRIGH_STM0_OFF (10u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.STM1 */
#define IFX_SMM_WRMRSTTRIGH_STM1_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.STM1 */
#define IFX_SMM_WRMRSTTRIGH_STM1_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.STM1 */
#define IFX_SMM_WRMRSTTRIGH_STM1_OFF (11u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.STM2 */
#define IFX_SMM_WRMRSTTRIGH_STM2_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.STM2 */
#define IFX_SMM_WRMRSTTRIGH_STM2_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.STM2 */
#define IFX_SMM_WRMRSTTRIGH_STM2_OFF (12u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.STM3 */
#define IFX_SMM_WRMRSTTRIGH_STM3_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.STM3 */
#define IFX_SMM_WRMRSTTRIGH_STM3_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.STM3 */
#define IFX_SMM_WRMRSTTRIGH_STM3_OFF (13u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.STM4 */
#define IFX_SMM_WRMRSTTRIGH_STM4_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.STM4 */
#define IFX_SMM_WRMRSTTRIGH_STM4_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.STM4 */
#define IFX_SMM_WRMRSTTRIGH_STM4_OFF (14u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.STM5 */
#define IFX_SMM_WRMRSTTRIGH_STM5_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.STM5 */
#define IFX_SMM_WRMRSTTRIGH_STM5_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.STM5 */
#define IFX_SMM_WRMRSTTRIGH_STM5_OFF (15u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.CB0 */
#define IFX_SMM_WRMRSTTRIGH_CB0_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.CB0 */
#define IFX_SMM_WRMRSTTRIGH_CB0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.CB0 */
#define IFX_SMM_WRMRSTTRIGH_CB0_OFF (18u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.CB3 */
#define IFX_SMM_WRMRSTTRIGH_CB3_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.CB3 */
#define IFX_SMM_WRMRSTTRIGH_CB3_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.CB3 */
#define IFX_SMM_WRMRSTTRIGH_CB3_OFF (20u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.DWR */
#define IFX_SMM_WRMRSTTRIGH_DWR_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.DWR */
#define IFX_SMM_WRMRSTTRIGH_DWR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.DWR */
#define IFX_SMM_WRMRSTTRIGH_DWR_OFF (21u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.LBPORST */
#define IFX_SMM_WRMRSTTRIGH_LBPORST_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.LBPORST */
#define IFX_SMM_WRMRSTTRIGH_LBPORST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.LBPORST */
#define IFX_SMM_WRMRSTTRIGH_LBPORST_OFF (29u)

/** \brief Length for Ifx_SMM_WRMRSTTRIGH_Bits.LBTERM */
#define IFX_SMM_WRMRSTTRIGH_LBTERM_LEN (1u)

/** \brief Mask for Ifx_SMM_WRMRSTTRIGH_Bits.LBTERM */
#define IFX_SMM_WRMRSTTRIGH_LBTERM_MSK (0x1u)

/** \brief Offset for Ifx_SMM_WRMRSTTRIGH_Bits.LBTERM */
#define IFX_SMM_WRMRSTTRIGH_LBTERM_OFF (30u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.LVD */
#define IFX_SMM_RSTSTAT_LVD_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.LVD */
#define IFX_SMM_RSTSTAT_LVD_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.LVD */
#define IFX_SMM_RSTSTAT_LVD_OFF (0u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.PDCLDRST */
#define IFX_SMM_RSTSTAT_PDCLDRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.PDCLDRST */
#define IFX_SMM_RSTSTAT_PDCLDRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.PDCLDRST */
#define IFX_SMM_RSTSTAT_PDCLDRST_OFF (1u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.CLDPORST */
#define IFX_SMM_RSTSTAT_CLDPORST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.CLDPORST */
#define IFX_SMM_RSTSTAT_CLDPORST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.CLDPORST */
#define IFX_SMM_RSTSTAT_CLDPORST_OFF (2u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.PORST */
#define IFX_SMM_RSTSTAT_PORST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.PORST */
#define IFX_SMM_RSTSTAT_PORST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.PORST */
#define IFX_SMM_RSTSTAT_PORST_OFF (3u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.SYSRST */
#define IFX_SMM_RSTSTAT_SYSRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.SYSRST */
#define IFX_SMM_RSTSTAT_SYSRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.SYSRST */
#define IFX_SMM_RSTSTAT_SYSRST_OFF (4u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.APPRST */
#define IFX_SMM_RSTSTAT_APPRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.APPRST */
#define IFX_SMM_RSTSTAT_APPRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.APPRST */
#define IFX_SMM_RSTSTAT_APPRST_OFF (5u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.DBGRST */
#define IFX_SMM_RSTSTAT_DBGRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.DBGRST */
#define IFX_SMM_RSTSTAT_DBGRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.DBGRST */
#define IFX_SMM_RSTSTAT_DBGRST_OFF (6u)

/** \brief Length for Ifx_SMM_RSTSTAT_Bits.TRRST */
#define IFX_SMM_RSTSTAT_TRRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTAT_Bits.TRRST */
#define IFX_SMM_RSTSTAT_TRRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTAT_Bits.TRRST */
#define IFX_SMM_RSTSTAT_TRRST_OFF (7u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.LVD */
#define IFX_SMM_RSTSTATH_LVD_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.LVD */
#define IFX_SMM_RSTSTATH_LVD_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.LVD */
#define IFX_SMM_RSTSTATH_LVD_OFF (0u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.PDCLDRST */
#define IFX_SMM_RSTSTATH_PDCLDRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.PDCLDRST */
#define IFX_SMM_RSTSTATH_PDCLDRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.PDCLDRST */
#define IFX_SMM_RSTSTATH_PDCLDRST_OFF (1u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.CLDPORST */
#define IFX_SMM_RSTSTATH_CLDPORST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.CLDPORST */
#define IFX_SMM_RSTSTATH_CLDPORST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.CLDPORST */
#define IFX_SMM_RSTSTATH_CLDPORST_OFF (2u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.PORST */
#define IFX_SMM_RSTSTATH_PORST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.PORST */
#define IFX_SMM_RSTSTATH_PORST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.PORST */
#define IFX_SMM_RSTSTATH_PORST_OFF (3u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.SYSRST */
#define IFX_SMM_RSTSTATH_SYSRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.SYSRST */
#define IFX_SMM_RSTSTATH_SYSRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.SYSRST */
#define IFX_SMM_RSTSTATH_SYSRST_OFF (4u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.APPRST */
#define IFX_SMM_RSTSTATH_APPRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.APPRST */
#define IFX_SMM_RSTSTATH_APPRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.APPRST */
#define IFX_SMM_RSTSTATH_APPRST_OFF (5u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.DBGRST */
#define IFX_SMM_RSTSTATH_DBGRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.DBGRST */
#define IFX_SMM_RSTSTATH_DBGRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.DBGRST */
#define IFX_SMM_RSTSTATH_DBGRST_OFF (6u)

/** \brief Length for Ifx_SMM_RSTSTATH_Bits.TRRST */
#define IFX_SMM_RSTSTATH_TRRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATH_Bits.TRRST */
#define IFX_SMM_RSTSTATH_TRRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATH_Bits.TRRST */
#define IFX_SMM_RSTSTATH_TRRST_OFF (7u)

/** \brief Length for Ifx_SMM_RSTSTATCLR_Bits.CLRC */
#define IFX_SMM_RSTSTATCLR_CLRC_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATCLR_Bits.CLRC */
#define IFX_SMM_RSTSTATCLR_CLRC_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATCLR_Bits.CLRC */
#define IFX_SMM_RSTSTATCLR_CLRC_OFF (0u)

/** \brief Length for Ifx_SMM_RSTSTATCLR_Bits.CLRSMUIRF */
#define IFX_SMM_RSTSTATCLR_CLRSMUIRF_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTSTATCLR_Bits.CLRSMUIRF */
#define IFX_SMM_RSTSTATCLR_CLRSMUIRF_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTSTATCLR_Bits.CLRSMUIRF */
#define IFX_SMM_RSTSTATCLR_CLRSMUIRF_OFF (16u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR0 */
#define IFX_SMM_RSTTRIGCTRLA_ESR0_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR0 */
#define IFX_SMM_RSTTRIGCTRLA_ESR0_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR0 */
#define IFX_SMM_RSTTRIGCTRLA_ESR0_OFF (0u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR1 */
#define IFX_SMM_RSTTRIGCTRLA_ESR1_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR1 */
#define IFX_SMM_RSTTRIGCTRLA_ESR1_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR1 */
#define IFX_SMM_RSTTRIGCTRLA_ESR1_OFF (3u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR2 */
#define IFX_SMM_RSTTRIGCTRLA_ESR2_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR2 */
#define IFX_SMM_RSTTRIGCTRLA_ESR2_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.ESR2 */
#define IFX_SMM_RSTTRIGCTRLA_ESR2_OFF (6u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE0AR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE0AR_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE0AR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE0AR_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE0AR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE0AR_OFF (9u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE0SR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE0SR_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE0SR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE0SR_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE0SR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE0SR_OFF (12u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE1AR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE1AR_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE1AR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE1AR_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE1AR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE1AR_OFF (15u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE1SR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE1SR_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE1SR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE1SR_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.SMUSAFE1SR */
#define IFX_SMM_RSTTRIGCTRLA_SMUSAFE1SR_OFF (18u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.SW */
#define IFX_SMM_RSTTRIGCTRLA_SW_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.SW */
#define IFX_SMM_RSTTRIGCTRLA_SW_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.SW */
#define IFX_SMM_RSTTRIGCTRLA_SW_OFF (24u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.PINRST */
#define IFX_SMM_RSTTRIGCTRLA_PINRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.PINRST */
#define IFX_SMM_RSTTRIGCTRLA_PINRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.PINRST */
#define IFX_SMM_RSTTRIGCTRLA_PINRST_OFF (30u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLA_Bits.PHYRST */
#define IFX_SMM_RSTTRIGCTRLA_PHYRST_LEN (1u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLA_Bits.PHYRST */
#define IFX_SMM_RSTTRIGCTRLA_PHYRST_MSK (0x1u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLA_Bits.PHYRST */
#define IFX_SMM_RSTTRIGCTRLA_PHYRST_OFF (31u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLB_Bits.STM0 */
#define IFX_SMM_RSTTRIGCTRLB_STM0_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLB_Bits.STM0 */
#define IFX_SMM_RSTTRIGCTRLB_STM0_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLB_Bits.STM0 */
#define IFX_SMM_RSTTRIGCTRLB_STM0_OFF (0u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLB_Bits.STM1 */
#define IFX_SMM_RSTTRIGCTRLB_STM1_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLB_Bits.STM1 */
#define IFX_SMM_RSTTRIGCTRLB_STM1_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLB_Bits.STM1 */
#define IFX_SMM_RSTTRIGCTRLB_STM1_OFF (3u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLB_Bits.STM2 */
#define IFX_SMM_RSTTRIGCTRLB_STM2_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLB_Bits.STM2 */
#define IFX_SMM_RSTTRIGCTRLB_STM2_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLB_Bits.STM2 */
#define IFX_SMM_RSTTRIGCTRLB_STM2_OFF (6u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLB_Bits.STM3 */
#define IFX_SMM_RSTTRIGCTRLB_STM3_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLB_Bits.STM3 */
#define IFX_SMM_RSTTRIGCTRLB_STM3_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLB_Bits.STM3 */
#define IFX_SMM_RSTTRIGCTRLB_STM3_OFF (9u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLB_Bits.STM4 */
#define IFX_SMM_RSTTRIGCTRLB_STM4_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLB_Bits.STM4 */
#define IFX_SMM_RSTTRIGCTRLB_STM4_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLB_Bits.STM4 */
#define IFX_SMM_RSTTRIGCTRLB_STM4_OFF (12u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLB_Bits.STM5 */
#define IFX_SMM_RSTTRIGCTRLB_STM5_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLB_Bits.STM5 */
#define IFX_SMM_RSTTRIGCTRLB_STM5_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLB_Bits.STM5 */
#define IFX_SMM_RSTTRIGCTRLB_STM5_OFF (15u)

/** \brief Length for Ifx_SMM_RSTTRIGCTRLC_Bits.SMUSEC */
#define IFX_SMM_RSTTRIGCTRLC_SMUSEC_LEN (3u)

/** \brief Mask for Ifx_SMM_RSTTRIGCTRLC_Bits.SMUSEC */
#define IFX_SMM_RSTTRIGCTRLC_SMUSEC_MSK (0x7u)

/** \brief Offset for Ifx_SMM_RSTTRIGCTRLC_Bits.SMUSEC */
#define IFX_SMM_RSTTRIGCTRLC_SMUSEC_OFF (0u)

/** \brief Length for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMGRP0 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMGRP0_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMGRP0 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMGRP0_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMGRP0 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMGRP0_OFF (0u)

/** \brief Length for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMID0 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMID0_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMID0 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMID0 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMID0_OFF (5u)

/** \brief Length for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMGRP1 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMGRP1_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMGRP1 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMGRP1_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMGRP1 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMGRP1_OFF (10u)

/** \brief Length for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMID1 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMID1_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMID1 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATA_Bits.SMU0ALMID1 */
#define IFX_SMM_SMURSTSTATA_SMU0ALMID1_OFF (15u)

/** \brief Length for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALMGRP0 */
#define IFX_SMM_SMURSTSTATB_SMU1ALMGRP0_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALMGRP0 */
#define IFX_SMM_SMURSTSTATB_SMU1ALMGRP0_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALMGRP0 */
#define IFX_SMM_SMURSTSTATB_SMU1ALMGRP0_OFF (0u)

/** \brief Length for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALMID0 */
#define IFX_SMM_SMURSTSTATB_SMU1ALMID0_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALMID0 */
#define IFX_SMM_SMURSTSTATB_SMU1ALMID0_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALMID0 */
#define IFX_SMM_SMURSTSTATB_SMU1ALMID0_OFF (5u)

/** \brief Length for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALRMGRP1 */
#define IFX_SMM_SMURSTSTATB_SMU1ALRMGRP1_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALRMGRP1 */
#define IFX_SMM_SMURSTSTATB_SMU1ALRMGRP1_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALRMGRP1 */
#define IFX_SMM_SMURSTSTATB_SMU1ALRMGRP1_OFF (10u)

/** \brief Length for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALRMID1 */
#define IFX_SMM_SMURSTSTATB_SMU1ALRMID1_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALRMID1 */
#define IFX_SMM_SMURSTSTATB_SMU1ALRMID1_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATB_Bits.SMU1ALRMID1 */
#define IFX_SMM_SMURSTSTATB_SMU1ALRMID1_OFF (15u)

/** \brief Length for Ifx_SMM_SMURSTSTATB_Bits.SMUSECALMGRP */
#define IFX_SMM_SMURSTSTATB_SMUSECALMGRP_LEN (3u)

/** \brief Mask for Ifx_SMM_SMURSTSTATB_Bits.SMUSECALMGRP */
#define IFX_SMM_SMURSTSTATB_SMUSECALMGRP_MSK (0x7u)

/** \brief Offset for Ifx_SMM_SMURSTSTATB_Bits.SMUSECALMGRP */
#define IFX_SMM_SMURSTSTATB_SMUSECALMGRP_OFF (20u)

/** \brief Length for Ifx_SMM_SMURSTSTATB_Bits.SMUSECALMID */
#define IFX_SMM_SMURSTSTATB_SMUSECALMID_LEN (5u)

/** \brief Mask for Ifx_SMM_SMURSTSTATB_Bits.SMUSECALMID */
#define IFX_SMM_SMURSTSTATB_SMUSECALMID_MSK (0x1fu)

/** \brief Offset for Ifx_SMM_SMURSTSTATB_Bits.SMUSECALMID */
#define IFX_SMM_SMURSTSTATB_SMUSECALMID_OFF (23u)

/** \brief Length for Ifx_SMM_USRINFO_Bits.USRINFO */
#define IFX_SMM_USRINFO_USRINFO_LEN (32u)

/** \brief Mask for Ifx_SMM_USRINFO_Bits.USRINFO */
#define IFX_SMM_USRINFO_USRINFO_MSK (0xffffffffu)

/** \brief Offset for Ifx_SMM_USRINFO_Bits.USRINFO */
#define IFX_SMM_USRINFO_USRINFO_OFF (0u)

/** \brief Length for Ifx_SMM_PDISC_Bits.PDIS0 */
#define IFX_SMM_PDISC_PDIS0_LEN (1u)

/** \brief Mask for Ifx_SMM_PDISC_Bits.PDIS0 */
#define IFX_SMM_PDISC_PDIS0_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PDISC_Bits.PDIS0 */
#define IFX_SMM_PDISC_PDIS0_OFF (0u)

/** \brief Length for Ifx_SMM_PDISC_Bits.PDIS1 */
#define IFX_SMM_PDISC_PDIS1_LEN (1u)

/** \brief Mask for Ifx_SMM_PDISC_Bits.PDIS1 */
#define IFX_SMM_PDISC_PDIS1_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PDISC_Bits.PDIS1 */
#define IFX_SMM_PDISC_PDIS1_OFF (1u)

/** \brief Length for Ifx_SMM_ESR0CFG_Bits.ARI */
#define IFX_SMM_ESR0CFG_ARI_LEN (1u)

/** \brief Mask for Ifx_SMM_ESR0CFG_Bits.ARI */
#define IFX_SMM_ESR0CFG_ARI_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ESR0CFG_Bits.ARI */
#define IFX_SMM_ESR0CFG_ARI_OFF (0u)

/** \brief Length for Ifx_SMM_ESR0CFG_Bits.ARC */
#define IFX_SMM_ESR0CFG_ARC_LEN (1u)

/** \brief Mask for Ifx_SMM_ESR0CFG_Bits.ARC */
#define IFX_SMM_ESR0CFG_ARC_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ESR0CFG_Bits.ARC */
#define IFX_SMM_ESR0CFG_ARC_OFF (1u)

/** \brief Length for Ifx_SMM_ESRCFG_Bits.EDCON */
#define IFX_SMM_ESRCFG_EDCON_LEN (2u)

/** \brief Mask for Ifx_SMM_ESRCFG_Bits.EDCON */
#define IFX_SMM_ESRCFG_EDCON_MSK (0x3u)

/** \brief Offset for Ifx_SMM_ESRCFG_Bits.EDCON */
#define IFX_SMM_ESRCFG_EDCON_OFF (7u)

/** \brief Length for Ifx_SMM_ESRCFG_Bits.DFEN */
#define IFX_SMM_ESRCFG_DFEN_LEN (1u)

/** \brief Mask for Ifx_SMM_ESRCFG_Bits.DFEN */
#define IFX_SMM_ESRCFG_DFEN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ESRCFG_Bits.DFEN */
#define IFX_SMM_ESRCFG_DFEN_OFF (9u)

/** \brief Length for Ifx_SMM_ESRCFG_Bits.CNTLCK */
#define IFX_SMM_ESRCFG_CNTLCK_LEN (1u)

/** \brief Mask for Ifx_SMM_ESRCFG_Bits.CNTLCK */
#define IFX_SMM_ESRCFG_CNTLCK_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ESRCFG_Bits.CNTLCK */
#define IFX_SMM_ESRCFG_CNTLCK_OFF (13u)

/** \brief Length for Ifx_SMM_ESRCFG_Bits.CLKDIV */
#define IFX_SMM_ESRCFG_CLKDIV_LEN (1u)

/** \brief Mask for Ifx_SMM_ESRCFG_Bits.CLKDIV */
#define IFX_SMM_ESRCFG_CLKDIV_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ESRCFG_Bits.CLKDIV */
#define IFX_SMM_ESRCFG_CLKDIV_OFF (14u)

/** \brief Length for Ifx_SMM_ESRCFG_Bits.GL */
#define IFX_SMM_ESRCFG_GL_LEN (1u)

/** \brief Mask for Ifx_SMM_ESRCFG_Bits.GL */
#define IFX_SMM_ESRCFG_GL_MSK (0x1u)

/** \brief Offset for Ifx_SMM_ESRCFG_Bits.GL */
#define IFX_SMM_ESRCFG_GL_OFF (15u)

/** \brief Length for Ifx_SMM_ESRCFG_Bits.RSTDELAY */
#define IFX_SMM_ESRCFG_RSTDELAY_LEN (16u)

/** \brief Mask for Ifx_SMM_ESRCFG_Bits.RSTDELAY */
#define IFX_SMM_ESRCFG_RSTDELAY_MSK (0xffffu)

/** \brief Offset for Ifx_SMM_ESRCFG_Bits.RSTDELAY */
#define IFX_SMM_ESRCFG_RSTDELAY_OFF (16u)

/** \brief Length for Ifx_SMM_ESR0CNTCTRL_Bits.RSTECNT */
#define IFX_SMM_ESR0CNTCTRL_RSTECNT_LEN (12u)

/** \brief Mask for Ifx_SMM_ESR0CNTCTRL_Bits.RSTECNT */
#define IFX_SMM_ESR0CNTCTRL_RSTECNT_MSK (0xfffu)

/** \brief Offset for Ifx_SMM_ESR0CNTCTRL_Bits.RSTECNT */
#define IFX_SMM_ESR0CNTCTRL_RSTECNT_OFF (0u)

/** \brief Length for Ifx_SMM_ESR0CNTCTRL_Bits.CLKDIV */
#define IFX_SMM_ESR0CNTCTRL_CLKDIV_LEN (4u)

/** \brief Mask for Ifx_SMM_ESR0CNTCTRL_Bits.CLKDIV */
#define IFX_SMM_ESR0CNTCTRL_CLKDIV_MSK (0xfu)

/** \brief Offset for Ifx_SMM_ESR0CNTCTRL_Bits.CLKDIV */
#define IFX_SMM_ESR0CNTCTRL_CLKDIV_OFF (16u)

/** \brief Length for Ifx_SMM_ESR0CNTCTRL_Bits.RSTCON */
#define IFX_SMM_ESR0CNTCTRL_RSTCON_LEN (2u)

/** \brief Mask for Ifx_SMM_ESR0CNTCTRL_Bits.RSTCON */
#define IFX_SMM_ESR0CNTCTRL_RSTCON_MSK (0x3u)

/** \brief Offset for Ifx_SMM_ESR0CNTCTRL_Bits.RSTCON */
#define IFX_SMM_ESR0CNTCTRL_RSTCON_OFF (24u)

/** \brief Length for Ifx_SMM_GPIOESR0_Bits.OUT */
#define IFX_SMM_GPIOESR0_OUT_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR0_Bits.OUT */
#define IFX_SMM_GPIOESR0_OUT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR0_Bits.OUT */
#define IFX_SMM_GPIOESR0_OUT_OFF (0u)

/** \brief Length for Ifx_SMM_GPIOESR0_Bits.SET */
#define IFX_SMM_GPIOESR0_SET_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR0_Bits.SET */
#define IFX_SMM_GPIOESR0_SET_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR0_Bits.SET */
#define IFX_SMM_GPIOESR0_SET_OFF (2u)

/** \brief Length for Ifx_SMM_GPIOESR0_Bits.CLR */
#define IFX_SMM_GPIOESR0_CLR_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR0_Bits.CLR */
#define IFX_SMM_GPIOESR0_CLR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR0_Bits.CLR */
#define IFX_SMM_GPIOESR0_CLR_OFF (3u)

/** \brief Length for Ifx_SMM_GPIOESR0_Bits.IN */
#define IFX_SMM_GPIOESR0_IN_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR0_Bits.IN */
#define IFX_SMM_GPIOESR0_IN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR0_Bits.IN */
#define IFX_SMM_GPIOESR0_IN_OFF (8u)

/** \brief Length for Ifx_SMM_DRVCFGESR0_Bits.DIR */
#define IFX_SMM_DRVCFGESR0_DIR_LEN (1u)

/** \brief Mask for Ifx_SMM_DRVCFGESR0_Bits.DIR */
#define IFX_SMM_DRVCFGESR0_DIR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRVCFGESR0_Bits.DIR */
#define IFX_SMM_DRVCFGESR0_DIR_OFF (0u)

/** \brief Length for Ifx_SMM_DRVCFGESR0_Bits.OD */
#define IFX_SMM_DRVCFGESR0_OD_LEN (1u)

/** \brief Mask for Ifx_SMM_DRVCFGESR0_Bits.OD */
#define IFX_SMM_DRVCFGESR0_OD_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRVCFGESR0_Bits.OD */
#define IFX_SMM_DRVCFGESR0_OD_OFF (1u)

/** \brief Length for Ifx_SMM_DRVCFGESR0_Bits.MODE */
#define IFX_SMM_DRVCFGESR0_MODE_LEN (4u)

/** \brief Mask for Ifx_SMM_DRVCFGESR0_Bits.MODE */
#define IFX_SMM_DRVCFGESR0_MODE_MSK (0xfu)

/** \brief Offset for Ifx_SMM_DRVCFGESR0_Bits.MODE */
#define IFX_SMM_DRVCFGESR0_MODE_OFF (4u)

/** \brief Length for Ifx_SMM_DRVCFGESR0_Bits.PD */
#define IFX_SMM_DRVCFGESR0_PD_LEN (3u)

/** \brief Mask for Ifx_SMM_DRVCFGESR0_Bits.PD */
#define IFX_SMM_DRVCFGESR0_PD_MSK (0x7u)

/** \brief Offset for Ifx_SMM_DRVCFGESR0_Bits.PD */
#define IFX_SMM_DRVCFGESR0_PD_OFF (8u)

/** \brief Length for Ifx_SMM_DRVCFGESR0_Bits.PL */
#define IFX_SMM_DRVCFGESR0_PL_LEN (3u)

/** \brief Mask for Ifx_SMM_DRVCFGESR0_Bits.PL */
#define IFX_SMM_DRVCFGESR0_PL_MSK (0x7u)

/** \brief Offset for Ifx_SMM_DRVCFGESR0_Bits.PL */
#define IFX_SMM_DRVCFGESR0_PL_OFF (12u)

/** \brief Length for Ifx_SMM_GPIOESR1_Bits.OUT */
#define IFX_SMM_GPIOESR1_OUT_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR1_Bits.OUT */
#define IFX_SMM_GPIOESR1_OUT_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR1_Bits.OUT */
#define IFX_SMM_GPIOESR1_OUT_OFF (0u)

/** \brief Length for Ifx_SMM_GPIOESR1_Bits.SET */
#define IFX_SMM_GPIOESR1_SET_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR1_Bits.SET */
#define IFX_SMM_GPIOESR1_SET_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR1_Bits.SET */
#define IFX_SMM_GPIOESR1_SET_OFF (2u)

/** \brief Length for Ifx_SMM_GPIOESR1_Bits.CLR */
#define IFX_SMM_GPIOESR1_CLR_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR1_Bits.CLR */
#define IFX_SMM_GPIOESR1_CLR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR1_Bits.CLR */
#define IFX_SMM_GPIOESR1_CLR_OFF (3u)

/** \brief Length for Ifx_SMM_GPIOESR1_Bits.IN */
#define IFX_SMM_GPIOESR1_IN_LEN (1u)

/** \brief Mask for Ifx_SMM_GPIOESR1_Bits.IN */
#define IFX_SMM_GPIOESR1_IN_MSK (0x1u)

/** \brief Offset for Ifx_SMM_GPIOESR1_Bits.IN */
#define IFX_SMM_GPIOESR1_IN_OFF (8u)

/** \brief Length for Ifx_SMM_DRVCFGESR1_Bits.DIR */
#define IFX_SMM_DRVCFGESR1_DIR_LEN (1u)

/** \brief Mask for Ifx_SMM_DRVCFGESR1_Bits.DIR */
#define IFX_SMM_DRVCFGESR1_DIR_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRVCFGESR1_Bits.DIR */
#define IFX_SMM_DRVCFGESR1_DIR_OFF (0u)

/** \brief Length for Ifx_SMM_DRVCFGESR1_Bits.OD */
#define IFX_SMM_DRVCFGESR1_OD_LEN (1u)

/** \brief Mask for Ifx_SMM_DRVCFGESR1_Bits.OD */
#define IFX_SMM_DRVCFGESR1_OD_MSK (0x1u)

/** \brief Offset for Ifx_SMM_DRVCFGESR1_Bits.OD */
#define IFX_SMM_DRVCFGESR1_OD_OFF (1u)

/** \brief Length for Ifx_SMM_DRVCFGESR1_Bits.MODE */
#define IFX_SMM_DRVCFGESR1_MODE_LEN (4u)

/** \brief Mask for Ifx_SMM_DRVCFGESR1_Bits.MODE */
#define IFX_SMM_DRVCFGESR1_MODE_MSK (0xfu)

/** \brief Offset for Ifx_SMM_DRVCFGESR1_Bits.MODE */
#define IFX_SMM_DRVCFGESR1_MODE_OFF (4u)

/** \brief Length for Ifx_SMM_DRVCFGESR1_Bits.PD */
#define IFX_SMM_DRVCFGESR1_PD_LEN (3u)

/** \brief Mask for Ifx_SMM_DRVCFGESR1_Bits.PD */
#define IFX_SMM_DRVCFGESR1_PD_MSK (0x7u)

/** \brief Offset for Ifx_SMM_DRVCFGESR1_Bits.PD */
#define IFX_SMM_DRVCFGESR1_PD_OFF (8u)

/** \brief Length for Ifx_SMM_DRVCFGESR1_Bits.PL */
#define IFX_SMM_DRVCFGESR1_PL_LEN (3u)

/** \brief Mask for Ifx_SMM_DRVCFGESR1_Bits.PL */
#define IFX_SMM_DRVCFGESR1_PL_MSK (0x7u)

/** \brief Offset for Ifx_SMM_DRVCFGESR1_Bits.PL */
#define IFX_SMM_DRVCFGESR1_PL_OFF (12u)

/** \brief Length for Ifx_SMM_PROTINIT_Bits.PINIT_DONE */
#define IFX_SMM_PROTINIT_PINIT_DONE_LEN (1u)

/** \brief Mask for Ifx_SMM_PROTINIT_Bits.PINIT_DONE */
#define IFX_SMM_PROTINIT_PINIT_DONE_MSK (0x1u)

/** \brief Offset for Ifx_SMM_PROTINIT_Bits.PINIT_DONE */
#define IFX_SMM_PROTINIT_PINIT_DONE_OFF (16u)

/** \}  */

/******************************************************************************/

/******************************************************************************/

#endif /* IFXSMM_BF_H */
