$date
	Mon Jun  2 23:14:23 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module OR_tb $end
$var wire 1 ! out $end
$var reg 1 " a $end
$var reg 1 # b $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ! out $end
$var wire 1 $ temp1 $end
$var wire 1 % temp2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1%
1$
0#
0"
0!
$end
#10
1!
0%
1#
#20
1%
0$
0#
1"
#30
0%
1#
#40
