#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Jun 30 20:57:04 2025
# Process ID: 6268
# Current directory: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3984 C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.xpr
# Log file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/vivado.log
# Journal file: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/elias/dev/ba/firmware/fpga/tmp/cores'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.1 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Successfully read diagram <system> from BD file <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd>
close [ open C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v w ]
add_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v
update_compile_order -fileset sources_1
set_property top synthesizer [current_fileset]
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v] -no_script -reset -force -quiet
remove_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/new/synthesizer.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
import_files
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
export_ip_user_files -of_objects  [get_files C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/design_1/design_1.bd
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
create_bd_cell -type hier PS7
/PS7
delete_bd_objs [get_bd_cells PS7]
group_bd_cells PS7 [get_bd_cells processing_system7_0] [get_bd_cells rst_ps7_0_125M] [get_bd_cells ps7_0_axi_periph]
set_property location {1.5 492 27} [get_bd_cells PS7]
save_bd_design
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
create_bd_cell -type module -reference signal_split signal_split_0
set_property location {3 1151 603} [get_bd_cells signal_split_0]
connect_bd_intf_net [get_bd_intf_pins axis_red_pitaya_adc_0/M_AXIS] [get_bd_intf_pins signal_split_0/S_AXIS]
startgroup
set_property location {0.5 285 639} [get_bd_cells signal_split_0]
set_property location {1 285 639} [get_bd_cells axis_red_pitaya_adc_0]
endgroup
startgroup
set_property location {1 296 502} [get_bd_cells signal_split_0]
set_property location {1 296 642} [get_bd_cells axis_red_pitaya_adc_0]
endgroup
set_property location {2 629 578} [get_bd_cells signal_split_0]
set_property location {1 274 616} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 281 634} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {0.5 115 621} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 109 625} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 105 626} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 484 607} [get_bd_cells signal_split_0]
set_property location {2 438 543} [get_bd_cells signal_split_0]
undo
INFO: [Common 17-17] undo 'set_property location {2 438 543} [get_bd_cells signal_split_0]'
set_property location {2 456 568} [get_bd_cells signal_split_0]
group_bd_cells DataAcquisition [get_bd_cells signal_split_0] [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 168 622} [get_bd_cells DataAcquisition]
copy_bd_objs DataAcquisition  [get_bd_pins {DataAcquisition/adc_clk}]
delete_bd_objs [get_bd_pins DataAcquisition/adc_clk1]
ungroup_bd_cells [get_bd_cells DataAcquisition]
undo
INFO: [Common 17-17] undo 'ungroup_bd_cells [get_bd_cells DataAcquisition]'
set_property location {1.5 221 622} [get_bd_cells DataAcquisition]
set_property location {1.5 292 634} [get_bd_cells DataAcquisition]
undo
INFO: [Common 17-17] undo 'set_property location {1.5 292 634} [get_bd_cells DataAcquisition]'
undo
INFO: [Common 17-17] undo 'set_property location {1.5 221 622} [get_bd_cells DataAcquisition]'
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_pins DataAcquisition/adc_clk1]'
undo
INFO: [Common 17-17] undo 'copy_bd_objs DataAcquisition  [get_bd_pins {DataAcquisition/adc_clk}]'
undo
INFO: [Common 17-17] undo 'set_property location {1.5 168 622} [get_bd_cells DataAcquisition]'
undo
INFO: [Common 17-17] undo 'group_bd_cells DataAcquisition [get_bd_cells signal_split_0] [get_bd_cells axis_red_pitaya_adc_0]'
set_property location {0.5 199 627} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1 201 624} [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 628 561} [get_bd_cells signal_split_0]
set_property location {2 548 567} [get_bd_cells signal_split_0]
create_bd_cell -type module -reference frequency_counter frequency_counter_0
set_property location {5 1337 578} [get_bd_cells frequency_counter_0]
connect_bd_intf_net [get_bd_intf_pins signal_split_0/M_AXIS_PORT1] [get_bd_intf_pins frequency_counter_0/S_AXIS_IN]
set_property location {4 1302 595} [get_bd_cells frequency_counter_0]
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins frequency_counter_0/counter_output]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
save_bd_design
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
set_property location {4 1410 387} [get_bd_cells axi_gpio_0]
startgroup
connect_bd_net [get_bd_pins frequency_counter_0/Ncycles] [get_bd_pins axi_gpio_0/gpio2_io_i]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
endgroup
set_property location {4 1366 362} [get_bd_cells axi_gpio_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property name xlc_reset [get_bd_cells xlconstant_0]
connect_bd_net [get_bd_pins frequency_counter_0/rst] [get_bd_pins xlc_reset/dout]
create_bd_cell -type module -reference signal_decoder signal_decoder_0
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property location {5 1896 567} [get_bd_cells signal_decoder_0]
connect_bd_net [get_bd_pins signal_decoder_0/rst] [get_bd_pins xlc_reset/dout]
connect_bd_net [get_bd_pins frequency_counter_0/clk] [get_bd_pins signal_decoder_0/clk]
connect_bd_intf_net [get_bd_intf_pins frequency_counter_0/M_AXIS_OUT] [get_bd_intf_pins signal_decoder_0/S_AXIS]
set_property location {2171 573} [get_bd_ports led_o]
set_property location {2087 567} [get_bd_ports led_o]
startgroup
connect_bd_net [get_bd_ports led_o] [get_bd_pins signal_decoder_0/led_out]
endgroup
set_property location {1.5 576 607} [get_bd_cells signal_split_0]
set_property location {2 592 544} [get_bd_cells signal_split_0]
set_property location {2 583 553} [get_bd_cells signal_split_0]
group_bd_cells DataAcquisition [get_bd_cells signal_split_0] [get_bd_cells axis_red_pitaya_adc_0]
set_property location {1.5 469 623} [get_bd_cells DataAcquisition]
connect_bd_net [get_bd_pins frequency_counter_0/clk] [get_bd_pins DataAcquisition/adc_clk]
set_property location {4 1458 1191} [get_bd_cells util_ds_buf_1]
set_property location {5 1892 1191} [get_bd_cells util_ds_buf_2]
startgroup
set_property location {2132 1177} [get_bd_ports daisy_p_o]
set_property location {2132 1197} [get_bd_ports daisy_n_o]
endgroup
startgroup
set_property location {-55 1166} [get_bd_ports daisy_n_i]
set_property location {-55 1146} [get_bd_ports daisy_p_i]
endgroup
startgroup
set_property location {-46 1180} [get_bd_ports daisy_p_i]
set_property location {-46 1190} [get_bd_ports daisy_n_i]
endgroup
startgroup
set_property location {-52 1220} [get_bd_ports daisy_p_i]
set_property location {-52 1200} [get_bd_ports daisy_n_i]
endgroup
set_property location {-39 1184} [get_bd_ports daisy_p_i]
set_property location {-49 1209} [get_bd_ports daisy_n_i]
set_property location {-45 1192} [get_bd_ports daisy_p_i]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
update_compile_order -fileset sources_1
set_property location {1 514 624} [get_bd_cells DataAcquisition]
set_property location {1 434 16} [get_bd_cells PS7]
set_property location {2 878 345} [get_bd_cells axi_gpio_0]
set_property location {2 877 577} [get_bd_cells frequency_counter_0]
set_property location {0.5 216 609} [get_bd_cells DataAcquisition]
set_property location {1 223 12} [get_bd_cells PS7]
set_property location {1.5 607 581} [get_bd_cells frequency_counter_0]
set_property location {2 622 603} [get_bd_cells frequency_counter_0]
set_property location {2 609 355} [get_bd_cells axi_gpio_0]
set_property location {2 606 323} [get_bd_cells axi_gpio_0]
set_property location {2 611 293} [get_bd_cells axi_gpio_0]
set_property location {2 606 356} [get_bd_cells axi_gpio_0]
set_property location {2 613 316} [get_bd_cells axi_gpio_0]
set_property location {2 626 263} [get_bd_cells axi_gpio_0]
set_property location {5 1895 586} [get_bd_cells signal_decoder_0]
set_property location {5 1894 618} [get_bd_cells signal_decoder_0]
set_property location {1 299 913} [get_bd_cells xlc_reset]
set_property location {4 1894 604} [get_bd_cells signal_decoder_0]
set_property location {4 1890 617} [get_bd_cells signal_decoder_0]
set_property location {4 1896 609} [get_bd_cells signal_decoder_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {4 1337 383} [get_bd_cells xlslice_0]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
set_property -dict [list CONFIG.DIN_TO {26} CONFIG.DIN_FROM {26}] [get_bd_cells xlslice_0]
can't use empty string as operand of "-"
ERROR: [IP_Flow 19-3477] Update of parameter 'PARAM_VALUE.DOUT_WIDTH' failed for IP 'xlslice_0'. can't use empty string as operand of "-"
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {31} CONFIG.DOUT_WIDTH {32}] [get_bd_cells xlslice_0]
set_property name xls_phase [get_bd_cells xlslice_0]
set_property -dict [list CONFIG.DOUT_WIDTH {27}] [get_bd_cells xls_phase]
set_property -dict [list CONFIG.DIN_TO {5}] [get_bd_cells xls_phase]
set_property -dict [list CONFIG.DOUT_WIDTH {10}] [get_bd_cells xls_phase]
set_property -dict [list CONFIG.DOUT_WIDTH {27}] [get_bd_cells xls_phase]
set_property location {2.5 1199 479} [get_bd_cells xls_phase]
set_property location {2102 -28} [get_bd_intf_ports DDR]
set_property location {2114 -8} [get_bd_intf_ports FIXED_IO]
startgroup
set_property location {2119 136} [get_bd_ports adc_enc_p_o]
set_property location {2119 156} [get_bd_ports dac_pwm_o]
set_property location {2119 116} [get_bd_ports adc_enc_n_o]
set_property location {2119 196} [get_bd_ports exp_p_tri_io]
set_property location {2119 176} [get_bd_ports exp_n_tri_io]
endgroup
set_property location {3 1198 415} [get_bd_cells xls_phase]
startgroup
create_bd_cell -type ip -vlnv pavel-demin:user:axis_constant:1.0 axis_constant_0
endgroup
set_property location {4 1567 403} [get_bd_cells axis_constant_0]
connect_bd_net [get_bd_pins xls_phase/Dout] [get_bd_pins axis_constant_0/cfg_data]
connect_bd_net [get_bd_pins axis_constant_0/aclk] [get_bd_pins DataAcquisition/adc_clk]
startgroup
set_property -dict [list CONFIG.Phase_Increment {Streaming} CONFIG.Phase_offset {Streaming} CONFIG.DATA_Has_TLAST {Not_Required} CONFIG.S_PHASE_Has_TUSER {Not_Required} CONFIG.Latency {9} CONFIG.Output_Frequency1 {0} CONFIG.PINC1 {0}] [get_bd_cells dds_compiler_0]
endgroup
startgroup
set_property location {2 928 763} [get_bd_cells xls_phase]
set_property location {2 1208 753} [get_bd_cells axis_constant_0]
endgroup
undo
INFO: [Common 17-17] undo 'endgroup'
INFO: [Common 17-17] undo 'set_property location {2 1208 753} [get_bd_cells axis_constant_0]'
INFO: [Common 17-17] undo 'set_property location {2 928 763} [get_bd_cells xls_phase]'
INFO: [Common 17-17] undo 'startgroup'
connect_bd_intf_net [get_bd_intf_pins axis_constant_0/M_AXIS] [get_bd_intf_pins dds_compiler_0/S_AXIS_PHASE]
set_property location {3 1133 747} [get_bd_cells axis_constant_0]
set_property location {2.5 915 761} [get_bd_cells xls_phase]
connect_bd_net [get_bd_pins xls_phase/Din] [get_bd_pins frequency_counter_0/counter_output]
group_bd_cells SignalGenerator [get_bd_cells axis_red_pitaya_dac_0] [get_bd_cells axis_constant_0] [get_bd_cells dds_compiler_0] [get_bd_cells clk_wiz_0] [get_bd_cells xls_phase]
set_property location {5 1371 787} [get_bd_cells SignalGenerator]
save_bd_design
WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [#UNDEF] When using EMIO pins for SPI_0 tie SSIN High in the PL bitstream
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /SignalGenerator/clk_wiz_0 clk_wiz propagate
CRITICAL WARNING: [BD 41-237] Bus Interface property TDATA_NUM_BYTES does not match between /SignalGenerator/dds_compiler_0/S_AXIS_PHASE(8) and /SignalGenerator/axis_constant_0/M_AXIS(4)
WARNING: [BD 41-926] Following properties on interface pin /SignalGenerator/axis_red_pitaya_dac_0/S_AXIS have been updated from connected ip, but BD cell '/SignalGenerator/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	LAYERED_METADATA = xilinx.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} array_type {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chan} size {attribs {resolve_type generated dependency chan_size format long minimum {} maximum {}} value 1} stride {attribs {resolve_type generated dependency chan_stride format long minimum {} maximum {}} value 32} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 30} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_cosine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value cosine} enabled {attribs {resolve_type generated dependency cosine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency cosine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type generated dependency cosine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}} field_sine {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value sine} enabled {attribs {resolve_type generated dependency sine_enabled format bool minimum {} maximum {}} value true} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency sine_width format long minimum {} maximum {}} value 14} bitoffset {attribs {resolve_type generated dependency sine_offset format long minimum {} maximum {}} value 16} real {fixed {fractwidth {attribs {resolve_type generated dependency sine_fractwidth format long minimum {} maximum {}} value 12} signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}}}}} TDATA_WIDTH 32 TUSER {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type automatic dependency {} format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} struct {field_chanid {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value chanid} enabled {attribs {resolve_type generated dependency chanid_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency chanid_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0} integer {signed {attribs {resolve_type immediate dependency {} format bool minimum {} maximum {}} value false}}}} field_user {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value user} enabled {attribs {resolve_type generated dependency user_enabled format bool minimum {} maximum {}} value false} datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type generated dependency user_width format long minimum {} maximum {}} value 0} bitoffset {attribs {resolve_type generated dependency user_offset format long minimum {} maximum {}} value 0}}}}}} TUSER_WIDTH 0}

Please resolve any mismatches by directly setting properties on BD cell </SignalGenerator/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /frequency_counter_0/clk have been updated from connected ip, but BD cell '/frequency_counter_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </frequency_counter_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /signal_decoder_0/clk have been updated from connected ip, but BD cell '/signal_decoder_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </signal_decoder_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /SignalGenerator/axis_red_pitaya_dac_0/aclk have been updated from connected ip, but BD cell '/SignalGenerator/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </SignalGenerator/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /SignalGenerator/axis_red_pitaya_dac_0/ddr_clk have been updated from connected ip, but BD cell '/SignalGenerator/axis_red_pitaya_dac_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	PHASE = 0.0 
Please resolve any mismatches by directly setting properties on BD cell </SignalGenerator/axis_red_pitaya_dac_0> to completely resolve these warnings.
WARNING: [BD 41-927] Following properties on pin /SignalGenerator/axis_constant_0/aclk have been updated from connected ip, but BD cell '/SignalGenerator/axis_constant_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </SignalGenerator/axis_constant_0> to completely resolve these warnings.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/axi_gpio_0/gpio2_io_i
/frequency_counter_0/Ncycles

WARNING: [BD 41-597] NET <Net> has no source
Wrote  : <C:\Users\elias\dev\ba\firmware\fpga\tmp\freq\freq.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/SignalGenerator/dds_compiler_0/s_axis_phase_tdata'(64) to pin: '/SignalGenerator/axis_constant_0/m_axis_tdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SignalGenerator/axis_constant_0/cfg_data'(32) to pin '/SignalGenerator/xls_phase/Dout'(27) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:Net is NULL! Connection will be grounded!
VHDL Output written to : C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/SignalGenerator/dds_compiler_0/s_axis_phase_tdata'(64) to pin: '/SignalGenerator/axis_constant_0/m_axis_tdata'(32) - Only lower order bits will be connected.
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/SignalGenerator/axis_constant_0/cfg_data'(32) to pin '/SignalGenerator/xls_phase/Dout'(27) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
WARNING: [BD 41-166] Source port for the net:Net is NULL! Connection will be grounded!
VHDL Output written to : C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignalGenerator/dds_compiler_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DataAcquisition/signal_split_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block frequency_counter_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlc_reset .
INFO: [BD 41-1029] Generation completed for the IP Integrator block signal_decoder_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignalGenerator/xls_phase .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SignalGenerator/axis_constant_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS7/ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/synth/system.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition
WARNING: [BD 41-2265] Clock pin for protocol instance pin M_AXIS_PORT1 could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
WARNING: [BD 41-2265] Clock pin for protocol instance pin S_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /DataAcquisition/signal_split_0
[Mon Jun 30 22:01:59 2025] Launched synth_1...
Run output will be captured here: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/synth_1/runme.log
[Mon Jun 30 22:01:59 2025] Launched impl_1...
Run output will be captured here: C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1158.719 ; gain = 146.855
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1295.441 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1988.789 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.185 . Memory (MB): peak = 1988.789 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1988.789 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 2 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 2139.684 ; gain = 980.965
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {4} CONFIG.DOUT_WIDTH {5}] [get_bd_cells xlslice_0]
startgroup
set_property -dict [list CONFIG.DIN_TO {0} CONFIG.DIN_FROM {26} CONFIG.DOUT_WIDTH {27}] [get_bd_cells SignalGenerator/xls_phase]
endgroup
open_bd_design {C:/Users/elias/dev/ba/firmware/fpga/tmp/freq/freq.srcs/sources_1/bd/system/system.bd}
set_property location {3.5 980 473} [get_bd_cells xlslice_0]
set_property name xls_Log2N_Cycles [get_bd_cells xlslice_0]
