
*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu May 22 20:00:23 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Device 21-9227] Part: xc7a35tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 213928
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.773 ; gain = 412.715 ; free physical = 20962 ; free virtual = 32737
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/main.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tool_clock_divider' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/Tool_clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Tool_clock_divider' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/Tool_clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'bonetime' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/bonetime.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bonetime' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/bonetime.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'scan_seg' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:23]
INFO: [Synth 8-226] default block is never used [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:93]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_map' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/seven_seg_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_map' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/seven_seg_map.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'seg_en' does not match port width (8) of module 'seven_seg_map' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'seg_en' does not match port width (8) of module 'seven_seg_map' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:108]
INFO: [Synth 8-6155] done synthesizing module 'scan_seg' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'BEFORE_IF' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/BEFORE_IF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BEFORE_IF' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/BEFORE_IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'I_mem' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-213895-PC/realtime/I_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I_mem' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-213895-PC/realtime/I_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IF' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:508]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_ALU' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID_ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_ALU' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_MEM' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU_MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_MEM' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'D_mem' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-213895-PC/realtime/D_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'D_mem' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-213895-PC/realtime/D_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6157] synthesizing module 'WB' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/WB.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/WB.v:22]
INFO: [Synth 8-6155] done synthesizing module 'WB' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/TOP.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/main.v:1]
WARNING: [Synth 8-7129] Port ecall in module IM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.102 ; gain = 508.043 ; free physical = 20844 ; free virtual = 32620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2224.945 ; gain = 522.887 ; free physical = 20844 ; free virtual = 32620
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2224.945 ; gain = 522.887 ; free physical = 20844 ; free virtual = 32620
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2224.945 ; gain = 0.000 ; free physical = 20844 ; free virtual = 32620
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.gen/sources_1/ip/D_mem/D_mem/D_mem_in_context.xdc] for cell 'top/mem/dmem'
Finished Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.gen/sources_1/ip/D_mem/D_mem/D_mem_in_context.xdc] for cell 'top/mem/dmem'
Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-213895-PC/I_mem/I_mem/I_mem_in_context.xdc] for cell 'top/if_0/imem'
Finished Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-213895-PC/I_mem/I_mem/I_mem_in_context.xdc] for cell 'top/if_0/imem'
Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.727 ; gain = 0.000 ; free physical = 20837 ; free virtual = 32613
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2337.727 ; gain = 0.000 ; free physical = 20837 ; free virtual = 32613
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2337.727 ; gain = 635.668 ; free physical = 20833 ; free virtual = 32609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2345.730 ; gain = 643.672 ; free physical = 20833 ; free virtual = 32609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top/mem/dmem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top/if_0/imem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2345.730 ; gain = 643.672 ; free physical = 20833 ; free virtual = 32609
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rd_index_reg' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:510]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_result_reg' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU.v:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2345.730 ; gain = 643.672 ; free physical = 20816 ; free virtual = 32593
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'im/scan_seg_1/u0' (seven_seg_map) to 'im/scan_seg_1/u1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	               93 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	               2x32  Multipliers := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 21    
	   2 Input   21 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 17    
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 33    
	   4 Input    3 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 2424.121 ; gain = 722.062 ; free physical = 20612 ; free virtual = 32413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|seven_seg_map | seg_out    | 64x8          | LUT            | 
|scan_seg      | u0/seg_out | 64x8          | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2424.121 ; gain = 722.062 ; free physical = 20626 ; free virtual = 32426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2424.121 ; gain = 722.062 ; free physical = 20626 ; free virtual = 32426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20528 ; free virtual = 32329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |I_mem         |         1|
|2     |D_mem         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |D_mem  |     1|
|2     |I_mem  |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |  1208|
|5     |LUT1   |   135|
|6     |LUT2   |  1139|
|7     |LUT3   |  1787|
|8     |LUT4   |  1738|
|9     |LUT5   |  1982|
|10    |LUT6   |  4918|
|11    |MUXF7  |    41|
|12    |MUXF8  |     1|
|13    |FDCE   |  1476|
|14    |FDPE   |    22|
|15    |FDRE   |    19|
|16    |FDSE   |     8|
|17    |LDC    |     3|
|18    |LDP    |     2|
|19    |IBUF   |    14|
|20    |OBUF   |    40|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.121 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2520.121 ; gain = 705.281 ; free physical = 20535 ; free virtual = 32335
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2520.129 ; gain = 818.062 ; free physical = 20535 ; free virtual = 32335
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2520.129 ; gain = 0.000 ; free physical = 20829 ; free virtual = 32630
INFO: [Netlist 29-17] Analyzing 1255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.148 ; gain = 0.000 ; free physical = 20832 ; free virtual = 32633
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 3 instances
  LDP => LDPE: 2 instances

Synth Design complete | Checksum: 228ecc1e
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:36 . Memory (MB): peak = 2576.148 ; gain = 1161.223 ; free physical = 20833 ; free virtual = 32633
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2014.058; main = 1767.811; forked = 394.983
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3459.629; main = 2576.152; forked = 1035.504
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.160 ; gain = 0.000 ; free physical = 20832 ; free virtual = 32634
INFO: [Common 17-1381] The checkpoint '/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/main.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 22 20:01:04 2025...

*** Running vivado
    with args -log main.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source main.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu May 22 21:39:14 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source main.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top main -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: [Device 21-9227] Part: xc7a35tcsg324-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8899
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2114.082 ; gain = 412.715 ; free physical = 22559 ; free virtual = 34271
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/main.v:1]
INFO: [Synth 8-6157] synthesizing module 'Tool_clock_divider' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/Tool_clock_divider.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Tool_clock_divider' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/Tool_clock_divider.v:1]
INFO: [Synth 8-6157] synthesizing module 'debounce' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/debounce.v:1]
INFO: [Synth 8-6157] synthesizing module 'bonetime' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/bonetime.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bonetime' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/bonetime.v:23]
INFO: [Synth 8-6157] synthesizing module 'IM' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'scan_seg' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:23]
INFO: [Synth 8-226] default block is never used [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:93]
INFO: [Synth 8-6157] synthesizing module 'seven_seg_map' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/seven_seg_map.v:23]
INFO: [Synth 8-6155] done synthesizing module 'seven_seg_map' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/seven_seg_map.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'seg_en' does not match port width (8) of module 'seven_seg_map' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:107]
WARNING: [Synth 8-689] width (1) of port connection 'seg_en' does not match port width (8) of module 'seven_seg_map' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:108]
INFO: [Synth 8-6155] done synthesizing module 'scan_seg' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/scan_seg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IM' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IM.v:1]
INFO: [Synth 8-6157] synthesizing module 'TOP' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/TOP.v:1]
INFO: [Synth 8-6157] synthesizing module 'BEFORE_IF' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/BEFORE_IF.v:1]
INFO: [Synth 8-6155] done synthesizing module 'BEFORE_IF' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/BEFORE_IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'I_mem' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-8832-PC/realtime/I_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'I_mem' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-8832-PC/realtime/I_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IF' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF.v:1]
INFO: [Synth 8-6157] synthesizing module 'IF_ID' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/IF_ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:92]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:508]
INFO: [Synth 8-6155] done synthesizing module 'ID' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:1]
INFO: [Synth 8-6157] synthesizing module 'ID_ALU' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID_ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ID_ALU' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID_ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU_MEM' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU_MEM.v:1]
INFO: [Synth 8-6155] done synthesizing module 'ALU_MEM' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU_MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'D_mem' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-8832-PC/realtime/D_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'D_mem' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-8832-PC/realtime/D_mem_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'MEM' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM.v:1]
INFO: [Synth 8-6157] synthesizing module 'MEM_WB' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'MEM_WB' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/MEM_WB.v:1]
INFO: [Synth 8-6157] synthesizing module 'WB' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/WB.v:1]
INFO: [Synth 8-155] case statement is not full and has no default [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/WB.v:22]
INFO: [Synth 8-6155] done synthesizing module 'WB' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/WB.v:1]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/TOP.v:1]
INFO: [Synth 8-6155] done synthesizing module 'main' (0#1) [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/main.v:1]
WARNING: [Synth 8-7129] Port ecall in module IM is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2210.410 ; gain = 509.043 ; free physical = 22435 ; free virtual = 34151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2228.223 ; gain = 526.855 ; free physical = 22435 ; free virtual = 34151
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2228.223 ; gain = 526.855 ; free physical = 22435 ; free virtual = 34151
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2228.223 ; gain = 0.000 ; free physical = 22435 ; free virtual = 34151
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.gen/sources_1/ip/D_mem/D_mem/D_mem_in_context.xdc] for cell 'top/mem/dmem'
Finished Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.gen/sources_1/ip/D_mem/D_mem/D_mem_in_context.xdc] for cell 'top/mem/dmem'
Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-8832-PC/I_mem/I_mem/I_mem_in_context.xdc] for cell 'top/if_0/imem'
Finished Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/.Xil/Vivado-8832-PC/I_mem/I_mem/I_mem_in_context.xdc] for cell 'top/if_0/imem'
Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2339.004 ; gain = 0.000 ; free physical = 22421 ; free virtual = 34148
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2339.004 ; gain = 0.000 ; free physical = 22421 ; free virtual = 34148
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2339.004 ; gain = 637.637 ; free physical = 22418 ; free virtual = 34146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2347.008 ; gain = 645.641 ; free physical = 22418 ; free virtual = 34146
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for top/mem/dmem. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for top/if_0/imem. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2347.008 ; gain = 645.641 ; free physical = 22418 ; free virtual = 34146
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'rd_index_reg' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ID.v:510]
WARNING: [Synth 8-327] inferring latch for variable 'ALU_result_reg' [/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.srcs/sources_1/new/ALU.v:20]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2347.008 ; gain = 645.641 ; free physical = 22430 ; free virtual = 34151
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'im/scan_seg_1/u0' (seven_seg_map) to 'im/scan_seg_1/u1'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 7     
	   3 Input   32 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
+---Registers : 
	             1024 Bit    Registers := 1     
	               93 Bit    Registers := 1     
	               32 Bit    Registers := 11    
	               21 Bit    Registers := 1     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Multipliers : 
	               2x32  Multipliers := 1     
+---Muxes : 
	   2 Input 1024 Bit        Muxes := 2     
	   2 Input   93 Bit        Muxes := 3     
	   5 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 21    
	   2 Input   21 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 17    
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 33    
	   4 Input    3 Bit        Muxes := 31    
	   2 Input    1 Bit        Muxes := 10    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2418.016 ; gain = 716.648 ; free physical = 22483 ; free virtual = 34221
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+--------------+------------+---------------+----------------+
|Module Name   | RTL Object | Depth x Width | Implemented As | 
+--------------+------------+---------------+----------------+
|seven_seg_map | seg_out    | 64x8          | LUT            | 
|scan_seg      | u0/seg_out | 64x8          | LUT            | 
+--------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2418.016 ; gain = 716.648 ; free physical = 22480 ; free virtual = 34225
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:31 . Memory (MB): peak = 2418.016 ; gain = 716.648 ; free physical = 22481 ; free virtual = 34226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22372 ; free virtual = 34117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |I_mem         |         1|
|2     |D_mem         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |D_mem  |     1|
|2     |I_mem  |     1|
|3     |BUFG   |     2|
|4     |CARRY4 |  1208|
|5     |LUT1   |   135|
|6     |LUT2   |  1139|
|7     |LUT3   |  1787|
|8     |LUT4   |  1738|
|9     |LUT5   |  1982|
|10    |LUT6   |  4918|
|11    |MUXF7  |    41|
|12    |MUXF8  |     1|
|13    |FDCE   |  1476|
|14    |FDPE   |    22|
|15    |FDRE   |    19|
|16    |FDSE   |     8|
|17    |LDC    |     3|
|18    |LDP    |     2|
|19    |IBUF   |    14|
|20    |OBUF   |    40|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2520.016 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2520.016 ; gain = 707.867 ; free physical = 22368 ; free virtual = 34113
Synthesis Optimization Complete : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 2520.023 ; gain = 818.648 ; free physical = 22368 ; free virtual = 34113
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2520.023 ; gain = 0.000 ; free physical = 22666 ; free virtual = 34413
INFO: [Netlist 29-17] Analyzing 1255 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.043 ; gain = 0.000 ; free physical = 22660 ; free virtual = 34408
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  LDC => LDCE: 3 instances
  LDP => LDPE: 2 instances

Synth Design complete | Checksum: 228ecc1e
INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:38 . Memory (MB): peak = 2576.043 ; gain = 1206.652 ; free physical = 22660 ; free virtual = 34408
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2007.639; main = 1767.148; forked = 394.794
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3453.520; main = 2576.047; forked = 1035.500
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2600.055 ; gain = 0.000 ; free physical = 22660 ; free virtual = 34409
INFO: [Common 17-1381] The checkpoint '/home/sjq/Documents/pipelineCPUFPGA/pipelineCPUFPGA.runs/synth_1/main.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file main_utilization_synth.rpt -pb main_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May 22 21:39:58 2025...
