

================================================================
== Vitis HLS Report for 'forwardHidden'
================================================================
* Date:           Wed May 14 09:49:18 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        train_step
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.470 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   16|       -|      -|    -|
|Expression       |        -|    -|       0|    180|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    672|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     328|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   16|     328|    852|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+------------------+---------+----+---+----+-----+
    |       Instance       |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------+------------------+---------+----+---+----+-----+
    |mul_2s_8s_10_1_1_U1   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U2   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U3   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U4   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U5   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U6   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U7   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U8   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U9   |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U10  |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U11  |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U12  |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U13  |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U14  |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U15  |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    |mul_2s_8s_10_1_1_U16  |mul_2s_8s_10_1_1  |        0|   0|  0|  42|    0|
    +----------------------+------------------+---------+----+---+----+-----+
    |Total                 |                  |        0|   0|  0| 672|    0|
    +----------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+-----------------------------+--------------+
    |             Instance            |            Module           |  Expression  |
    +---------------------------------+-----------------------------+--------------+
    |mac_muladd_8s_2s_10s_11_4_1_U17  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U18  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U19  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U20  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U21  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U22  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U23  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U24  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U25  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U26  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U27  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U28  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U29  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U30  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U31  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_2s_10s_11_4_1_U32  |mac_muladd_8s_2s_10s_11_4_1  |  i0 + i1 * i2|
    +---------------------------------+-----------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln56_12_fu_610_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln56_16_fu_712_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln56_19_fu_622_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln56_23_fu_745_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln56_26_fu_634_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln56_2_fu_646_p2     |         +|   0|  0|  12|          12|          12|
    |add_ln56_5_fu_598_p2     |         +|   0|  0|  19|          12|          12|
    |add_ln56_9_fu_679_p2     |         +|   0|  0|  12|          12|          12|
    |x_3_fu_751_p2            |         +|   0|  0|  12|          12|          12|
    |x_4_fu_685_p2            |         +|   0|  0|  12|          12|          12|
    |x_5_fu_718_p2            |         +|   0|  0|  12|          12|          12|
    |x_fu_652_p2              |         +|   0|  0|  12|          12|          12|
    |select_ln53_fu_665_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln56_1_fu_731_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln56_fu_698_p3    |    select|   0|  0|   2|           1|           2|
    |select_ln61_fu_764_p3    |    select|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 180|         148|         152|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |W1_0_0_int_reg                          |   2|   0|    2|          0|
    |W1_0_1_int_reg                          |   2|   0|    2|          0|
    |W1_0_2_int_reg                          |   2|   0|    2|          0|
    |W1_0_3_int_reg                          |   2|   0|    2|          0|
    |W1_1_0_int_reg                          |   2|   0|    2|          0|
    |W1_1_1_int_reg                          |   2|   0|    2|          0|
    |W1_1_2_int_reg                          |   2|   0|    2|          0|
    |W1_1_3_int_reg                          |   2|   0|    2|          0|
    |W1_2_0_int_reg                          |   2|   0|    2|          0|
    |W1_2_1_int_reg                          |   2|   0|    2|          0|
    |W1_2_2_int_reg                          |   2|   0|    2|          0|
    |W1_2_3_int_reg                          |   2|   0|    2|          0|
    |W1_3_0_int_reg                          |   2|   0|    2|          0|
    |W1_3_1_int_reg                          |   2|   0|    2|          0|
    |W1_3_2_int_reg                          |   2|   0|    2|          0|
    |W1_3_3_int_reg                          |   2|   0|    2|          0|
    |W1_4_0_int_reg                          |   2|   0|    2|          0|
    |W1_4_1_int_reg                          |   2|   0|    2|          0|
    |W1_4_2_int_reg                          |   2|   0|    2|          0|
    |W1_4_3_int_reg                          |   2|   0|    2|          0|
    |W1_5_0_int_reg                          |   2|   0|    2|          0|
    |W1_5_1_int_reg                          |   2|   0|    2|          0|
    |W1_5_2_int_reg                          |   2|   0|    2|          0|
    |W1_5_3_int_reg                          |   2|   0|    2|          0|
    |W1_6_0_int_reg                          |   2|   0|    2|          0|
    |W1_6_1_int_reg                          |   2|   0|    2|          0|
    |W1_6_2_int_reg                          |   2|   0|    2|          0|
    |W1_6_3_int_reg                          |   2|   0|    2|          0|
    |W1_7_0_int_reg                          |   2|   0|    2|          0|
    |W1_7_1_int_reg                          |   2|   0|    2|          0|
    |W1_7_2_int_reg                          |   2|   0|    2|          0|
    |W1_7_3_int_reg                          |   2|   0|    2|          0|
    |add_ln56_12_reg_1169                    |  12|   0|   12|          0|
    |add_ln56_14_reg_1174                    |  11|   0|   11|          0|
    |add_ln56_15_reg_1179                    |  11|   0|   11|          0|
    |add_ln56_19_reg_1184                    |  12|   0|   12|          0|
    |add_ln56_1_reg_1149                     |  11|   0|   11|          0|
    |add_ln56_21_reg_1189                    |  11|   0|   11|          0|
    |add_ln56_22_reg_1194                    |  11|   0|   11|          0|
    |add_ln56_26_reg_1199                    |  12|   0|   12|          0|
    |add_ln56_5_reg_1154                     |  12|   0|   12|          0|
    |add_ln56_7_reg_1159                     |  11|   0|   11|          0|
    |add_ln56_8_reg_1164                     |  11|   0|   11|          0|
    |add_ln56_reg_1144                       |  11|   0|   11|          0|
    |input_0_val_int_reg                     |   8|   0|    8|          0|
    |input_1_val_int_reg                     |   8|   0|    8|          0|
    |input_1_val_read_reg_947                |   8|   0|    8|          0|
    |input_1_val_read_reg_947_pp0_iter1_reg  |   8|   0|    8|          0|
    |input_2_val_int_reg                     |   8|   0|    8|          0|
    |input_2_val_read_reg_942                |   8|   0|    8|          0|
    |input_2_val_read_reg_942_pp0_iter1_reg  |   8|   0|    8|          0|
    |input_3_val_int_reg                     |   8|   0|    8|          0|
    |input_4_val_int_reg                     |   8|   0|    8|          0|
    |input_4_val_read_reg_937                |   8|   0|    8|          0|
    |input_4_val_read_reg_937_pp0_iter1_reg  |   8|   0|    8|          0|
    |input_5_val_int_reg                     |   8|   0|    8|          0|
    |input_6_val_int_reg                     |   8|   0|    8|          0|
    |input_6_val_read_reg_932                |   8|   0|    8|          0|
    |input_6_val_read_reg_932_pp0_iter1_reg  |   8|   0|    8|          0|
    |input_7_val_int_reg                     |   8|   0|    8|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 328|   0|  328|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------+-----+-----+------------+---------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|  forwardHidden|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|  forwardHidden|  return value|
|ap_return_0  |  out|    8|  ap_ctrl_hs|  forwardHidden|  return value|
|ap_return_1  |  out|    8|  ap_ctrl_hs|  forwardHidden|  return value|
|ap_return_2  |  out|    8|  ap_ctrl_hs|  forwardHidden|  return value|
|ap_return_3  |  out|    8|  ap_ctrl_hs|  forwardHidden|  return value|
|input_0_val  |   in|    8|     ap_none|    input_0_val|        scalar|
|input_1_val  |   in|    8|     ap_none|    input_1_val|        scalar|
|input_2_val  |   in|    8|     ap_none|    input_2_val|        scalar|
|input_3_val  |   in|    8|     ap_none|    input_3_val|        scalar|
|input_4_val  |   in|    8|     ap_none|    input_4_val|        scalar|
|input_5_val  |   in|    8|     ap_none|    input_5_val|        scalar|
|input_6_val  |   in|    8|     ap_none|    input_6_val|        scalar|
|input_7_val  |   in|    8|     ap_none|    input_7_val|        scalar|
|W1_0_0       |   in|    2|     ap_none|         W1_0_0|       pointer|
|W1_1_0       |   in|    2|     ap_none|         W1_1_0|       pointer|
|W1_2_0       |   in|    2|     ap_none|         W1_2_0|       pointer|
|W1_3_0       |   in|    2|     ap_none|         W1_3_0|       pointer|
|W1_4_0       |   in|    2|     ap_none|         W1_4_0|       pointer|
|W1_5_0       |   in|    2|     ap_none|         W1_5_0|       pointer|
|W1_6_0       |   in|    2|     ap_none|         W1_6_0|       pointer|
|W1_7_0       |   in|    2|     ap_none|         W1_7_0|       pointer|
|W1_0_1       |   in|    2|     ap_none|         W1_0_1|       pointer|
|W1_1_1       |   in|    2|     ap_none|         W1_1_1|       pointer|
|W1_2_1       |   in|    2|     ap_none|         W1_2_1|       pointer|
|W1_3_1       |   in|    2|     ap_none|         W1_3_1|       pointer|
|W1_4_1       |   in|    2|     ap_none|         W1_4_1|       pointer|
|W1_5_1       |   in|    2|     ap_none|         W1_5_1|       pointer|
|W1_6_1       |   in|    2|     ap_none|         W1_6_1|       pointer|
|W1_7_1       |   in|    2|     ap_none|         W1_7_1|       pointer|
|W1_0_2       |   in|    2|     ap_none|         W1_0_2|       pointer|
|W1_1_2       |   in|    2|     ap_none|         W1_1_2|       pointer|
|W1_2_2       |   in|    2|     ap_none|         W1_2_2|       pointer|
|W1_3_2       |   in|    2|     ap_none|         W1_3_2|       pointer|
|W1_4_2       |   in|    2|     ap_none|         W1_4_2|       pointer|
|W1_5_2       |   in|    2|     ap_none|         W1_5_2|       pointer|
|W1_6_2       |   in|    2|     ap_none|         W1_6_2|       pointer|
|W1_7_2       |   in|    2|     ap_none|         W1_7_2|       pointer|
|W1_0_3       |   in|    2|     ap_none|         W1_0_3|       pointer|
|W1_1_3       |   in|    2|     ap_none|         W1_1_3|       pointer|
|W1_2_3       |   in|    2|     ap_none|         W1_2_3|       pointer|
|W1_3_3       |   in|    2|     ap_none|         W1_3_3|       pointer|
|W1_4_3       |   in|    2|     ap_none|         W1_4_3|       pointer|
|W1_5_3       |   in|    2|     ap_none|         W1_5_3|       pointer|
|W1_6_3       |   in|    2|     ap_none|         W1_6_3|       pointer|
|W1_7_3       |   in|    2|     ap_none|         W1_7_3|       pointer|
+-------------+-----+-----+------------+---------------+--------------+

