--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml main_schematic.twx main_schematic.ncd -o
main_schematic.twr main_schematic.pcf -ucf ADC_DAC.ucf -ucf GenIO.ucf

Design file:              main_schematic.ncd
Physical constraint file: main_schematic.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4555 paths analyzed, 367 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.461ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_7/count_4 (SLICE_X21Y42.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/startInternal_0 (FF)
  Destination:          XLXI_7/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.097 - 0.140)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/startInternal_0 to XLXI_7/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.YQ      Tcko                  0.652   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    SLICE_X23Y49.G3      net (fanout=20)       2.548   XLXI_7/startInternal<0>
    SLICE_X23Y49.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<7>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y42.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y42.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_4
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (2.967ns logic, 4.451ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_4 (FF)
  Destination:          XLXI_7/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_4 to XLXI_7/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.XQ      Tcko                  0.591   XLXI_7/count<4>
                                                       XLXI_7/count_4
    SLICE_X23Y47.G3      net (fanout=2)        1.248   XLXI_7/count<4>
    SLICE_X23Y47.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_lut<3>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y48.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y49.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y49.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y42.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y42.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (3.142ns logic, 3.151ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_0 (FF)
  Destination:          XLXI_7/count_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_0 to XLXI_7/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.XQ      Tcko                  0.591   XLXI_7/count<0>
                                                       XLXI_7/count_0
    SLICE_X23Y49.F3      net (fanout=3)        1.257   XLXI_7/count<0>
    SLICE_X23Y49.COUT    Topcyf                1.162   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<6>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y42.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y42.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_4
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (3.067ns logic, 3.160ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/count_5 (SLICE_X21Y42.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/startInternal_0 (FF)
  Destination:          XLXI_7/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.097 - 0.140)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/startInternal_0 to XLXI_7/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.YQ      Tcko                  0.652   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    SLICE_X23Y49.G3      net (fanout=20)       2.548   XLXI_7/startInternal<0>
    SLICE_X23Y49.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<7>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y42.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y42.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_5
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (2.967ns logic, 4.451ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_4 (FF)
  Destination:          XLXI_7/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_4 to XLXI_7/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.XQ      Tcko                  0.591   XLXI_7/count<4>
                                                       XLXI_7/count_4
    SLICE_X23Y47.G3      net (fanout=2)        1.248   XLXI_7/count<4>
    SLICE_X23Y47.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_lut<3>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y48.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y49.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y49.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y42.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y42.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (3.142ns logic, 3.151ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_0 (FF)
  Destination:          XLXI_7/count_5 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_0 to XLXI_7/count_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.XQ      Tcko                  0.591   XLXI_7/count<0>
                                                       XLXI_7/count_0
    SLICE_X23Y49.F3      net (fanout=3)        1.257   XLXI_7/count<0>
    SLICE_X23Y49.COUT    Topcyf                1.162   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<6>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y42.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y42.CLK     Tsrck                 0.910   XLXI_7/count<4>
                                                       XLXI_7/count_5
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (3.067ns logic, 3.160ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_7/count_6 (SLICE_X21Y43.SR), 33 paths
--------------------------------------------------------------------------------
Slack (setup path):     12.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/startInternal_0 (FF)
  Destination:          XLXI_7/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.418ns (Levels of Logic = 2)
  Clock Path Skew:      -0.043ns (0.097 - 0.140)
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/startInternal_0 to XLXI_7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y40.YQ      Tcko                  0.652   XLXI_7/startInternal<0>
                                                       XLXI_7/startInternal_0
    SLICE_X23Y49.G3      net (fanout=20)       2.548   XLXI_7/startInternal<0>
    SLICE_X23Y49.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<7>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y43.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y43.CLK     Tsrck                 0.910   XLXI_7/count<6>
                                                       XLXI_7/count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.418ns (2.967ns logic, 4.451ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.707ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_4 (FF)
  Destination:          XLXI_7/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.293ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_4 to XLXI_7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y42.XQ      Tcko                  0.591   XLXI_7/count<4>
                                                       XLXI_7/count_4
    SLICE_X23Y47.G3      net (fanout=2)        1.248   XLXI_7/count<4>
    SLICE_X23Y47.COUT    Topcyg                1.001   XLXI_7/count_and0000_wg_cy<3>
                                                       XLXI_7/count_and0000_wg_lut<3>
                                                       XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y48.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<3>
    SLICE_X23Y48.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<5>
                                                       XLXI_7/count_and0000_wg_cy<4>
                                                       XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y49.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<5>
    SLICE_X23Y49.COUT    Tbyp                  0.118   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y43.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y43.CLK     Tsrck                 0.910   XLXI_7/count<6>
                                                       XLXI_7/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.293ns (3.142ns logic, 3.151ns route)
                                                       (49.9% logic, 50.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_7/count_0 (FF)
  Destination:          XLXI_7/count_6 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.227ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_7/count_0 to XLXI_7/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y40.XQ      Tcko                  0.591   XLXI_7/count<0>
                                                       XLXI_7/count_0
    SLICE_X23Y49.F3      net (fanout=3)        1.257   XLXI_7/count<0>
    SLICE_X23Y49.COUT    Topcyf                1.162   XLXI_7/count_and0000_wg_cy<7>
                                                       XLXI_7/count_and0000_wg_lut<6>
                                                       XLXI_7/count_and0000_wg_cy<6>
                                                       XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.CIN     net (fanout=1)        0.000   XLXI_7/count_and0000_wg_cy<7>
    SLICE_X23Y50.XB      Tcinxb                0.404   XLXI_7/count_and0000
                                                       XLXI_7/count_and0000_wg_cy<8>
    SLICE_X21Y43.SR      net (fanout=16)       1.903   XLXI_7/count_and0000
    SLICE_X21Y43.CLK     Tsrck                 0.910   XLXI_7/count<6>
                                                       XLXI_7/count_6
    -------------------------------------------------  ---------------------------
    Total                                      6.227ns (3.067ns logic, 3.160ns route)
                                                       (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResStart/DIn_SR_0 (SLICE_X23Y38.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.015ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResStart/DIn_SR_1 (FF)
  Destination:          XLXI_1/ResStart/DIn_SR_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.015ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResStart/DIn_SR_1 to XLXI_1/ResStart/DIn_SR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y38.XQ      Tcko                  0.473   XLXI_1/ResStart/DIn_SR<1>
                                                       XLXI_1/ResStart/DIn_SR_1
    SLICE_X23Y38.BY      net (fanout=2)        0.407   XLXI_1/ResStart/DIn_SR<1>
    SLICE_X23Y38.CLK     Tckdi       (-Th)    -0.135   XLXI_1/ResStart/DIn_SR<1>
                                                       XLXI_1/ResStart/DIn_SR_0
    -------------------------------------------------  ---------------------------
    Total                                      1.015ns (0.608ns logic, 0.407ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResStart/DInToggle (SLICE_X23Y34.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResStart/DInToggle (FF)
  Destination:          XLXI_1/ResStart/DInToggle (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResStart/DInToggle to XLXI_1/ResStart/DInToggle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y34.YQ      Tcko                  0.470   XLXI_1/ResStart/DInToggle
                                                       XLXI_1/ResStart/DInToggle
    SLICE_X23Y34.BY      net (fanout=2)        0.420   XLXI_1/ResStart/DInToggle
    SLICE_X23Y34.CLK     Tckdi       (-Th)    -0.135   XLXI_1/ResStart/DInToggle
                                                       XLXI_1/ResStart/DInToggle
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.605ns logic, 0.420ns route)
                                                       (59.0% logic, 41.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/ResStart/DInToggle_SR_0 (SLICE_X20Y29.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/ResStart/DInToggle_SR_1 (FF)
  Destination:          XLXI_1/ResStart/DInToggle_SR_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/ResStart/DInToggle_SR_1 to XLXI_1/ResStart/DInToggle_SR_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.XQ      Tcko                  0.474   XLXI_1/ResStart/DInToggle_SR<1>
                                                       XLXI_1/ResStart/DInToggle_SR_1
    SLICE_X20Y29.BY      net (fanout=5)        0.469   XLXI_1/ResStart/DInToggle_SR<1>
    SLICE_X20Y29.CLK     Tckdi       (-Th)    -0.152   XLXI_1/ResStart/DInToggle_SR<1>
                                                       XLXI_1/ResStart/DInToggle_SR_0
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.626ns logic, 0.469ns route)
                                                       (57.2% logic, 42.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: XLXI_1/regPISO<9>/CLK
  Logical resource: XLXI_1/regPISO_9/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: XLXI_1/regPISO<9>/CLK
  Logical resource: XLXI_1/regPISO_9/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: XLXI_1/regPISO<9>/CLK
  Logical resource: XLXI_1/regPISO_9/CK
  Location pin: SLICE_X20Y28.CLK
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |    7.461|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4555 paths, 0 nets, and 436 connections

Design statistics:
   Minimum period:   7.461ns{1}   (Maximum frequency: 134.030MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Apr 24 21:22:43 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4511 MB



