Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Jan 19 14:17:47 2024
| Host         : LAPTOP-CJ972H0K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TL_timing_summary_routed.rpt -pb TL_timing_summary_routed.pb -rpx TL_timing_summary_routed.rpx -warn_on_violation
| Design       : TL
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree           1           
TIMING-17  Critical Warning  Non-clocked sequential cell     8           
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18)
5. checking no_input_delay (9)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: comp3/FSM_sequential_current_state_s_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: comp3/FSM_sequential_current_state_s_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: comp3/enSIPO_s_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: comp3/shift_s_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18)
-------------------------------------------------
 There are 18 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     91.709        0.000                      0                   50        0.090        0.000                      0                   50        2.633        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
clk_i               {0.000 5.000}        10.000          100.000         
  clk_o_Int_PLL     {0.000 50.000}       100.000         10.000          
  clkfbout_Int_PLL  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_o_Int_PLL          91.709        0.000                      0                   50        0.090        0.000                      0                   50       49.500        0.000                       0                    53  
  clkfbout_Int_PLL                                                                                                                                                    2.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            clk_o_Int_PLL                       
(none)            clkfbout_Int_PLL                    
(none)                              clk_o_Int_PLL     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_o_Int_PLL
  To Clock:  clk_o_Int_PLL

Setup :            0  Failing Endpoints,  Worst Slack       91.709ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.090ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.709ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        8.097ns  (logic 4.561ns (56.333%)  route 3.536ns (43.667%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 98.090 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.509 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.509    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.843 r  comp3/comp1/cnt_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.843    comp3/comp1/cnt_s_reg[28]_i_1_n_6
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    98.090    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[29]/C
                         clock pessimism             -0.374    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    97.552    comp3/comp1/cnt_s_reg[29]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -5.843    
  -------------------------------------------------------------------
                         slack                                 91.709    

Slack (MET) :             91.730ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 4.540ns (56.219%)  route 3.536ns (43.781%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 98.090 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.509 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.509    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.822 r  comp3/comp1/cnt_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.822    comp3/comp1/cnt_s_reg[28]_i_1_n_4
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    98.090    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[31]/C
                         clock pessimism             -0.374    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    97.552    comp3/comp1/cnt_s_reg[31]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -5.822    
  -------------------------------------------------------------------
                         slack                                 91.730    

Slack (MET) :             91.804ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        8.002ns  (logic 4.466ns (55.814%)  route 3.536ns (44.186%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 98.090 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.509 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.509    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.748 r  comp3/comp1/cnt_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.748    comp3/comp1/cnt_s_reg[28]_i_1_n_5
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    98.090    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[30]/C
                         clock pessimism             -0.374    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    97.552    comp3/comp1/cnt_s_reg[30]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -5.748    
  -------------------------------------------------------------------
                         slack                                 91.804    

Slack (MET) :             91.820ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.986ns  (logic 4.450ns (55.726%)  route 3.536ns (44.274%))
  Logic Levels:           18  (CARRY4=16 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 98.090 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.509 r  comp3/comp1/cnt_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.509    comp3/comp1/cnt_s_reg[24]_i_1_n_0
    SLICE_X111Y66        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.732 r  comp3/comp1/cnt_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.732    comp3/comp1/cnt_s_reg[28]_i_1_n_7
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    98.090    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/C
                         clock pessimism             -0.374    97.716    
                         clock uncertainty           -0.226    97.490    
    SLICE_X111Y66        FDCE (Setup_fdce_C_D)        0.062    97.552    comp3/comp1/cnt_s_reg[28]
  -------------------------------------------------------------------
                         required time                         97.552    
                         arrival time                          -5.732    
  -------------------------------------------------------------------
                         slack                                 91.820    

Slack (MET) :             91.824ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.983ns  (logic 4.447ns (55.709%)  route 3.536ns (44.291%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.729 r  comp3/comp1/cnt_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.729    comp3/comp1/cnt_s_reg[24]_i_1_n_6
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[25]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[25]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                 91.824    

Slack (MET) :             91.845ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.962ns  (logic 4.426ns (55.592%)  route 3.536ns (44.408%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.708 r  comp3/comp1/cnt_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.708    comp3/comp1/cnt_s_reg[24]_i_1_n_4
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[27]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[27]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -5.708    
  -------------------------------------------------------------------
                         slack                                 91.845    

Slack (MET) :             91.919ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 4.352ns (55.175%)  route 3.536ns (44.825%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.634 r  comp3/comp1/cnt_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     5.634    comp3/comp1/cnt_s_reg[24]_i_1_n_5
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[26]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[26]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -5.634    
  -------------------------------------------------------------------
                         slack                                 91.919    

Slack (MET) :             91.935ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.872ns  (logic 4.336ns (55.084%)  route 3.536ns (44.916%))
  Logic Levels:           17  (CARRY4=15 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.909ns = ( 98.091 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.395 r  comp3/comp1/cnt_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.395    comp3/comp1/cnt_s_reg[20]_i_1_n_0
    SLICE_X111Y65        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.618 r  comp3/comp1/cnt_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.618    comp3/comp1/cnt_s_reg[24]_i_1_n_7
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    98.091    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[24]/C
                         clock pessimism             -0.374    97.717    
                         clock uncertainty           -0.226    97.491    
    SLICE_X111Y65        FDCE (Setup_fdce_C_D)        0.062    97.553    comp3/comp1/cnt_s_reg[24]
  -------------------------------------------------------------------
                         required time                         97.553    
                         arrival time                          -5.618    
  -------------------------------------------------------------------
                         slack                                 91.935    

Slack (MET) :             91.939ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.869ns  (logic 4.333ns (55.067%)  route 3.536ns (44.933%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.615 r  comp3/comp1/cnt_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.615    comp3/comp1/cnt_s_reg[20]_i_1_n_6
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[21]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[21]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -5.615    
  -------------------------------------------------------------------
                         slack                                 91.939    

Slack (MET) :             91.960ns  (required time - arrival time)
  Source:                 comp3/comp1/cnt_s_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_s_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_o_Int_PLL rise@100.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 4.312ns (54.947%)  route 3.536ns (45.053%))
  Logic Levels:           16  (CARRY4=14 LUT2=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.908ns = ( 98.092 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.254ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Uncertainty:      0.226ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.306     2.796    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.866    -6.070 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.849    -4.221    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.120 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.866    -2.254    comp3/comp1/clk_o
    SLICE_X111Y59        FDCE                                         r  comp3/comp1/cnt_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y59        FDCE (Prop_fdce_C_Q)         0.456    -1.798 r  comp3/comp1/cnt_s_reg[2]/Q
                         net (fo=2, routed)           0.815    -0.983    comp3/comp1/cnt_s_reg[2]
    SLICE_X109Y59        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    -0.309 r  comp3/comp1/cnt_finish_s1_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.309    comp3/comp1/cnt_finish_s1_carry_n_0
    SLICE_X109Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.195 r  comp3/comp1/cnt_finish_s1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.195    comp3/comp1/cnt_finish_s1_carry__0_n_0
    SLICE_X109Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.081 r  comp3/comp1/cnt_finish_s1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.081    comp3/comp1/cnt_finish_s1_carry__1_n_0
    SLICE_X109Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.033 r  comp3/comp1/cnt_finish_s1_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.033    comp3/comp1/cnt_finish_s1_carry__2_n_0
    SLICE_X109Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.147 r  comp3/comp1/cnt_finish_s1_carry__3/CO[3]
                         net (fo=1, routed)           0.000     0.147    comp3/comp1/cnt_finish_s1_carry__3_n_0
    SLICE_X109Y64        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.261 r  comp3/comp1/cnt_finish_s1_carry__4/CO[3]
                         net (fo=1, routed)           0.000     0.261    comp3/comp1/cnt_finish_s1_carry__4_n_0
    SLICE_X109Y65        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     0.595 f  comp3/comp1/cnt_finish_s1_carry__5/O[1]
                         net (fo=2, routed)           0.833     1.428    comp3/comp1/cnt_finish_s1[26]
    SLICE_X110Y64        LUT2 (Prop_lut2_I0_O)        0.303     1.731 r  comp3/comp1/cnt_finish_s0_carry__2_i_7/O
                         net (fo=1, routed)           0.000     1.731    comp3/comp1/cnt_finish_s0_carry__2_i_7_n_0
    SLICE_X110Y64        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.281 f  comp3/comp1/cnt_finish_s0_carry__2/CO[3]
                         net (fo=34, routed)          1.888     4.169    comp3/comp1/load
    SLICE_X111Y59        LUT2 (Prop_lut2_I1_O)        0.124     4.293 r  comp3/comp1/cnt_s[0]_i_6/O
                         net (fo=1, routed)           0.000     4.293    comp3/comp1/cnt_s[0]_i_6_n_0
    SLICE_X111Y59        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.825 r  comp3/comp1/cnt_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.825    comp3/comp1/cnt_s_reg[0]_i_1_n_0
    SLICE_X111Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.939 r  comp3/comp1/cnt_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.939    comp3/comp1/cnt_s_reg[4]_i_1_n_0
    SLICE_X111Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.053 r  comp3/comp1/cnt_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.053    comp3/comp1/cnt_s_reg[8]_i_1_n_0
    SLICE_X111Y62        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.167 r  comp3/comp1/cnt_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.167    comp3/comp1/cnt_s_reg[12]_i_1_n_0
    SLICE_X111Y63        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.281 r  comp3/comp1/cnt_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.281    comp3/comp1/cnt_s_reg[16]_i_1_n_0
    SLICE_X111Y64        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.594 r  comp3/comp1/cnt_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.594    comp3/comp1/cnt_s_reg[20]_i_1_n_4
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                    100.000   100.000 r  
    Y9                                                0.000   100.000 r  clk_i (IN)
                         net (fo=0)                   0.000   100.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420   101.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181   102.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    94.631 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    96.317    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    96.408 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.684    98.092    comp3/comp1/clk_o
    SLICE_X111Y64        FDCE                                         r  comp3/comp1/cnt_s_reg[23]/C
                         clock pessimism             -0.374    97.718    
                         clock uncertainty           -0.226    97.492    
    SLICE_X111Y64        FDCE (Setup_fdce_C_D)        0.062    97.554    comp3/comp1/cnt_s_reg[23]
  -------------------------------------------------------------------
                         required time                         97.554    
                         arrival time                          -5.594    
  -------------------------------------------------------------------
                         slack                                 91.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 comp2/PISO[2].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.252ns (82.325%)  route 0.054ns (17.675%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.333ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.776    -0.350    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.046    -0.304 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.318     0.014    comp2/PISO[2].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.207     0.221 r  comp2/PISO[2].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.054     0.275    comp3/PISO_data_before_mux_s_3
    SLICE_X112Y63        LUT4 (Prop_lut4_I0_O)        0.045     0.320 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     0.320    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[3].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.306     0.027    
    SLICE_X112Y63        FDCE (Hold_fdce_C_D)         0.203     0.230    comp2/PISO[3].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/FSM_sequential_current_state_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.212ns (57.880%)  route 0.154ns (42.120%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.635    -0.492    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.154    -0.173    comp3/comp1/cnt_finish_o
    SLICE_X108Y62        LUT4 (Prop_lut4_I1_O)        0.048    -0.125 r  comp3/comp1/FSM_sequential_current_state_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.125    comp3/comp1_n_1
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
                         clock pessimism             -0.217    -0.478    
    SLICE_X108Y62        FDCE (Hold_fdce_C_D)         0.131    -0.347    comp3/FSM_sequential_current_state_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.347    
                         arrival time                          -0.125    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/FSM_sequential_current_state_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.532%)  route 0.154ns (42.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.635    -0.492    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.328 f  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.154    -0.173    comp3/comp1/cnt_finish_o
    SLICE_X108Y62        LUT4 (Prop_lut4_I1_O)        0.045    -0.128 r  comp3/comp1/FSM_sequential_current_state_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.128    comp3/comp1_n_2
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
                         clock pessimism             -0.217    -0.478    
    SLICE_X108Y62        FDCE (Hold_fdce_C_D)         0.120    -0.358    comp3/FSM_sequential_current_state_s_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.207ns (54.872%)  route 0.170ns (45.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.025ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.776    -0.350    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.046    -0.304 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.329     0.025    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.207     0.232 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.170     0.403    comp1/SIPO[6].SIPO_reg/Q_o_reg_1
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.378     0.350    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.325     0.025    
    SLICE_X109Y60        FDCE (Hold_fdce_C_D)         0.143     0.168    comp1/SIPO[6].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 comp2/PISO[1].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.252ns (61.448%)  route 0.158ns (38.552%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.333ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.776    -0.350    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.046    -0.304 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.318     0.014    comp2/PISO[1].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y63        FDCE (Prop_fdce_C_Q)         0.207     0.221 r  comp2/PISO[1].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.158     0.379    comp3/PISO_data_before_mux_s_2
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.045     0.424 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000     0.424    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[2].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.319     0.014    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.174     0.188    comp2/PISO[2].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.188    
                         arrival time                           0.424    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.230ns (41.645%)  route 0.322ns (58.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    -0.076ns
    Clock Pessimism Removal (CPR):    0.276ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.776    -0.350    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.046    -0.304 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.228    -0.076    comp1/SIPO[4].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.230     0.154 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.322     0.476    comp1/SIPO[5].SIPO_reg/Q_o_reg_1
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.378     0.350    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.276     0.074    
    SLICE_X109Y60        FDCE (Hold_fdce_C_D)         0.141     0.215    comp1/SIPO[5].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.476    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 comp3/comp1/cnt_finish_s_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/comp1/cnt_finish_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.635    -0.492    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y61        FDRE (Prop_fdre_C_Q)         0.164    -0.328 r  comp3/comp1/cnt_finish_s_reg/Q
                         net (fo=3, routed)           0.175    -0.152    comp3/comp1/cnt_finish_o
    SLICE_X108Y61        LUT3 (Prop_lut3_I2_O)        0.045    -0.107 r  comp3/comp1/cnt_finish_s_i_1/O
                         net (fo=1, routed)           0.000    -0.107    comp3/comp1/cnt_finish_s_i_1_n_0
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.905    -0.259    comp3/comp1/clk_o
    SLICE_X108Y61        FDRE                                         r  comp3/comp1/cnt_finish_s_reg/C
                         clock pessimism             -0.233    -0.492    
    SLICE_X108Y61        FDRE (Hold_fdre_C_D)         0.120    -0.372    comp3/comp1/cnt_finish_s_reg
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 comp2/PISO[6].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.310ns (65.711%)  route 0.162ns (34.289%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.333ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    0.306ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.776    -0.350    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.046    -0.304 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.318     0.014    comp2/PISO[6].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDCE (Prop_fdce_C_Q)         0.214     0.228 r  comp2/PISO[6].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.162     0.390    comp3/PISO_data_before_mux_s_7
    SLICE_X113Y63        LUT4 (Prop_lut4_I0_O)        0.096     0.486 r  comp3/Q_o_i_1/O
                         net (fo=1, routed)           0.000     0.486    comp2/PISO[7].PISO_reg/PISO_data_after_mux_s_7
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[7].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.306     0.027    
    SLICE_X113Y63        FDCE (Hold_fdce_C_D)         0.189     0.216    comp2/PISO[7].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 comp2/PISO[4].PISO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.275ns (55.209%)  route 0.223ns (44.791%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.333ns
    Source Clock Delay      (SCD):    0.014ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.776    -0.350    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.046    -0.304 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.318     0.014    comp2/PISO[4].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y63        FDCE (Prop_fdce_C_Q)         0.230     0.244 r  comp2/PISO[4].PISO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.223     0.467    comp3/PISO_data_before_mux_s_5
    SLICE_X112Y63        LUT4 (Prop_lut4_I0_O)        0.045     0.512 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000     0.512    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[5].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C
                         clock pessimism             -0.319     0.014    
    SLICE_X112Y63        FDCE (Hold_fdce_C_D)         0.202     0.216    comp2/PISO[5].PISO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.216    
                         arrival time                           0.512    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].SIPO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_o_Int_PLL
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_o_Int_PLL rise@0.000ns - clk_o_Int_PLL rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.207ns (47.127%)  route 0.232ns (52.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.350ns
    Source Clock Delay      (SCD):    0.025ns
    Clock Pessimism Removal (CPR):    0.325ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.384    -1.685 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.533    -1.152    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.126 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.776    -0.350    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.046    -0.304 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.329     0.025    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.207     0.232 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.232     0.465    comp1/SIPO[8].SIPO_reg/Q_o_reg_1
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.378     0.350    comp1/SIPO[8].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                         clock pessimism             -0.325     0.025    
    SLICE_X109Y60        FDCE (Hold_fdce_C_D)         0.143     0.168    comp1/SIPO[8].SIPO_reg/Q_o_reg
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.465    
  -------------------------------------------------------------------
                         slack                                  0.296    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_o_Int_PLL
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { comp4/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0   comp4/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X109Y60   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X109Y60   comp1/SIPO[6].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X109Y60   comp1/SIPO[7].SIPO_reg/Q_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         100.000     99.000     SLICE_X109Y60   comp1/SIPO[8].SIPO_reg/Q_o_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       100.000     60.000     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y60   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y60   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[1].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[2].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[3].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X112Y62   comp1/SIPO[4].SIPO_reg/Q_o_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y60   comp1/SIPO[5].SIPO_reg/Q_o_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         50.000      49.500     SLICE_X109Y60   comp1/SIPO[5].SIPO_reg/Q_o_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Int_PLL
  To Clock:  clkfbout_Int_PLL

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Int_PLL
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { comp4/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1   comp4/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X0Y0  comp4/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[8].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.873ns  (logic 3.958ns (50.270%)  route 3.915ns (49.730%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y61        FDCE                         0.000     0.000 r  comp1/SIPO[8].memory_reg/Q_o_reg/C
    SLICE_X109Y61        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[8].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           3.915     4.371    led_o_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502     7.873 r  led_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.873    led_o[7]
    U14                                                               r  led_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.266ns  (logic 3.987ns (63.633%)  route 2.279ns (36.367%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[3].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[3].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.279     2.735    led_o_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531     6.266 r  led_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.266    led_o[2]
    U22                                                               r  led_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.254ns  (logic 3.987ns (63.757%)  route 2.267ns (36.243%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE                         0.000     0.000 r  comp1/SIPO[6].memory_reg/Q_o_reg/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[6].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.267     2.723    led_o_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531     6.254 r  led_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.254    led_o[5]
    W22                                                               r  led_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.993ns (65.385%)  route 2.114ns (34.615%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE                         0.000     0.000 r  comp1/SIPO[5].memory_reg/Q_o_reg/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[5].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.114     2.570    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537     6.107 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.107    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.103ns  (logic 3.978ns (65.190%)  route 2.124ns (34.810%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.124     2.580    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522     6.103 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.103    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.062ns  (logic 3.986ns (65.747%)  route 2.077ns (34.253%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X113Y59        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.077     2.533    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530     6.062 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.062    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.051ns  (logic 3.970ns (65.605%)  route 2.081ns (34.395%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.081     2.537    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514     6.051 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.051    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.029ns  (logic 3.968ns (65.825%)  route 2.060ns (34.175%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.456     0.456 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           2.060     2.516    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512     6.029 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.029    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.559ns  (logic 0.124ns (2.720%)  route 4.435ns (97.280%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.234     4.559    comp1/SIPO[1].memory_reg/Q_o_reg_2
    SLICE_X113Y62        FDCE                                         f  comp1/SIPO[1].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.559ns  (logic 0.124ns (2.720%)  route 4.435ns (97.280%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.234     4.559    comp1/SIPO[2].memory_reg/Q_o_reg_2
    SLICE_X113Y62        FDCE                                         f  comp1/SIPO[2].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 0.045ns (2.674%)  route 1.638ns (97.326%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.179     1.683    comp1/SIPO[4].memory_reg/Q_o_reg_2
    SLICE_X113Y59        FDCE                                         f  comp1/SIPO[4].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 0.045ns (2.663%)  route 1.645ns (97.337%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.186     1.690    comp1/SIPO[5].memory_reg/Q_o_reg_2
    SLICE_X109Y59        FDCE                                         f  comp1/SIPO[5].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 0.045ns (2.663%)  route 1.645ns (97.337%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.186     1.690    comp1/SIPO[6].memory_reg/Q_o_reg_2
    SLICE_X109Y59        FDCE                                         f  comp1/SIPO[6].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.690ns  (logic 0.045ns (2.663%)  route 1.645ns (97.337%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.186     1.690    comp1/SIPO[7].memory_reg/Q_o_reg_2
    SLICE_X109Y59        FDCE                                         f  comp1/SIPO[7].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.798ns  (logic 0.045ns (2.503%)  route 1.753ns (97.497%))
  Logic Levels:           1  (LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           1.459     1.459    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.045     1.504 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          0.294     1.798    comp1/SIPO[8].memory_reg/Q_o_reg_2
    SLICE_X109Y61        FDCE                                         f  comp1/SIPO[8].memory_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.849ns  (logic 1.354ns (73.263%)  route 0.494ns (26.737%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE                         0.000     0.000 r  comp1/SIPO[7].memory_reg/Q_o_reg/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[7].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.494     0.635    led_o_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     1.849 r  led_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.849    led_o[6]
    U19                                                               r  led_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.870ns  (logic 1.356ns (72.502%)  route 0.514ns (27.498%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[2].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[2].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.514     0.655    led_o_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     1.870 r  led_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.870    led_o[1]
    T21                                                               r  led_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.372ns (73.069%)  route 0.506ns (26.931%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y59        FDCE                         0.000     0.000 r  comp1/SIPO[4].memory_reg/Q_o_reg/C
    SLICE_X113Y59        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[4].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.506     0.647    led_o_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     1.877 r  led_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.877    led_o[3]
    U21                                                               r  led_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.364ns (72.084%)  route 0.528ns (27.916%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y62        FDCE                         0.000     0.000 r  comp1/SIPO[1].memory_reg/Q_o_reg/C
    SLICE_X113Y62        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[1].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.528     0.669    led_o_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     1.893 r  led_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.893    led_o[0]
    T22                                                               r  led_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].memory_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.903ns  (logic 1.379ns (72.466%)  route 0.524ns (27.534%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y59        FDCE                         0.000     0.000 r  comp1/SIPO[5].memory_reg/Q_o_reg/C
    SLICE_X109Y59        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  comp1/SIPO[5].memory_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.524     0.665    led_o_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     1.903 r  led_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.903    led_o[4]
    V22                                                               r  led_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_o_Int_PLL
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.286ns (36.456%)  route 0.499ns (63.544%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.261     0.232    comp1/SIPO[1].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.518 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.499     1.017    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.603ns  (logic 0.257ns (42.601%)  route 0.346ns (57.399%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.378     0.350    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.257     0.607 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.346     0.953    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X109Y59        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.286ns (39.872%)  route 0.431ns (60.128%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.261     0.232    comp1/SIPO[3].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.518 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.431     0.950    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.257ns (43.473%)  route 0.334ns (56.527%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.378     0.350    comp1/SIPO[8].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.257     0.607 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.334     0.941    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.257ns (48.140%)  route 0.277ns (51.860%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.378     0.350    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.257     0.607 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.277     0.884    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X109Y59        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.644ns  (logic 0.286ns (44.412%)  route 0.358ns (55.588%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.261     0.232    comp1/SIPO[2].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.518 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.358     0.876    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.257ns (48.834%)  route 0.269ns (51.166%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.378     0.350    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.257     0.607 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.269     0.876    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X109Y59        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.561ns  (logic 0.286ns (50.986%)  route 0.275ns (49.015%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.261     0.232    comp1/SIPO[4].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.286     0.518 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.275     0.793    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X113Y59        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/enSIPO_s_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.852ns  (logic 0.306ns (35.913%)  route 0.546ns (64.087%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.184    -0.077 f  comp3/FSM_sequential_current_state_s_reg[1]/Q
                         net (fo=6, routed)           0.276     0.199    comp3/shift_s_0
    SLICE_X108Y63        LUT2 (Prop_lut2_I1_O)        0.122     0.321 r  comp3/enSIPO_s_reg_i_1/O
                         net (fo=1, routed)           0.270     0.591    comp3/enSIPO_s_reg_i_1_n_0
    SLICE_X109Y63        LDCE                                         r  comp3/enSIPO_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/shift_s_reg/D
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.184ns (55.031%)  route 0.150ns (44.969%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.184    -0.077 r  comp3/FSM_sequential_current_state_s_reg[1]/Q
                         net (fo=6, routed)           0.150     0.073    comp3/shift_s_0
    SLICE_X108Y63        LDCE                                         r  comp3/shift_s_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/shift_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.682ns  (logic 0.385ns (56.422%)  route 0.297ns (43.578%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.385    -1.525 r  comp3/FSM_sequential_current_state_s_reg[1]/Q
                         net (fo=6, routed)           0.297    -1.228    comp3/shift_s_0
    SLICE_X108Y63        LDCE                                         r  comp3/shift_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp3/FSM_sequential_current_state_s_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp3/enSIPO_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.614ns  (logic 0.518ns (32.089%)  route 1.096ns (67.911%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y62        FDCE (Prop_fdce_C_Q)         0.418    -1.492 r  comp3/FSM_sequential_current_state_s_reg[0]/Q
                         net (fo=5, routed)           0.562    -0.930    comp3/current_state_s[0]
    SLICE_X108Y63        LUT2 (Prop_lut2_I0_O)        0.100    -0.830 r  comp3/enSIPO_s_reg_i_1/O
                         net (fo=1, routed)           0.534    -0.296    comp3/enSIPO_s_reg_i_1_n_0
    SLICE_X109Y63        LDCE                                         r  comp3/enSIPO_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[4].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[4].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.106ns  (logic 0.582ns (52.625%)  route 0.524ns (47.375%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.485    -0.944    comp1/SIPO[4].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[4].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.362 r  comp1/SIPO[4].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.524     0.162    comp1/SIPO[4].memory_reg/Q_o_reg_0
    SLICE_X113Y59        FDCE                                         r  comp1/SIPO[4].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[2].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[2].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.158ns  (logic 0.582ns (50.260%)  route 0.576ns (49.740%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.485    -0.944    comp1/SIPO[2].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[2].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.362 r  comp1/SIPO[2].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.576     0.214    comp1/SIPO[2].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[2].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[5].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[5].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.066ns  (logic 0.531ns (49.799%)  route 0.535ns (50.201%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.682    -0.746    comp1/SIPO[5].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[5].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.531    -0.215 r  comp1/SIPO[5].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.535     0.320    comp1/SIPO[5].memory_reg/Q_o_reg_0
    SLICE_X109Y59        FDCE                                         r  comp1/SIPO[5].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[3].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[3].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.284ns  (logic 0.582ns (45.316%)  route 0.702ns (54.684%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.485    -0.944    comp1/SIPO[3].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[3].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.362 r  comp1/SIPO[3].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.702     0.341    comp1/SIPO[3].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[3].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[6].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[6].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.109ns  (logic 0.531ns (47.887%)  route 0.578ns (52.113%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.682    -0.746    comp1/SIPO[6].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[6].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.531    -0.215 r  comp1/SIPO[6].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.578     0.363    comp1/SIPO[6].memory_reg/Q_o_reg_0
    SLICE_X109Y59        FDCE                                         r  comp1/SIPO[6].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[8].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[8].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.183ns  (logic 0.531ns (44.879%)  route 0.652ns (55.121%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.682    -0.746    comp1/SIPO[8].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[8].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.531    -0.215 r  comp1/SIPO[8].SIPO_reg/Q_o_reg/Q
                         net (fo=1, routed)           0.652     0.437    comp1/SIPO[8].memory_reg/Q_o_reg_0
    SLICE_X109Y61        FDCE                                         r  comp1/SIPO[8].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[7].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[7].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.195ns  (logic 0.531ns (44.425%)  route 0.664ns (55.575%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.682    -0.746    comp1/SIPO[7].SIPO_reg/clk_i0_out
    SLICE_X109Y60        FDCE                                         r  comp1/SIPO[7].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y60        FDCE (Prop_fdce_C_Q)         0.531    -0.215 r  comp1/SIPO[7].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.664     0.449    comp1/SIPO[7].memory_reg/Q_o_reg_0
    SLICE_X109Y59        FDCE                                         r  comp1/SIPO[7].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 comp1/SIPO[1].SIPO_reg/Q_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            comp1/SIPO[1].memory_reg/Q_o_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.476ns  (logic 0.582ns (39.444%)  route 0.894ns (60.556%))
  Logic Levels:           0  
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.485    -0.944    comp1/SIPO[1].SIPO_reg/clk_i0_out
    SLICE_X112Y62        FDCE                                         r  comp1/SIPO[1].SIPO_reg/Q_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y62        FDCE (Prop_fdce_C_Q)         0.582    -0.362 r  comp1/SIPO[1].SIPO_reg/Q_o_reg/Q
                         net (fo=2, routed)           0.894     0.532    comp1/SIPO[1].memory_reg/Q_o_reg_0
    SLICE_X113Y62        FDCE                                         r  comp1/SIPO[1].memory_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_Int_PLL
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.458ns  (logic 0.029ns (1.989%)  route 1.429ns (98.011%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL fall edge)
                                                     25.000    25.000 f  
    Y9                                                0.000    25.000 f  clk_i (IN)
                         net (fo=0)                   0.000    25.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446    25.446 f  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    25.927    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.700    23.227 f  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.580    23.807    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    23.836 f  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           0.849    24.685    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_Int_PLL'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            comp4/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.366ns  (logic 0.091ns (2.703%)  route 3.275ns (97.297%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.423ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clkfbout_Int_PLL
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkf_buf/O
                         net (fo=1, routed)           1.589    -2.002    comp4/inst/clkfbout_buf_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  comp4/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_o_Int_PLL

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw_i[6]
                            (input port)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.124ns  (logic 1.607ns (31.365%)  route 3.517ns (68.635%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.722ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H17                                               0.000     0.000 r  sw_i[6] (IN)
                         net (fo=0)                   0.000     0.000    sw_i[6]
    H17                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_i_IBUF[6]_inst/O
                         net (fo=1, routed)           3.135     4.589    comp3/sw_i_IBUF[6]
    SLICE_X113Y63        LUT4 (Prop_lut4_I3_O)        0.153     4.742 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.382     5.124    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.707    -0.722    comp2/PISO[6].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[28]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.124ns (2.485%)  route 4.867ns (97.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.666     4.991    comp3/comp1/bbstub_locked
    SLICE_X111Y66        FDCE                                         f  comp3/comp1/cnt_s_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[28]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[29]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.124ns (2.485%)  route 4.867ns (97.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.666     4.991    comp3/comp1/bbstub_locked
    SLICE_X111Y66        FDCE                                         f  comp3/comp1/cnt_s_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[29]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[30]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.124ns (2.485%)  route 4.867ns (97.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.666     4.991    comp3/comp1/bbstub_locked
    SLICE_X111Y66        FDCE                                         f  comp3/comp1/cnt_s_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[30]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[31]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.124ns (2.485%)  route 4.867ns (97.515%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.666     4.991    comp3/comp1/bbstub_locked
    SLICE_X111Y66        FDCE                                         f  comp3/comp1/cnt_s_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.682    -1.910    comp3/comp1/clk_o
    SLICE_X111Y66        FDCE                                         r  comp3/comp1/cnt_s_reg[31]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[24]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.124ns (2.555%)  route 4.728ns (97.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.528     4.852    comp3/comp1/bbstub_locked
    SLICE_X111Y65        FDCE                                         f  comp3/comp1/cnt_s_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    -1.909    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[24]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[25]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.124ns (2.555%)  route 4.728ns (97.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.528     4.852    comp3/comp1/bbstub_locked
    SLICE_X111Y65        FDCE                                         f  comp3/comp1/cnt_s_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    -1.909    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[25]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[26]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.124ns (2.555%)  route 4.728ns (97.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.528     4.852    comp3/comp1/bbstub_locked
    SLICE_X111Y65        FDCE                                         f  comp3/comp1/cnt_s_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    -1.909    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[26]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp3/comp1/cnt_s_reg[27]/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.852ns  (logic 0.124ns (2.555%)  route 4.728ns (97.445%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.528     4.852    comp3/comp1/bbstub_locked
    SLICE_X111Y65        FDCE                                         f  comp3/comp1/cnt_s_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.683    -1.909    comp3/comp1/clk_o
    SLICE_X111Y65        FDCE                                         r  comp3/comp1/cnt_s_reg[27]/C

Slack:                    inf
  Source:                 comp4/inst/plle2_adv_inst/LOCKED
                            (internal pin)
  Destination:            comp2/PISO[0].PISO_reg/Q_o_reg/CLR
                            (recovery check against rising-edge clock clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.705ns  (logic 0.124ns (2.636%)  route 4.581ns (97.364%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV                    0.000     0.000 r  comp4/inst/plle2_adv_inst/LOCKED
                         net (fo=2, routed)           3.201     3.201    comp3/comp1/locked
    SLICE_X108Y59        LUT1 (Prop_lut1_I0_O)        0.124     3.325 f  comp3/comp1/FSM_sequential_current_state_s[1]_i_2/O
                         net (fo=58, routed)          1.380     4.705    comp2/PISO[0].PISO_reg/Q_o_reg_1
    SLICE_X113Y63        FDCE                                         f  comp2/PISO[0].PISO_reg/Q_o_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     2.601    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.970    -5.369 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    -3.683    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.592 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          2.042    -1.549    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.121    -1.428 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.707    -0.722    comp2/PISO[0].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[5].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.447ns  (logic 0.269ns (60.182%)  route 0.178ns (39.818%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X109Y63        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.178     0.402    comp3/enPISO_s
    SLICE_X112Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.447 r  comp3/Q_o_i_1__1/O
                         net (fo=1, routed)           0.000     0.447    comp2/PISO[5].PISO_reg/PISO_data_after_mux_s_5
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[5].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[5].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[4].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.451ns  (logic 0.269ns (59.648%)  route 0.182ns (40.352%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X109Y63        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.182     0.406    comp3/enPISO_s
    SLICE_X112Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.451 r  comp3/Q_o_i_1__2/O
                         net (fo=1, routed)           0.000     0.451    comp2/PISO[4].PISO_reg/PISO_data_after_mux_s_4
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[4].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[4].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/shift_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[1].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.223ns (49.048%)  route 0.232ns (50.952%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        LDCE                         0.000     0.000 r  comp3/shift_s_reg/G
    SLICE_X108Y63        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.232     0.410    comp3/shift_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I1_O)        0.045     0.455 r  comp3/Q_o_i_1__5/O
                         net (fo=1, routed)           0.000     0.455    comp2/PISO[1].PISO_reg/PISO_data_after_mux_s_1
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[1].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[1].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/shift_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[2].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.223ns (48.940%)  route 0.233ns (51.060%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        LDCE                         0.000     0.000 r  comp3/shift_s_reg/G
    SLICE_X108Y63        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.233     0.411    comp3/shift_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I1_O)        0.045     0.456 r  comp3/Q_o_i_1__4/O
                         net (fo=1, routed)           0.000     0.456    comp2/PISO[2].PISO_reg/PISO_data_after_mux_s_2
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[2].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[2].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[0].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.505ns  (logic 0.269ns (53.254%)  route 0.236ns (46.746%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X109Y63        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.236     0.460    comp3/enPISO_s
    SLICE_X113Y63        LUT3 (Prop_lut3_I1_O)        0.045     0.505 r  comp3/Q_o_i_1__7/O
                         net (fo=1, routed)           0.000     0.505    comp2/PISO[0].PISO_reg/Q_o_reg_0
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[0].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[0].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[7].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.509ns  (logic 0.273ns (53.622%)  route 0.236ns (46.378%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X109Y63        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.236     0.460    comp3/enPISO_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I2_O)        0.049     0.509 r  comp3/Q_o_i_1/O
                         net (fo=1, routed)           0.000     0.509    comp2/PISO[7].PISO_reg/PISO_data_after_mux_s_7
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[7].PISO_reg/clk_i0_out
    SLICE_X113Y63        FDCE                                         r  comp2/PISO[7].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/enSIPO_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[3].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.585ns  (logic 0.269ns (45.973%)  route 0.316ns (54.027%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y63        LDCE                         0.000     0.000 r  comp3/enSIPO_s_reg/G
    SLICE_X109Y63        LDCE (EnToQ_ldce_G_Q)        0.224     0.224 r  comp3/enSIPO_s_reg/Q
                         net (fo=10, routed)          0.316     0.540    comp3/enPISO_s
    SLICE_X112Y63        LUT4 (Prop_lut4_I2_O)        0.045     0.585 r  comp3/Q_o_i_1__3/O
                         net (fo=1, routed)           0.000     0.585    comp2/PISO[3].PISO_reg/PISO_data_after_mux_s_3
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[3].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[3].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 comp3/shift_s_reg/G
                            (positive level-sensitive latch)
  Destination:            comp2/PISO[6].PISO_reg/Q_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.619ns  (logic 0.220ns (35.535%)  route 0.399ns (64.465%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.538ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.447ns
    Phase Error              (PE):    0.313ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y63        LDCE                         0.000     0.000 r  comp3/shift_s_reg/G
    SLICE_X108Y63        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  comp3/shift_s_reg/Q
                         net (fo=9, routed)           0.280     0.458    comp3/shift_s
    SLICE_X113Y63        LUT4 (Prop_lut4_I1_O)        0.042     0.500 r  comp3/Q_o_i_1__0/O
                         net (fo=1, routed)           0.119     0.619    comp2/PISO[6].PISO_reg/PISO_data_after_mux_s_6
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          1.079    -0.085    comp3/clk_o
    SLICE_X112Y63        LUT2 (Prop_lut2_I0_O)        0.057    -0.028 r  comp3/Q_o_i_2/O
                         net (fo=16, routed)          0.361     0.333    comp2/PISO[6].PISO_reg/clk_i0_out
    SLICE_X112Y63        FDCE                                         r  comp2/PISO[6].PISO_reg/Q_o_reg/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp3/FSM_sequential_current_state_s_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.281ns (29.385%)  route 0.676ns (70.615%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  en_i_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.914    comp3/comp1/en_i_IBUF
    SLICE_X108Y62        LUT4 (Prop_lut4_I0_O)        0.044     0.958 r  comp3/comp1/FSM_sequential_current_state_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.958    comp3/comp1_n_1
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[1]/C

Slack:                    inf
  Source:                 en_i
                            (input port)
  Destination:            comp3/FSM_sequential_current_state_s_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_o_Int_PLL  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.959ns  (logic 0.282ns (29.458%)  route 0.676ns (70.542%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  en_i (IN)
                         net (fo=0)                   0.000     0.000    en_i
    T18                  IBUF (Prop_ibuf_I_O)         0.237     0.237 f  en_i_IBUF_inst/O
                         net (fo=2, routed)           0.676     0.914    comp3/comp1/en_i_IBUF
    SLICE_X108Y62        LUT4 (Prop_lut4_I0_O)        0.045     0.959 r  comp3/comp1/FSM_sequential_current_state_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.959    comp3/comp1_n_2
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_o_Int_PLL rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    comp4/inst/clk_i
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  comp4/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.927    comp4/inst/clk_i_Int_PLL
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.700    -1.773 r  comp4/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.580    -1.193    comp4/inst/clk_o_Int_PLL
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.164 r  comp4/inst/clkout1_buf/O
                         net (fo=36, routed)          0.903    -0.261    comp3/clk_o
    SLICE_X108Y62        FDCE                                         r  comp3/FSM_sequential_current_state_s_reg[0]/C





