{
  "catalog": {
    "items": [
      {
        "name": "ext_platform",
        "display": "Extensible Platform Design",
        "latest_revision": "1.0",
        "commit_id": "0f3eaf77964bc54d315062ea13a23f6f3c1a346a",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "0f3eaf77964bc54d315062ea13a23f6f3c1a346a",
            "date": "22-10-2020",
            "history": "Updated dont touch param"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/extensible_platform",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "cips_ddr_pl_debug",
        "display": "Versal CIPS Design",
        "latest_revision": "1.0",
        "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
            "date": "27-08-2020",
            "history": "Updated description and picture"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_ddr_pl_debug",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mb_preset",
        "display": "MicroBlaze Design Presets",
        "latest_revision": "1.0",
        "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
            "date": "29-06-2020",
            "history": "Fixed typo"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/MicroBlaze Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "mpsoc_preset",
        "display": "Zynq UltraScale+ MPSoC Design Presets",
        "latest_revision": "1.0",
        "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
            "date": "06-03-2020",
            "history": "Zynq UltraScale+  based example design for Xilinx Evaluation Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq UltraScale+ MPSoC Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "zynq7000_preset",
        "display": "Zynq-7000 Design Presets",
        "latest_revision": "1.0",
        "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "70fb2c7c37e30f1d9f0a87c1b439563a2ea63473",
            "date": "06-03-2020",
            "history": "Zynq-7000 based example design for Xilinx Evaluation Boards"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/Zynq-7000 Design Presets",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "axidma",
        "display": "AXI DMA",
        "latest_revision": "1.0",
        "commit_id": "afc09d8a9e6af7a1a8c37fa89496909796701eca",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "afc09d8a9e6af7a1a8c37fa89496909796701eca",
            "date": "18-01-2021:17:37:30",
            "history": "Added board AXI DMA v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/VCK190-AXIDMA-Example",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      },
      {
        "name": "soc_vip",
        "display": "Versal ACAP CIPS PS VIP",
        "latest_revision": "1.0",
        "commit_id": "a3894596cff3b6c6413cd7826e7c96aba68a0938",
        "revisions": [
          {
            "revision": "1.0",
            "commit_id": "a3894596cff3b6c6413cd7826e7c96aba68a0938",
            "date": "08-02-2021:05:11:54",
            "history": "Added board Versal ACAP CIPS PS VIP v1.0"
          }
        ],
        "config": {
          "root": "ced/Xilinx/IPI/cips_vip",
          "metadata_file": "xitem.json"
        },
        "company": "xilinx.com"
      }
    ],
    "categories": [
      {
        "name": "single_part",
        "display_name": "Single Part",
        "description": "This category represents all the boards which have single part",
        "parent": ""
      },
      {
        "name": "multi_part",
        "display_name": "Multi Part",
        "description": "This category represents all the boards which have multi part",
        "parent": ""
      },
      {
        "name": "daughter_card",
        "display_name": "Daughter Card",
        "description": "This category represents all the boards which are daughter cards",
        "parent": ""
      },
      {
        "name": "misc",
        "display_name": "Misc",
        "description": "This category represents miscellaneous variety of boards",
        "default": true,
        "parent": ""
      },
      {
        "name": "examples",
        "display_name": "Examples",
        "description": "This category represents configurable example designs",
        "default": true,
        "parent": ""
      }
    ]
  },
  "_major": 1,
  "_minor": 0
}