#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 30 16:58:00 2022
# Process ID: 20392
# Current directory: D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.runs/synth_1
# Command line: vivado.exe -log RegFile.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source RegFile.tcl
# Log file: D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.runs/synth_1/RegFile.vds
# Journal file: D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source RegFile.tcl -notrace
Command: synth_design -top RegFile -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16416
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.648 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RegFile' [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/RegFile.v:23]
	Parameter s0 bound to: 3'b000 
	Parameter s1 bound to: 3'b001 
	Parameter s2 bound to: 3'b010 
	Parameter d0 bound to: 3'b011 
	Parameter d1 bound to: 3'b100 
	Parameter d2 bound to: 3'b101 
	Parameter d3 bound to: 3'b110 
	Parameter s4 bound to: 3'b111 
INFO: [Synth 8-6157] synthesizing module 'jitter_clr' [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/jitter_clr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'jitter_clr' (1#1) [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/jitter_clr.v:2]
INFO: [Synth 8-6157] synthesizing module 'buttonedge' [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/button_edge_2.v:2]
INFO: [Synth 8-6155] done synthesizing module 'buttonedge' (2#1) [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/button_edge_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'signal_edge' [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/button_edge.v:2]
INFO: [Synth 8-6155] done synthesizing module 'signal_edge' (3#1) [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/button_edge.v:2]
INFO: [Synth 8-6157] synthesizing module 'dist_mem_gen_0' [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.runs/synth_1/.Xil/Vivado-20392-LAPTOP-FR2OG12K/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'dist_mem_gen_0' (4#1) [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.runs/synth_1/.Xil/Vivado-20392-LAPTOP-FR2OG12K/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Hex' [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/HexPlay.v:23]
	Parameter _0 bound to: 8'b11000000 
	Parameter _1 bound to: 8'b11111001 
	Parameter _2 bound to: 8'b10100100 
	Parameter _3 bound to: 8'b10110000 
	Parameter _4 bound to: 8'b10011001 
	Parameter _5 bound to: 8'b10010010 
	Parameter _6 bound to: 8'b10000010 
	Parameter _7 bound to: 8'b11111000 
	Parameter _8 bound to: 8'b10000000 
	Parameter _9 bound to: 8'b10010000 
	Parameter _A bound to: 8'b10001000 
	Parameter _B bound to: 8'b10000011 
	Parameter _C bound to: 8'b11000110 
	Parameter _D bound to: 8'b10100001 
	Parameter _E bound to: 8'b10000110 
	Parameter _F bound to: 8'b10001110 
INFO: [Synth 8-6155] done synthesizing module 'Hex' (5#1) [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/HexPlay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RegFile' (6#1) [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/sources_1/new/RegFile.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1017.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.648 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1017.648 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1017.648 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0'
Finished Parsing XDC File [d:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.gen/sources_1/ip/dist_mem_gen_0/dist_mem_gen_0/dist_mem_gen_0_in_context.xdc] for cell 'dist_mem_gen_0'
Parsing XDC File [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/constrs_1/new/Q3_xdc.xdc]
Finished Parsing XDC File [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/constrs_1/new/Q3_xdc.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.srcs/constrs_1/new/Q3_xdc.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/RegFile_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/RegFile_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1070.770 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1070.770 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1070.770 ; gain = 53.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1070.770 ; gain = 53.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for dist_mem_gen_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1070.770 ; gain = 53.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1070.770 ; gain = 53.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 6     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 6     
	               12 Bit    Registers := 3     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   8 Input   16 Bit        Muxes := 1     
	   8 Input   12 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 2     
	   8 Input    8 Bit        Muxes := 1     
	  17 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	  17 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 8     
	   5 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1070.770 ; gain = 53.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1070.770 ; gain = 53.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1070.770 ; gain = 53.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1075.062 ; gain = 57.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |dist_mem_gen |     1|
|2     |BUFG         |     1|
|3     |CARRY4       |    20|
|4     |LUT1         |    18|
|5     |LUT2         |    50|
|6     |LUT3         |    33|
|7     |LUT4         |    63|
|8     |LUT5         |    34|
|9     |LUT6         |    92|
|10    |MUXF7        |    21|
|11    |MUXF8        |     7|
|12    |FDCE         |   127|
|13    |FDRE         |    77|
|14    |FDSE         |     1|
|15    |IBUF         |    23|
|16    |OBUF         |    34|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1086.738 ; gain = 15.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1086.738 ; gain = 69.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1098.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1098.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1098.816 ; gain = 81.168
INFO: [Common 17-1381] The checkpoint 'D:/desktop/COD_Labs/Lab2/Lab2_Q4_1/Lab2_Q3.runs/synth_1/RegFile.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RegFile_utilization_synth.rpt -pb RegFile_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 30 16:58:28 2022...
