--Mdir .
--cc
+incdir+../src/lowrisc_dv_dv_fcov_macros_0
-CFLAGS -I../src/lowrisc_dv_dv_fcov_macros_0
+incdir+../src/lowrisc_dv_verilator_ibex_pcounts_0/cpp
-CFLAGS -I../src/lowrisc_dv_verilator_ibex_pcounts_0/cpp
+incdir+../src/lowrisc_dv_verilator_memutil_dpi_0/cpp
-CFLAGS -I../src/lowrisc_dv_verilator_memutil_dpi_0/cpp
+incdir+../src/lowrisc_dv_verilator_simutil_verilator_0/cpp
-CFLAGS -I../src/lowrisc_dv_verilator_simutil_verilator_0/cpp
+incdir+../src/lowrisc_prim_assert_0.1/rtl
-CFLAGS -I../src/lowrisc_prim_assert_0.1/rtl
+incdir+../src/lowrisc_prim_util_memload_0/rtl
-CFLAGS -I../src/lowrisc_prim_util_memload_0/rtl
+incdir+../src/lowrisc_dv_verilator_memutil_verilator_0/cpp
-CFLAGS -I../src/lowrisc_dv_verilator_memutil_verilator_0/cpp
../src/lowrisc_lint_common_0.1/tools/verilator/common.vlt
../src/lowrisc_prim_generic_clock_gating_0/lint/prim_generic_clock_gating.vlt
../src/lowrisc_prim_generic_ram_1p_0/lint/prim_generic_ram_1p.vlt
../src/lowrisc_prim_generic_ram_2p_0/lint/prim_generic_ram_2p.vlt
../src/lowrisc_prim_xilinx_clock_gating_0/lint/prim_xilinx_clock_gating.vlt
../src/lowrisc_ibex_ibex_core_0.1/lint/verilator_waiver.vlt
../src/lowrisc_ibex_ibex_simple_system_0/lint/verilator_waiver.vlt
../src/lowrisc_ibex_ibex_pkg_0.1/rtl/ibex_pkg.sv
../src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv
../src/lowrisc_prim_ram_1p_pkg_0/rtl/prim_ram_1p_pkg.sv
../src/lowrisc_prim_ram_2p_pkg_0/rtl/prim_ram_2p_pkg.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_pkg.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_22_16_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_28_22_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_39_32_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_64_57_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_72_64_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_22_16_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_39_32_enc.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_dec.sv
../src/lowrisc_prim_secded_0.1/rtl/prim_secded_hamming_72_64_enc.sv
../src/lowrisc_ibex_ibex_tracer_0.1/rtl/ibex_tracer_pkg.sv
../src/lowrisc_ibex_ibex_tracer_0.1/rtl/ibex_tracer.sv
../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv
../src/lowrisc_prim_lfsr_0.1/rtl/prim_lfsr.sv
../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
../src/lowrisc_prim_abstract_clock_gating_0/prim_clock_gating.sv
../src/lowrisc_prim_abstract_ram_2p_0/prim_ram_2p.sv
../src/lowrisc_prim_badbit_ram_1p_0/prim_badbit_ram_1p.sv
../src/lowrisc_prim_abstract_ram_1p_0/prim_ram_1p.sv
../src/lowrisc_ibex_ibex_icache_0.1/rtl/ibex_icache.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/ram_1p.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/ram_2p.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/bus.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/sim/simulator_ctrl.sv
../src/lowrisc_ibex_sim_shared_0/./rtl/timer.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_branch_predict.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_csr.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_counter.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_wb_stage.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_dummy_instr.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_fpga.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_latch.sv
../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
../src/lowrisc_ibex_ibex_core_tracing_0.1/rtl/ibex_core_tracing.sv
../src/lowrisc_ibex_ibex_simple_system_0/rtl/ibex_simple_system.sv
--top-module ibex_simple_system
--exe
../src/lowrisc_dv_verilator_ibex_pcounts_0/cpp/ibex_pcounts.cc
../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/dpi_memutil.cc
../src/lowrisc_dv_verilator_memutil_dpi_0/cpp/sv_scoped.cc
../src/lowrisc_dv_verilator_simutil_verilator_0/cpp/verilator_sim_ctrl.cc
../src/lowrisc_dv_verilator_simutil_verilator_0/cpp/verilated_toplevel.cc
../src/lowrisc_dv_verilator_memutil_verilator_0/cpp/verilator_memutil.cc
../src/lowrisc_ibex_ibex_simple_system_0/ibex_simple_system.cc
-GRV32E=0
-GICache=0
-GICacheECC=0
-GBranchTargetALU=0
-GWritebackStage=0
-GSecureIbex=0
-GBranchPredictor=0
-GPMPEnable=0
-GPMPGranularity=0
-GPMPNumRegions=4
-DRVFI=1
-DRV32M=ibex_pkg::RV32MFast
-DRV32B=ibex_pkg::RV32BNone
-DRegFile=ibex_pkg::RegFileFF
