Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
| Date             : Thu Apr 30 19:05:20 2020
| Host             : Veronica running 64-bit major release  (build 9200)
| Command          : report_power -file Basys3Env1_power_routed.rpt -pb Basys3Env1_power_summary_routed.pb -rpx Basys3Env1_power_routed.rpx
| Design           : Basys3Env1
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 17.669 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 17.310                           |
| Device Static (W)        | 0.359                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 113.3                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.227 |      301 |       --- |             --- |
|   LUT as Logic           |     0.786 |      115 |     20800 |            0.55 |
|   LUT as Distributed RAM |     0.325 |       40 |      9600 |            0.42 |
|   CARRY4                 |     0.081 |       20 |      8150 |            0.25 |
|   Register               |     0.029 |       70 |     41600 |            0.17 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |       16 |       --- |             --- |
| Signals                  |     1.365 |      275 |       --- |             --- |
| I/O                      |    14.718 |       31 |       106 |           29.25 |
| Static Power             |     0.359 |          |           |                 |
| Total                    |    17.669 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.848 |       2.608 |      0.240 |
| Vccaux    |       1.800 |     0.579 |       0.539 |      0.041 |
| Vcco33    |       3.300 |     4.162 |       4.161 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.000 |      0.007 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------+-----------+
| Name                             | Power (W) |
+----------------------------------+-----------+
| Basys3Env1                       |    17.310 |
|   ALU_C1                         |     0.093 |
|   InstructionDecoder_C1          |     0.674 |
|     RegisterFile_C1              |     0.674 |
|       registers_reg_r1_0_7_0_5   |     0.118 |
|       registers_reg_r1_0_7_12_15 |     0.069 |
|       registers_reg_r1_0_7_6_11  |     0.102 |
|       registers_reg_r2_0_7_0_5   |     0.113 |
|       registers_reg_r2_0_7_12_15 |     0.064 |
|       registers_reg_r2_0_7_6_11  |     0.101 |
|   InstructionFetch_C1            |     1.398 |
|   MonoPulseGenerator_C1          |     0.106 |
|     Counter_C1                   |     0.104 |
|   MonoPulseGenerator_C2          |     0.104 |
|     Counter_C1                   |     0.104 |
|   RAM_C1                         |     0.095 |
|     ram_reg_0_15_0_0             |     0.005 |
|     ram_reg_0_15_10_10           |     0.005 |
|     ram_reg_0_15_11_11           |     0.005 |
|     ram_reg_0_15_12_12           |     0.013 |
|     ram_reg_0_15_13_13           |     0.006 |
|     ram_reg_0_15_14_14           |     0.005 |
|     ram_reg_0_15_15_15           |     0.005 |
|     ram_reg_0_15_1_1             |     0.005 |
|     ram_reg_0_15_2_2             |     0.003 |
|     ram_reg_0_15_3_3             |     0.004 |
|     ram_reg_0_15_4_4             |     0.005 |
|     ram_reg_0_15_5_5             |     0.005 |
|     ram_reg_0_15_6_6             |     0.005 |
|     ram_reg_0_15_7_7             |     0.005 |
|     ram_reg_0_15_8_8             |     0.012 |
|     ram_reg_0_15_9_9             |     0.005 |
|   SevenSegmentDisplays_C1        |     0.085 |
+----------------------------------+-----------+


