#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Jul 15 20:09:33 2021
# Process ID: 117236
# Current directory: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent113172 F:\ZYNQ\FPGA_Design\ZYNQ_7020\hdmi_colorbar\hdmi_colorbar.xpr
# Log file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/vivado.log
# Journal file: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.xpr
INFO: [Project 1-313] Project file moved from 'F:/ZYNQ/hdmi_colorbar' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/constrs_1/new/navigator.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/constrs_1/new/navigator.xdc
add_files -fileset constrs_1 -norecurse F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/constrs_1/new/hdmi_colorbar_top.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 15 20:15:34 2021] Launched synth_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/synth_1/runme.log
[Thu Jul 15 20:15:34 2021] Launched impl_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210512180081
open_hw_target: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1774.867 ; gain = 933.574
set_property PROGRAM.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 15 20:18:08 2021] Launched synth_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/synth_1/runme.log
[Thu Jul 15 20:18:08 2021] Launched impl_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/impl_1/hdmi_colorbar_top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Jul 15 20:28:37 2021] Launched synth_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/synth_1/runme.log
[Thu Jul 15 20:28:37 2021] Launched impl_1...
Run output will be captured here: F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-2
INFO: [Project 1-454] Reading design checkpoint 'f:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [f:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [f:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [f:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [f:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [f:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2694.242 ; gain = 562.750
Finished Parsing XDC File [f:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/constrs_1/new/hdmi_colorbar_top.xdc]
Finished Parsing XDC File [F:/ZYNQ/FPGA_Design/ZYNQ_7020/hdmi_colorbar/hdmi_colorbar.srcs/constrs_1/new/hdmi_colorbar_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2694.242 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 2757.324 ; gain = 942.863
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210512180081
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 15 20:39:17 2021...
