#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Nov  3 23:38:54 2024
# Process ID: 13852
# Current directory: D:/BKU/HK241/Logic_Design_Project/Draft
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2180 D:\BKU\HK241\Logic_Design_Project\Draft\Draft.xpr
# Log file: D:/BKU/HK241/Logic_Design_Project/Draft/vivado.log
# Journal file: D:/BKU/HK241/Logic_Design_Project/Draft\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/BKU/HK241/Logic_Design_Project/Draft/Draft.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 732.121 ; gain = 96.250
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Sun Nov  3 23:49:19 2024] Launched synth_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Sun Nov  3 23:49:49 2024] Launched impl_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/impl_1/runme.log
close [ open D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v w ]
add_files D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v
update_compile_order -fileset sources_1
close [ open D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v w ]
add_files D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v
update_compile_order -fileset sources_1
close [ open D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v w ]
add_files D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v
update_compile_order -fileset sources_1
close [ open D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v w ]
add_files D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v
update_compile_order -fileset sources_1
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 16
[Mon Nov  4 00:05:52 2024] Launched synth_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Nov  4 00:06:27 2024] Launched impl_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EffectLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj EffectLed_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/EffectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/effectMode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module effectMode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/EffectLed_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.effectMode
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.Effect_1
Compiling module xil_defaultlib.Effect_2
Compiling module xil_defaultlib.Effect_3
Compiling module xil_defaultlib.Effect_4
Compiling module xil_defaultlib.Effect_5
Compiling module xil_defaultlib.EffectLed
Compiling module xil_defaultlib.EffectLed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot EffectLed_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim/xsim.dir/EffectLed_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  4 00:07:39 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EffectLed_tb_behav -key {Behavioral:sim_1:Functional:EffectLed_tb} -tclbatch {EffectLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source EffectLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EffectLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1125.977 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EffectLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj EffectLed_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EffectLed_tb_behav -key {Behavioral:sim_1:Functional:EffectLed_tb} -tclbatch {EffectLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source EffectLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EffectLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EffectLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj EffectLed_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/EffectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/effectMode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module effectMode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/EffectLed_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.effectMode
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.Effect_1
Compiling module xil_defaultlib.Effect_2
Compiling module xil_defaultlib.Effect_3
Compiling module xil_defaultlib.Effect_4
Compiling module xil_defaultlib.Effect_5
Compiling module xil_defaultlib.EffectLed
Compiling module xil_defaultlib.EffectLed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot EffectLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EffectLed_tb_behav -key {Behavioral:sim_1:Functional:EffectLed_tb} -tclbatch {EffectLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source EffectLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EffectLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'EffectLed_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj EffectLed_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/EffectLed.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Effect_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Effect_5
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/effectMode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module effectMode
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/EffectLed_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EffectLed_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot EffectLed_tb_behav xil_defaultlib.EffectLed_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.effectMode
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.Effect_1
Compiling module xil_defaultlib.Effect_2
Compiling module xil_defaultlib.Effect_3
Compiling module xil_defaultlib.Effect_4
Compiling module xil_defaultlib.Effect_5
Compiling module xil_defaultlib.EffectLed
Compiling module xil_defaultlib.EffectLed_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot EffectLed_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "EffectLed_tb_behav -key {Behavioral:sim_1:Functional:EffectLed_tb} -tclbatch {EffectLed_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source EffectLed_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'EffectLed_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top frequency [current_fileset]
update_compile_order -fileset sources_1
set_property top frequency_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Nov  4 00:15:37 2024] Launched synth_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Nov  4 00:16:05 2024] Launched impl_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7z010iclg225-1L
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1817.691 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1817.691 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1817.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1952.965 ; gain = 779.613
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.frequency_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim/xsim.dir/frequency_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Nov  4 00:17:14 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_tb_behav -key {Behavioral:sim_1:Functional:frequency_tb} -tclbatch {frequency_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source frequency_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 450 ns : File "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1952.965 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Nov  4 00:19:17 2024] Launched synth_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Nov  4 00:23:37 2024] Launched impl_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v:27]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.frequency_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_tb_behav -key {Behavioral:sim_1:Functional:frequency_tb} -tclbatch {frequency_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source frequency_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 450 ns : File "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" Line 57
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v:27]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v:30]
ERROR: [VRFC 10-1280] procedural assignment to a non-register clk is not permitted, left-hand side should be reg/integer/time/genvar [D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v:32]
ERROR: [VRFC 10-2865] module 'frequency_tb' ignored due to previous errors [D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.frequency_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_tb_behav -key {Behavioral:sim_1:Functional:frequency_tb} -tclbatch {frequency_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source frequency_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 450 ns : File "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.504 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Nov  4 00:29:17 2024] Launched synth_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 16
[Mon Nov  4 00:30:07 2024] Launched synth_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/synth_1/runme.log
launch_runs impl_1 -jobs 16
[Mon Nov  4 00:30:35 2024] Launched impl_1...
Run output will be captured here: D:/BKU/HK241/Logic_Design_Project/Draft/Draft.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.frequency_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_tb_behav -key {Behavioral:sim_1:Functional:frequency_tb} -tclbatch {frequency_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source frequency_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 450 ns : File "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2661.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'frequency_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj frequency_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/Display7SEG.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Display7SEG
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sources_1/new/frequency.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
"xelab -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 34e9bbf9c09a40f18c91e874179b9ba7 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot frequency_tb_behav xil_defaultlib.frequency_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Display7SEG
Compiling module xil_defaultlib.frequency
Compiling module xil_defaultlib.frequency_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot frequency_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/BKU/HK241/Logic_Design_Project/Draft/Draft.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "frequency_tb_behav -key {Behavioral:sim_1:Functional:frequency_tb} -tclbatch {frequency_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source frequency_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 480 ns : File "D:/BKU/HK241/Logic_Design_Project/Draft/Draft.srcs/sim_1/new/frequency_tb.v" Line 63
INFO: [USF-XSim-96] XSim completed. Design snapshot 'frequency_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2661.504 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov  4 00:47:20 2024...
