--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Programs\xilinx\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s
5 -n 3 -fastpaths -xml cell_top.twx cell_top.ncd -o cell_top.twr cell_top.pcf

Design file:              cell_top.ncd
Physical constraint file: cell_top.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
d1<0>       |    1.823(R)|    0.429(R)|clk_BUFGP         |   0.000|
d1<1>       |    1.968(R)|    0.082(R)|clk_BUFGP         |   0.000|
d1<2>       |    1.344(R)|    0.730(R)|clk_BUFGP         |   0.000|
d1<3>       |    1.077(R)|    0.712(R)|clk_BUFGP         |   0.000|
d1<4>       |    1.039(R)|    0.700(R)|clk_BUFGP         |   0.000|
d2<0>       |    2.181(R)|    0.133(R)|clk_BUFGP         |   0.000|
d2<1>       |    1.729(R)|    0.264(R)|clk_BUFGP         |   0.000|
d2<2>       |    1.823(R)|    0.339(R)|clk_BUFGP         |   0.000|
d2<3>       |    1.876(R)|    0.065(R)|clk_BUFGP         |   0.000|
d2<4>       |    1.483(R)|    0.339(R)|clk_BUFGP         |   0.000|
d3<0>       |    1.212(R)|    0.915(R)|clk_BUFGP         |   0.000|
d3<1>       |    1.266(R)|    0.641(R)|clk_BUFGP         |   0.000|
d3<2>       |    2.205(R)|    0.041(R)|clk_BUFGP         |   0.000|
d3<3>       |    1.809(R)|    0.126(R)|clk_BUFGP         |   0.000|
d3<4>       |    0.769(R)|    0.918(R)|clk_BUFGP         |   0.000|
d4<0>       |    1.868(R)|    0.389(R)|clk_BUFGP         |   0.000|
d4<1>       |    2.488(R)|   -0.338(R)|clk_BUFGP         |   0.000|
d4<2>       |    2.529(R)|   -0.220(R)|clk_BUFGP         |   0.000|
d4<3>       |    2.212(R)|   -0.198(R)|clk_BUFGP         |   0.000|
d4<4>       |    1.371(R)|    0.434(R)|clk_BUFGP         |   0.000|
d5<0>       |    2.279(R)|    0.066(R)|clk_BUFGP         |   0.000|
d5<1>       |    1.965(R)|    0.086(R)|clk_BUFGP         |   0.000|
d5<2>       |    2.258(R)|    0.000(R)|clk_BUFGP         |   0.000|
d5<3>       |    1.290(R)|    0.543(R)|clk_BUFGP         |   0.000|
d5<4>       |    1.436(R)|    0.387(R)|clk_BUFGP         |   0.000|
d6<0>       |    1.956(R)|    0.326(R)|clk_BUFGP         |   0.000|
d6<1>       |    1.985(R)|    0.072(R)|clk_BUFGP         |   0.000|
d6<2>       |    1.958(R)|    0.241(R)|clk_BUFGP         |   0.000|
d6<3>       |    1.474(R)|    0.397(R)|clk_BUFGP         |   0.000|
d6<4>       |    1.314(R)|    0.484(R)|clk_BUFGP         |   0.000|
d7<0>       |    2.533(R)|   -0.140(R)|clk_BUFGP         |   0.000|
d7<1>       |    2.282(R)|   -0.171(R)|clk_BUFGP         |   0.000|
d7<2>       |    1.807(R)|    0.358(R)|clk_BUFGP         |   0.000|
d7<3>       |    1.759(R)|    0.165(R)|clk_BUFGP         |   0.000|
d7<4>       |    1.429(R)|    0.389(R)|clk_BUFGP         |   0.000|
d8<0>       |    1.839(R)|    0.415(R)|clk_BUFGP         |   0.000|
d8<1>       |    1.717(R)|    0.282(R)|clk_BUFGP         |   0.000|
d8<2>       |    1.427(R)|    0.664(R)|clk_BUFGP         |   0.000|
d8<3>       |    1.524(R)|    0.355(R)|clk_BUFGP         |   0.000|
d8<4>       |    1.179(R)|    0.589(R)|clk_BUFGP         |   0.000|
done1       |   15.761(R)|   -1.215(R)|clk_BUFGP         |   0.000|
done2       |   15.982(R)|   -1.073(R)|clk_BUFGP         |   0.000|
done3       |   15.992(R)|   -1.356(R)|clk_BUFGP         |   0.000|
done4       |   16.010(R)|   -1.158(R)|clk_BUFGP         |   0.000|
done5       |   15.706(R)|   -2.301(R)|clk_BUFGP         |   0.000|
done6       |   15.361(R)|   -1.284(R)|clk_BUFGP         |   0.000|
done7       |   14.525(R)|   -2.559(R)|clk_BUFGP         |   0.000|
done8       |   15.010(R)|   -1.797(R)|clk_BUFGP         |   0.000|
x1<0>       |    1.218(R)|    0.151(R)|clk_BUFGP         |   0.000|
x1<1>       |    0.986(R)|    0.337(R)|clk_BUFGP         |   0.000|
x2<0>       |    2.395(R)|    0.149(R)|clk_BUFGP         |   0.000|
x2<1>       |    2.186(R)|    0.310(R)|clk_BUFGP         |   0.000|
x3<0>       |    1.077(R)|    0.265(R)|clk_BUFGP         |   0.000|
x3<1>       |    0.920(R)|    0.390(R)|clk_BUFGP         |   0.000|
x4<0>       |    2.519(R)|    0.506(R)|clk_BUFGP         |   0.000|
x4<1>       |    2.322(R)|    0.721(R)|clk_BUFGP         |   0.000|
x5<0>       |    0.973(R)|    0.924(R)|clk_BUFGP         |   0.000|
x5<1>       |    1.189(R)|    0.342(R)|clk_BUFGP         |   0.000|
x6<0>       |    1.076(R)|    0.699(R)|clk_BUFGP         |   0.000|
x6<1>       |    1.496(R)|    0.309(R)|clk_BUFGP         |   0.000|
x7<0>       |    1.311(R)|    0.799(R)|clk_BUFGP         |   0.000|
x7<1>       |    1.223(R)|    0.387(R)|clk_BUFGP         |   0.000|
x8<0>       |    1.329(R)|    0.519(R)|clk_BUFGP         |   0.000|
x8<1>       |    1.487(R)|    0.097(R)|clk_BUFGP         |   0.000|
y1<0>       |    4.525(R)|    0.487(R)|clk_BUFGP         |   0.000|
y1<1>       |    4.904(R)|    0.078(R)|clk_BUFGP         |   0.000|
y2<0>       |    1.901(R)|   -0.396(R)|clk_BUFGP         |   0.000|
y2<1>       |    1.500(R)|   -0.073(R)|clk_BUFGP         |   0.000|
y3<0>       |    3.174(R)|    0.393(R)|clk_BUFGP         |   0.000|
y3<1>       |    2.879(R)|   -0.138(R)|clk_BUFGP         |   0.000|
y4<0>       |    1.978(R)|   -0.458(R)|clk_BUFGP         |   0.000|
y4<1>       |    1.943(R)|   -0.427(R)|clk_BUFGP         |   0.000|
y5<0>       |    1.384(R)|    0.452(R)|clk_BUFGP         |   0.000|
y5<1>       |    1.402(R)|    0.202(R)|clk_BUFGP         |   0.000|
y6<0>       |    2.214(R)|    0.211(R)|clk_BUFGP         |   0.000|
y6<1>       |    1.942(R)|    0.051(R)|clk_BUFGP         |   0.000|
y7<0>       |    1.556(R)|    0.351(R)|clk_BUFGP         |   0.000|
y7<1>       |    1.421(R)|    0.186(R)|clk_BUFGP         |   0.000|
y8<0>       |    1.503(R)|    0.335(R)|clk_BUFGP         |   0.000|
y8<1>       |    1.921(R)|   -0.004(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
d<0>        |    7.386(R)|clk_BUFGP         |   0.000|
d<1>        |    7.175(R)|clk_BUFGP         |   0.000|
d<2>        |    7.766(R)|clk_BUFGP         |   0.000|
d<3>        |    6.722(R)|clk_BUFGP         |   0.000|
d<4>        |    7.784(R)|clk_BUFGP         |   0.000|
xout<0>     |    7.624(R)|clk_BUFGP         |   0.000|
xout<1>     |    6.462(R)|clk_BUFGP         |   0.000|
yout<0>     |    7.542(R)|clk_BUFGP         |   0.000|
yout<1>     |    7.317(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   15.011|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Mar 21 22:14:55 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 168 MB



