{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 215 05/29/2008 SJ Full Version " "Info: Version 8.0 Build 215 05/29/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 06 16:47:05 2012 " "Info: Processing started: Fri Jan 06 16:47:05 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off multiplier -c multiplier --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst43 " "Info: Detected gated clock \"inst43\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst43" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst65 " "Info: Detected gated clock \"state_machine:inst1\|inst65\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 680 1360 1424 728 "inst65" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "state_machine:inst1\|inst12 " "Info: Detected gated clock \"state_machine:inst1\|inst12\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst1 " "Info: Detected ripple clock \"state_machine:inst1\|inst1\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst2 " "Info: Detected ripple clock \"state_machine:inst1\|inst2\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 464 528 216 "inst2" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "inst28 " "Info: Detected ripple clock \"inst28\" as buffer" {  } { { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 272 -224 -160 352 "inst28" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst28" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "state_machine:inst1\|inst " "Info: Detected ripple clock \"state_machine:inst1\|inst\" as buffer" {  } { { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 168 232 216 "inst" "" } } } } { "c:/altera/80/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/80/quartus/bin/Assignment Editor.qase" 1 { { 0 "state_machine:inst1\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register np_register:inst16\|inst2 register np_register:inst16\|inst 160.31 MHz 6.238 ns Internal " "Info: Clock \"clock\" has Internal fmax of 160.31 MHz between source register \"np_register:inst16\|inst2\" and destination register \"np_register:inst16\|inst\" (period= 6.238 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.314 ns + Longest register register " "Info: + Longest register to register delay is 3.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst2 1 REG LC_X60_Y31_N2 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X60_Y31_N2; Fanout = 6; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.041 ns) + CELL(0.258 ns) 1.299 ns adder:inst17\|logic:inst\|C3~56 2 COMB LC_X57_Y31_N6 1 " "Info: 2: + IC(1.041 ns) + CELL(0.258 ns) = 1.299 ns; Loc. = LC_X57_Y31_N6; Fanout = 1; COMB Node = 'adder:inst17\|logic:inst\|C3~56'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { np_register:inst16|inst2 adder:inst17|logic:inst|C3~56 } "NODE_NAME" } } { "logic.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/logic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.995 ns) + CELL(0.258 ns) 2.552 ns add_subt_select:inst21\|inst11~49 3 COMB LC_X60_Y31_N7 2 " "Info: 3: + IC(0.995 ns) + CELL(0.258 ns) = 2.552 ns; Loc. = LC_X60_Y31_N7; Fanout = 2; COMB Node = 'add_subt_select:inst21\|inst11~49'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.253 ns" { adder:inst17|logic:inst|C3~56 add_subt_select:inst21|inst11~49 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.161 ns) + CELL(0.101 ns) 2.814 ns input_select:inst9\|inst17 4 COMB LC_X60_Y31_N8 3 " "Info: 4: + IC(0.161 ns) + CELL(0.101 ns) = 2.814 ns; Loc. = LC_X60_Y31_N8; Fanout = 3; COMB Node = 'input_select:inst9\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { add_subt_select:inst21|inst11~49 input_select:inst9|inst17 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 1024 416 480 1072 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.102 ns) 3.314 ns np_register:inst16\|inst 5 REG LC_X60_Y31_N6 12 " "Info: 5: + IC(0.398 ns) + CELL(0.102 ns) = 3.314 ns; Loc. = LC_X60_Y31_N6; Fanout = 12; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { input_select:inst9|inst17 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.719 ns ( 21.70 % ) " "Info: Total cell delay = 0.719 ns ( 21.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.595 ns ( 78.30 % ) " "Info: Total interconnect delay = 2.595 ns ( 78.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { np_register:inst16|inst2 adder:inst17|logic:inst|C3~56 add_subt_select:inst21|inst11~49 input_select:inst9|inst17 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { np_register:inst16|inst2 {} adder:inst17|logic:inst|C3~56 {} add_subt_select:inst21|inst11~49 {} input_select:inst9|inst17 {} np_register:inst16|inst {} } { 0.000ns 1.041ns 0.995ns 0.161ns 0.398ns } { 0.000ns 0.258ns 0.258ns 0.101ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.693 ns - Smallest " "Info: - Smallest clock skew is -2.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.137 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 6.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.258 ns) 2.046 ns inst43 2 COMB LC_X8_Y16_N3 9 " "Info: 2: + IC(0.489 ns) + CELL(0.258 ns) = 2.046 ns; Loc. = LC_X8_Y16_N3; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.629 ns) 6.137 ns np_register:inst16\|inst 3 REG LC_X60_Y31_N6 12 " "Info: 3: + IC(3.462 ns) + CELL(0.629 ns) = 6.137 ns; Loc. = LC_X60_Y31_N6; Fanout = 12; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { inst43 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 35.62 % ) " "Info: Total cell delay = 2.186 ns ( 35.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 64.38 % ) " "Info: Total interconnect delay = 3.951 ns ( 64.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.830 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst1 2 REG LC_X8_Y16_N7 12 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N7; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.258 ns) 3.809 ns state_machine:inst1\|inst12 3 COMB LC_X8_Y16_N2 10 " "Info: 3: + IC(0.547 ns) + CELL(0.258 ns) = 3.809 ns; Loc. = LC_X8_Y16_N2; Fanout = 10; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { state_machine:inst1|inst1 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.522 ns) 4.739 ns inst43 4 COMB LC_X8_Y16_N3 9 " "Info: 4: + IC(0.408 ns) + CELL(0.522 ns) = 4.739 ns; Loc. = LC_X8_Y16_N3; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.629 ns) 8.830 ns np_register:inst16\|inst2 5 REG LC_X60_Y31_N2 6 " "Info: 5: + IC(3.462 ns) + CELL(0.629 ns) = 8.830 ns; Loc. = LC_X60_Y31_N2; Fanout = 6; REG Node = 'np_register:inst16\|inst2'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { inst43 np_register:inst16|inst2 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 40.03 % ) " "Info: Total cell delay = 3.535 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.295 ns ( 59.97 % ) " "Info: Total interconnect delay = 5.295 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 536 600 216 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "3.314 ns" { np_register:inst16|inst2 adder:inst17|logic:inst|C3~56 add_subt_select:inst21|inst11~49 input_select:inst9|inst17 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "3.314 ns" { np_register:inst16|inst2 {} adder:inst17|logic:inst|C3~56 {} add_subt_select:inst21|inst11~49 {} input_select:inst9|inst17 {} np_register:inst16|inst {} } { 0.000ns 1.041ns 0.995ns 0.161ns 0.398ns } { 0.000ns 0.258ns 0.258ns 0.101ns 0.102ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst2 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst2 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clock 17 " "Warning: Circuit may not operate. Detected 17 non-operational path(s) clocked by clock \"clock\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "np_register:inst16\|inst5 np_register:inst16\|inst6 clock 1.521 ns " "Info: Found hold time violation between source  pin or register \"np_register:inst16\|inst5\" and destination pin or register \"np_register:inst16\|inst6\" for clock \"clock\" (Hold time is 1.521 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.693 ns + Largest " "Info: + Largest clock skew is 2.693 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.830 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst1 2 REG LC_X8_Y16_N7 12 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N7; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.258 ns) 3.809 ns state_machine:inst1\|inst12 3 COMB LC_X8_Y16_N2 10 " "Info: 3: + IC(0.547 ns) + CELL(0.258 ns) = 3.809 ns; Loc. = LC_X8_Y16_N2; Fanout = 10; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { state_machine:inst1|inst1 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.522 ns) 4.739 ns inst43 4 COMB LC_X8_Y16_N3 9 " "Info: 4: + IC(0.408 ns) + CELL(0.522 ns) = 4.739 ns; Loc. = LC_X8_Y16_N3; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.629 ns) 8.830 ns np_register:inst16\|inst6 5 REG LC_X57_Y31_N2 3 " "Info: 5: + IC(3.462 ns) + CELL(0.629 ns) = 8.830 ns; Loc. = LC_X57_Y31_N2; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 40.03 % ) " "Info: Total cell delay = 3.535 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.295 ns ( 59.97 % ) " "Info: Total interconnect delay = 5.295 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 6.137 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to source register is 6.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.258 ns) 2.046 ns inst43 2 COMB LC_X8_Y16_N3 9 " "Info: 2: + IC(0.489 ns) + CELL(0.258 ns) = 2.046 ns; Loc. = LC_X8_Y16_N3; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.629 ns) 6.137 ns np_register:inst16\|inst5 3 REG LC_X57_Y31_N5 4 " "Info: 3: + IC(3.462 ns) + CELL(0.629 ns) = 6.137 ns; Loc. = LC_X57_Y31_N5; Fanout = 4; REG Node = 'np_register:inst16\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 35.62 % ) " "Info: Total cell delay = 2.186 ns ( 35.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 64.38 % ) " "Info: Total interconnect delay = 3.951 ns ( 64.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns - " "Info: - Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.987 ns - Shortest register register " "Info: - Shortest register to register delay is 0.987 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst5 1 REG LC_X57_Y31_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X57_Y31_N5; Fanout = 4; REG Node = 'np_register:inst16\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst5 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.450 ns) + CELL(0.537 ns) 0.987 ns np_register:inst16\|inst6 2 REG LC_X57_Y31_N2 3 " "Info: 2: + IC(0.450 ns) + CELL(0.537 ns) = 0.987 ns; Loc. = LC_X57_Y31_N2; Fanout = 3; REG Node = 'np_register:inst16\|inst6'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { np_register:inst16|inst5 np_register:inst16|inst6 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 54.41 % ) " "Info: Total cell delay = 0.537 ns ( 54.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.450 ns ( 45.59 % ) " "Info: Total interconnect delay = 0.450 ns ( 45.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { np_register:inst16|inst5 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.987 ns" { np_register:inst16|inst5 {} np_register:inst16|inst6 {} } { 0.000ns 0.450ns } { 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1016 1080 216 "inst6" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst6 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.987 ns" { np_register:inst16|inst5 np_register:inst16|inst6 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "0.987 ns" { np_register:inst16|inst5 {} np_register:inst16|inst6 {} } { 0.000ns 0.450ns } { 0.000ns 0.537ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "np_register:inst16\|inst a\[2\] clock 8.667 ns register " "Info: tsu for register \"np_register:inst16\|inst\" (data pin = \"a\[2\]\", clock pin = \"clock\") is 8.667 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.771 ns + Longest pin register " "Info: + Longest pin to register delay is 14.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns a\[2\] 1 PIN PIN_C19 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_C19; Fanout = 6; PIN Node = 'a\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { -96 -216 -48 -80 "a\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.080 ns) + CELL(0.101 ns) 6.480 ns bit_flips:inst\|inst8 2 COMB LC_X62_Y31_N4 2 " "Info: 2: + IC(5.080 ns) + CELL(0.101 ns) = 6.480 ns; Loc. = LC_X62_Y31_N4; Fanout = 2; COMB Node = 'bit_flips:inst\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { a[2] bit_flips:inst|inst8 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 296 544 608 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.101 ns) 7.210 ns bit_flips:inst\|inst26~543 3 COMB LC_X61_Y31_N3 1 " "Info: 3: + IC(0.629 ns) + CELL(0.101 ns) = 7.210 ns; Loc. = LC_X61_Y31_N3; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~543'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { bit_flips:inst|inst8 bit_flips:inst|inst26~543 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.390 ns) 7.952 ns bit_flips:inst\|inst26~544 4 COMB LC_X61_Y31_N7 1 " "Info: 4: + IC(0.352 ns) + CELL(0.390 ns) = 7.952 ns; Loc. = LC_X61_Y31_N7; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~544'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { bit_flips:inst|inst26~543 bit_flips:inst|inst26~544 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.522 ns) 9.446 ns bit_flips:inst\|inst26~545 5 COMB LC_X62_Y31_N3 16 " "Info: 5: + IC(0.972 ns) + CELL(0.522 ns) = 9.446 ns; Loc. = LC_X62_Y31_N3; Fanout = 16; COMB Node = 'bit_flips:inst\|inst26~545'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { bit_flips:inst|inst26~544 bit_flips:inst|inst26~545 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.101 ns) 10.945 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[1\]~140 6 COMB LC_X57_Y31_N1 5 " "Info: 6: + IC(1.398 ns) + CELL(0.101 ns) = 10.945 ns; Loc. = LC_X57_Y31_N1; Fanout = 5; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[1\]~140'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { bit_flips:inst|inst26~545 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.390 ns) 12.309 ns adder:inst18\|logic:inst\|C3~47 7 COMB LC_X61_Y31_N4 1 " "Info: 7: + IC(0.974 ns) + CELL(0.390 ns) = 12.309 ns; Loc. = LC_X61_Y31_N4; Fanout = 1; COMB Node = 'adder:inst18\|logic:inst\|C3~47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 adder:inst18|logic:inst|C3~47 } "NODE_NAME" } } { "logic.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/logic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 12.711 ns adder:inst18\|logic:inst\|C3~48 8 COMB LC_X61_Y31_N5 1 " "Info: 8: + IC(0.301 ns) + CELL(0.101 ns) = 12.711 ns; Loc. = LC_X61_Y31_N5; Fanout = 1; COMB Node = 'adder:inst18\|logic:inst\|C3~48'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { adder:inst18|logic:inst|C3~47 adder:inst18|logic:inst|C3~48 } "NODE_NAME" } } { "logic.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/logic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.258 ns) 13.617 ns add_subt_select:inst21\|inst11~50 9 COMB LC_X60_Y31_N9 2 " "Info: 9: + IC(0.648 ns) + CELL(0.258 ns) = 13.617 ns; Loc. = LC_X60_Y31_N9; Fanout = 2; COMB Node = 'add_subt_select:inst21\|inst11~50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { adder:inst18|logic:inst|C3~48 add_subt_select:inst21|inst11~50 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.258 ns) 14.271 ns input_select:inst9\|inst17 10 COMB LC_X60_Y31_N8 3 " "Info: 10: + IC(0.396 ns) + CELL(0.258 ns) = 14.271 ns; Loc. = LC_X60_Y31_N8; Fanout = 3; COMB Node = 'input_select:inst9\|inst17'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.654 ns" { add_subt_select:inst21|inst11~50 input_select:inst9|inst17 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 1024 416 480 1072 "inst17" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.102 ns) 14.771 ns np_register:inst16\|inst 11 REG LC_X60_Y31_N6 12 " "Info: 11: + IC(0.398 ns) + CELL(0.102 ns) = 14.771 ns; Loc. = LC_X60_Y31_N6; Fanout = 12; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { input_select:inst9|inst17 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.623 ns ( 24.53 % ) " "Info: Total cell delay = 3.623 ns ( 24.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.148 ns ( 75.47 % ) " "Info: Total interconnect delay = 11.148 ns ( 75.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.771 ns" { a[2] bit_flips:inst|inst8 bit_flips:inst|inst26~543 bit_flips:inst|inst26~544 bit_flips:inst|inst26~545 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 adder:inst18|logic:inst|C3~47 adder:inst18|logic:inst|C3~48 add_subt_select:inst21|inst11~50 input_select:inst9|inst17 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.771 ns" { a[2] {} a[2]~out0 {} bit_flips:inst|inst8 {} bit_flips:inst|inst26~543 {} bit_flips:inst|inst26~544 {} bit_flips:inst|inst26~545 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 {} adder:inst18|logic:inst|C3~47 {} adder:inst18|logic:inst|C3~48 {} add_subt_select:inst21|inst11~50 {} input_select:inst9|inst17 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 5.080ns 0.629ns 0.352ns 0.972ns 1.398ns 0.974ns 0.301ns 0.648ns 0.396ns 0.398ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.390ns 0.522ns 0.101ns 0.390ns 0.101ns 0.258ns 0.258ns 0.102ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.033 ns + " "Info: + Micro setup delay of destination is 0.033 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 6.137 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 6.137 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.489 ns) + CELL(0.258 ns) 2.046 ns inst43 2 COMB LC_X8_Y16_N3 9 " "Info: 2: + IC(0.489 ns) + CELL(0.258 ns) = 2.046 ns; Loc. = LC_X8_Y16_N3; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.747 ns" { clock inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.629 ns) 6.137 ns np_register:inst16\|inst 3 REG LC_X60_Y31_N6 12 " "Info: 3: + IC(3.462 ns) + CELL(0.629 ns) = 6.137 ns; Loc. = LC_X60_Y31_N6; Fanout = 12; REG Node = 'np_register:inst16\|inst'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { inst43 np_register:inst16|inst } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 296 360 216 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.186 ns ( 35.62 % ) " "Info: Total cell delay = 2.186 ns ( 35.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.951 ns ( 64.38 % ) " "Info: Total interconnect delay = 3.951 ns ( 64.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "14.771 ns" { a[2] bit_flips:inst|inst8 bit_flips:inst|inst26~543 bit_flips:inst|inst26~544 bit_flips:inst|inst26~545 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 adder:inst18|logic:inst|C3~47 adder:inst18|logic:inst|C3~48 add_subt_select:inst21|inst11~50 input_select:inst9|inst17 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "14.771 ns" { a[2] {} a[2]~out0 {} bit_flips:inst|inst8 {} bit_flips:inst|inst26~543 {} bit_flips:inst|inst26~544 {} bit_flips:inst|inst26~545 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 {} adder:inst18|logic:inst|C3~47 {} adder:inst18|logic:inst|C3~48 {} add_subt_select:inst21|inst11~50 {} input_select:inst9|inst17 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 5.080ns 0.629ns 0.352ns 0.972ns 1.398ns 0.974ns 0.301ns 0.648ns 0.396ns 0.398ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.390ns 0.522ns 0.101ns 0.390ns 0.101ns 0.258ns 0.258ns 0.102ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.137 ns" { clock inst43 np_register:inst16|inst } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "6.137 ns" { clock {} clock~out0 {} inst43 {} np_register:inst16|inst {} } { 0.000ns 0.000ns 0.489ns 3.462ns } { 0.000ns 1.299ns 0.258ns 0.629ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock p_input\[4\] np_register:inst16\|inst7 17.699 ns register " "Info: tco from clock \"clock\" to destination pin \"p_input\[4\]\" through register \"np_register:inst16\|inst7\" is 17.699 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 8.830 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst1 2 REG LC_X8_Y16_N7 12 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N7; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.258 ns) 3.809 ns state_machine:inst1\|inst12 3 COMB LC_X8_Y16_N2 10 " "Info: 3: + IC(0.547 ns) + CELL(0.258 ns) = 3.809 ns; Loc. = LC_X8_Y16_N2; Fanout = 10; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { state_machine:inst1|inst1 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.522 ns) 4.739 ns inst43 4 COMB LC_X8_Y16_N3 9 " "Info: 4: + IC(0.408 ns) + CELL(0.522 ns) = 4.739 ns; Loc. = LC_X8_Y16_N3; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.629 ns) 8.830 ns np_register:inst16\|inst7 5 REG LC_X60_Y31_N4 11 " "Info: 5: + IC(3.462 ns) + CELL(0.629 ns) = 8.830 ns; Loc. = LC_X60_Y31_N4; Fanout = 11; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 40.03 % ) " "Info: Total cell delay = 3.535 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.295 ns ( 59.97 % ) " "Info: Total interconnect delay = 5.295 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.198 ns + " "Info: + Micro clock to output delay of source is 0.198 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.671 ns + Longest register pin " "Info: + Longest register to pin delay is 8.671 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns np_register:inst16\|inst7 1 REG LC_X60_Y31_N4 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X60_Y31_N4; Fanout = 11; REG Node = 'np_register:inst16\|inst7'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { np_register:inst16|inst7 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 1136 1200 216 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.072 ns) + CELL(0.390 ns) 1.462 ns add_subt_select:inst21\|inst16~70 2 COMB LC_X59_Y31_N2 1 " "Info: 2: + IC(1.072 ns) + CELL(0.390 ns) = 1.462 ns; Loc. = LC_X59_Y31_N2; Fanout = 1; COMB Node = 'add_subt_select:inst21\|inst16~70'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.462 ns" { np_register:inst16|inst7 add_subt_select:inst21|inst16~70 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 576 616 680 624 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.258 ns) 2.110 ns add_subt_select:inst21\|inst16~71 3 COMB LC_X59_Y31_N0 3 " "Info: 3: + IC(0.390 ns) + CELL(0.258 ns) = 2.110 ns; Loc. = LC_X59_Y31_N0; Fanout = 3; COMB Node = 'add_subt_select:inst21\|inst16~71'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.648 ns" { add_subt_select:inst21|inst16~70 add_subt_select:inst21|inst16~71 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 576 616 680 624 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.384 ns) + CELL(0.101 ns) 2.595 ns input_select:inst9\|inst22~87 4 COMB LC_X59_Y31_N8 1 " "Info: 4: + IC(0.384 ns) + CELL(0.101 ns) = 2.595 ns; Loc. = LC_X59_Y31_N8; Fanout = 1; COMB Node = 'input_select:inst9\|inst22~87'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.485 ns" { add_subt_select:inst21|inst16~71 input_select:inst9|inst22~87 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 632 504 568 680 "inst22" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.211 ns) + CELL(1.865 ns) 8.671 ns p_input\[4\] 5 PIN PIN_U15 0 " "Info: 5: + IC(4.211 ns) + CELL(1.865 ns) = 8.671 ns; Loc. = PIN_U15; Fanout = 0; PIN Node = 'p_input\[4\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "6.076 ns" { input_select:inst9|inst22~87 p_input[4] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 184 592 768 200 "p_input\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 30.15 % ) " "Info: Total cell delay = 2.614 ns ( 30.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.057 ns ( 69.85 % ) " "Info: Total interconnect delay = 6.057 ns ( 69.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { np_register:inst16|inst7 add_subt_select:inst21|inst16~70 add_subt_select:inst21|inst16~71 input_select:inst9|inst22~87 p_input[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { np_register:inst16|inst7 {} add_subt_select:inst21|inst16~70 {} add_subt_select:inst21|inst16~71 {} input_select:inst9|inst22~87 {} p_input[4] {} } { 0.000ns 1.072ns 0.390ns 0.384ns 4.211ns } { 0.000ns 0.390ns 0.258ns 0.101ns 1.865ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst7 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst7 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.671 ns" { np_register:inst16|inst7 add_subt_select:inst21|inst16~70 add_subt_select:inst21|inst16~71 input_select:inst9|inst22~87 p_input[4] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.671 ns" { np_register:inst16|inst7 {} add_subt_select:inst21|inst16~70 {} add_subt_select:inst21|inst16~71 {} input_select:inst9|inst22~87 {} p_input[4] {} } { 0.000ns 1.072ns 0.390ns 0.384ns 4.211ns } { 0.000ns 0.390ns 0.258ns 0.101ns 1.865ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "a\[2\] data_out\[8\] 18.782 ns Longest " "Info: Longest tpd from source pin \"a\[2\]\" to destination pin \"data_out\[8\]\" is 18.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns a\[2\] 1 PIN PIN_C19 6 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_C19; Fanout = 6; PIN Node = 'a\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { -96 -216 -48 -80 "a\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.080 ns) + CELL(0.101 ns) 6.480 ns bit_flips:inst\|inst8 2 COMB LC_X62_Y31_N4 2 " "Info: 2: + IC(5.080 ns) + CELL(0.101 ns) = 6.480 ns; Loc. = LC_X62_Y31_N4; Fanout = 2; COMB Node = 'bit_flips:inst\|inst8'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.181 ns" { a[2] bit_flips:inst|inst8 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 296 544 608 344 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.101 ns) 7.210 ns bit_flips:inst\|inst26~543 3 COMB LC_X61_Y31_N3 1 " "Info: 3: + IC(0.629 ns) + CELL(0.101 ns) = 7.210 ns; Loc. = LC_X61_Y31_N3; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~543'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.730 ns" { bit_flips:inst|inst8 bit_flips:inst|inst26~543 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.390 ns) 7.952 ns bit_flips:inst\|inst26~544 4 COMB LC_X61_Y31_N7 1 " "Info: 4: + IC(0.352 ns) + CELL(0.390 ns) = 7.952 ns; Loc. = LC_X61_Y31_N7; Fanout = 1; COMB Node = 'bit_flips:inst\|inst26~544'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.742 ns" { bit_flips:inst|inst26~543 bit_flips:inst|inst26~544 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.522 ns) 9.446 ns bit_flips:inst\|inst26~545 5 COMB LC_X62_Y31_N3 16 " "Info: 5: + IC(0.972 ns) + CELL(0.522 ns) = 9.446 ns; Loc. = LC_X62_Y31_N3; Fanout = 16; COMB Node = 'bit_flips:inst\|inst26~545'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { bit_flips:inst|inst26~544 bit_flips:inst|inst26~545 } "NODE_NAME" } } { "bit_flips.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/bit_flips.bdf" { { 488 1048 1112 632 "inst26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.398 ns) + CELL(0.101 ns) 10.945 ns bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[1\]~140 6 COMB LC_X57_Y31_N1 5 " "Info: 6: + IC(1.398 ns) + CELL(0.101 ns) = 10.945 ns; Loc. = LC_X57_Y31_N1; Fanout = 5; COMB Node = 'bit_flips:inst\|busmux:inst42\|lpm_mux:\$00000\|mux_6fc:auto_generated\|result_node\[1\]~140'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { bit_flips:inst|inst26~545 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 } "NODE_NAME" } } { "db/mux_6fc.tdf" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/db/mux_6fc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.974 ns) + CELL(0.390 ns) 12.309 ns adder:inst18\|logic:inst\|C3~47 7 COMB LC_X61_Y31_N4 1 " "Info: 7: + IC(0.974 ns) + CELL(0.390 ns) = 12.309 ns; Loc. = LC_X61_Y31_N4; Fanout = 1; COMB Node = 'adder:inst18\|logic:inst\|C3~47'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.364 ns" { bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 adder:inst18|logic:inst|C3~47 } "NODE_NAME" } } { "logic.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/logic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.101 ns) 12.711 ns adder:inst18\|logic:inst\|C3~48 8 COMB LC_X61_Y31_N5 1 " "Info: 8: + IC(0.301 ns) + CELL(0.101 ns) = 12.711 ns; Loc. = LC_X61_Y31_N5; Fanout = 1; COMB Node = 'adder:inst18\|logic:inst\|C3~48'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { adder:inst18|logic:inst|C3~47 adder:inst18|logic:inst|C3~48 } "NODE_NAME" } } { "logic.vhd" "" { Text "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/logic.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.648 ns) + CELL(0.258 ns) 13.617 ns add_subt_select:inst21\|inst11~50 9 COMB LC_X60_Y31_N9 2 " "Info: 9: + IC(0.648 ns) + CELL(0.258 ns) = 13.617 ns; Loc. = LC_X60_Y31_N9; Fanout = 2; COMB Node = 'add_subt_select:inst21\|inst11~50'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.906 ns" { adder:inst18|logic:inst|C3~48 add_subt_select:inst21|inst11~50 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.101 ns) 14.698 ns add_subt_select:inst21\|inst11~51 10 COMB LC_X58_Y31_N5 2 " "Info: 10: + IC(0.980 ns) + CELL(0.101 ns) = 14.698 ns; Loc. = LC_X58_Y31_N5; Fanout = 2; COMB Node = 'add_subt_select:inst21\|inst11~51'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { add_subt_select:inst21|inst11~50 add_subt_select:inst21|inst11~51 } "NODE_NAME" } } { "add_subt_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/add_subt_select.bdf" { { 24 616 680 72 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.205 ns) + CELL(1.879 ns) 18.782 ns data_out\[8\] 11 PIN PIN_G15 0 " "Info: 11: + IC(2.205 ns) + CELL(1.879 ns) = 18.782 ns; Loc. = PIN_G15; Fanout = 0; PIN Node = 'data_out\[8\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.084 ns" { add_subt_select:inst21|inst11~51 data_out[8] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 304 1784 1960 320 "data_out\[0..8\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.243 ns ( 27.92 % ) " "Info: Total cell delay = 5.243 ns ( 27.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "13.539 ns ( 72.08 % ) " "Info: Total interconnect delay = 13.539 ns ( 72.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "18.782 ns" { a[2] bit_flips:inst|inst8 bit_flips:inst|inst26~543 bit_flips:inst|inst26~544 bit_flips:inst|inst26~545 bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 adder:inst18|logic:inst|C3~47 adder:inst18|logic:inst|C3~48 add_subt_select:inst21|inst11~50 add_subt_select:inst21|inst11~51 data_out[8] } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "18.782 ns" { a[2] {} a[2]~out0 {} bit_flips:inst|inst8 {} bit_flips:inst|inst26~543 {} bit_flips:inst|inst26~544 {} bit_flips:inst|inst26~545 {} bit_flips:inst|busmux:inst42|lpm_mux:$00000|mux_6fc:auto_generated|result_node[1]~140 {} adder:inst18|logic:inst|C3~47 {} adder:inst18|logic:inst|C3~48 {} add_subt_select:inst21|inst11~50 {} add_subt_select:inst21|inst11~51 {} data_out[8] {} } { 0.000ns 0.000ns 5.080ns 0.629ns 0.352ns 0.972ns 1.398ns 0.974ns 0.301ns 0.648ns 0.980ns 2.205ns } { 0.000ns 1.299ns 0.101ns 0.101ns 0.390ns 0.522ns 0.101ns 0.390ns 0.101ns 0.258ns 0.101ns 1.879ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "np_register:inst16\|inst5 b\[2\] clock 1.464 ns register " "Info: th for register \"np_register:inst16\|inst5\" (data pin = \"b\[2\]\", clock pin = \"clock\") is 1.464 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 8.830 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 8.830 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.299 ns) 1.299 ns clock 1 CLK PIN_K6 5 " "Info: 1: + IC(0.000 ns) + CELL(1.299 ns) = 1.299 ns; Loc. = PIN_K6; Fanout = 5; CLK Node = 'clock'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 480 -448 -280 496 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.878 ns) + CELL(0.827 ns) 3.004 ns state_machine:inst1\|inst1 2 REG LC_X8_Y16_N7 12 " "Info: 2: + IC(0.878 ns) + CELL(0.827 ns) = 3.004 ns; Loc. = LC_X8_Y16_N7; Fanout = 12; REG Node = 'state_machine:inst1\|inst1'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "1.705 ns" { clock state_machine:inst1|inst1 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 136 296 360 216 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.547 ns) + CELL(0.258 ns) 3.809 ns state_machine:inst1\|inst12 3 COMB LC_X8_Y16_N2 10 " "Info: 3: + IC(0.547 ns) + CELL(0.258 ns) = 3.809 ns; Loc. = LC_X8_Y16_N2; Fanout = 10; COMB Node = 'state_machine:inst1\|inst12'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.805 ns" { state_machine:inst1|inst1 state_machine:inst1|inst12 } "NODE_NAME" } } { "state_machine.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/state_machine.bdf" { { 48 1056 1120 96 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.408 ns) + CELL(0.522 ns) 4.739 ns inst43 4 COMB LC_X8_Y16_N3 9 " "Info: 4: + IC(0.408 ns) + CELL(0.522 ns) = 4.739 ns; Loc. = LC_X8_Y16_N3; Fanout = 9; COMB Node = 'inst43'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.930 ns" { state_machine:inst1|inst12 inst43 } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { 328 456 520 376 "inst43" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.462 ns) + CELL(0.629 ns) 8.830 ns np_register:inst16\|inst5 5 REG LC_X57_Y31_N5 4 " "Info: 5: + IC(3.462 ns) + CELL(0.629 ns) = 8.830 ns; Loc. = LC_X57_Y31_N5; Fanout = 4; REG Node = 'np_register:inst16\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "4.091 ns" { inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.535 ns ( 40.03 % ) " "Info: Total cell delay = 3.535 ns ( 40.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.295 ns ( 59.97 % ) " "Info: Total interconnect delay = 5.295 ns ( 59.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.013 ns + " "Info: + Micro hold delay of destination is 0.013 ns" {  } { { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.305 ns) 1.305 ns b\[2\] 1 PIN PIN_F14 7 " "Info: 1: + IC(0.000 ns) + CELL(1.305 ns) = 1.305 ns; Loc. = PIN_F14; Fanout = 7; PIN Node = 'b\[2\]'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "multiplier.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/multiplier.bdf" { { -80 -216 -48 -64 "b\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.785 ns) + CELL(0.390 ns) 6.480 ns input_select:inst9\|inst21~86 2 COMB LC_X57_Y31_N0 2 " "Info: 2: + IC(4.785 ns) + CELL(0.390 ns) = 6.480 ns; Loc. = LC_X57_Y31_N0; Fanout = 2; COMB Node = 'input_select:inst9\|inst21~86'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "5.175 ns" { b[2] input_select:inst9|inst21~86 } "NODE_NAME" } } { "input_select.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/input_select.bdf" { { 512 504 568 560 "inst21" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.537 ns) 7.379 ns np_register:inst16\|inst5 3 REG LC_X57_Y31_N5 4 " "Info: 3: + IC(0.362 ns) + CELL(0.537 ns) = 7.379 ns; Loc. = LC_X57_Y31_N5; Fanout = 4; REG Node = 'np_register:inst16\|inst5'" {  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "0.899 ns" { input_select:inst9|inst21~86 np_register:inst16|inst5 } "NODE_NAME" } } { "np_register.bdf" "" { Schematic "E:/Dropbox/University/Year 4/Digital Electronics/Assignments 3 - processor/multiplier_block/np_register.bdf" { { 136 896 960 216 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.232 ns ( 30.25 % ) " "Info: Total cell delay = 2.232 ns ( 30.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.147 ns ( 69.75 % ) " "Info: Total interconnect delay = 5.147 ns ( 69.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.379 ns" { b[2] input_select:inst9|inst21~86 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.379 ns" { b[2] {} b[2]~out0 {} input_select:inst9|inst21~86 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 4.785ns 0.362ns } { 0.000ns 1.305ns 0.390ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "8.830 ns" { clock state_machine:inst1|inst1 state_machine:inst1|inst12 inst43 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "8.830 ns" { clock {} clock~out0 {} state_machine:inst1|inst1 {} state_machine:inst1|inst12 {} inst43 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 0.878ns 0.547ns 0.408ns 3.462ns } { 0.000ns 1.299ns 0.827ns 0.258ns 0.522ns 0.629ns } "" } } { "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/80/quartus/bin/TimingClosureFloorplan.fld" "" "7.379 ns" { b[2] input_select:inst9|inst21~86 np_register:inst16|inst5 } "NODE_NAME" } } { "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/80/quartus/bin/Technology_Viewer.qrui" "7.379 ns" { b[2] {} b[2]~out0 {} input_select:inst9|inst21~86 {} np_register:inst16|inst5 {} } { 0.000ns 0.000ns 4.785ns 0.362ns } { 0.000ns 1.305ns 0.390ns 0.537ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "122 " "Info: Peak virtual memory: 122 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 06 16:47:09 2012 " "Info: Processing ended: Fri Jan 06 16:47:09 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
