$date
	Sat Jul 12 10:12:31 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_load_tb $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # load $end
$var reg 4 $ load_value [3:0] $end
$var reg 1 % rst $end
$scope module COUNTER $end
$var wire 1 " clk $end
$var wire 4 & count [3:0] $end
$var wire 1 # load $end
$var wire 4 ' load_value [3:0] $end
$var wire 1 % rst $end
$var reg 4 ( count_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
1%
b0 $
0#
0"
b0 !
$end
#5000
1"
#10000
0"
#15000
b1 !
b1 &
b1 (
0%
1"
#20000
b101 $
b101 '
1#
0"
#25000
b101 !
b101 &
b101 (
1"
#30000
0#
0"
#35000
b110 !
b110 &
b110 (
1"
#40000
0"
#45000
b111 !
b111 &
b111 (
1"
#50000
0"
#55000
b1000 !
b1000 &
b1000 (
1"
#60000
0"
#65000
b1001 !
b1001 &
b1001 (
1"
#70000
0"
#75000
b1010 !
b1010 &
b1010 (
1"
#80000
0"
#85000
b1011 !
b1011 &
b1011 (
1"
#90000
0"
#95000
b1100 !
b1100 &
b1100 (
1"
#100000
0"
#105000
b1101 !
b1101 &
b1101 (
1"
#110000
0"
#115000
b1110 !
b1110 &
b1110 (
1"
#120000
0"
#125000
b1111 !
b1111 &
b1111 (
1"
#130000
0"
#135000
b0 !
b0 &
b0 (
1"
#140000
0"
#145000
b1 !
b1 &
b1 (
1"
#150000
0"
#155000
b10 !
b10 &
b10 (
1"
#160000
0"
#165000
b11 !
b11 &
b11 (
1"
#170000
0"
#175000
b100 !
b100 &
b100 (
1"
#180000
0"
#185000
b101 !
b101 &
b101 (
1"
