#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-debug_access+all' '-cm' 'line+cond+tgl+branch+fsm+assert' '-ntb_opts' 'uvm-1.2' '-cm_dir' 'Vdb_Files/compile_cov' '-l' 'Log_Files/comp.log' 'rtl/cv32e40p_pkg.sv' 'rtl/cv32e40p_fpu_pkg.sv' 'rtl/cv32e40p_apu_core_pkg.sv' 'rtl/cv32e40p_prefetch_buffer.sv' 'rtl/cv32e40p_decoder.sv' 'rtl/cv32e40p_top.sv' 'rtl/cv32e40p_aligner.sv' 'rtl/cv32e40p_prefetch_controller.sv' 'rtl/cv32e40p_load_store_unit.sv' 'rtl/cv32e40p_ff_one.sv' 'rtl/cv32e40p_int_controller.sv' 'rtl/cv32e40p_core.sv' 'rtl/cv32e40p_compressed_decoder.sv' 'rtl/cv32e40p_alu_div.sv' 'rtl/cv32e40p_sleep_unit.sv' 'rtl/cv32e40p_cs_registers.sv' 'rtl/cv32e40p_obi_interface.sv' 'rtl/cv32e40p_fifo.sv' 'rtl/cv32e40p_mult.sv' 'rtl/cv32e40p_id_stage.sv' 'rtl/cv32e40p_ex_stage.sv' 'rtl/cv32e40p_apu_disp.sv' 'rtl/cv32e40p_register_file_ff.sv' 'rtl/cv32e40p_sim_clock_gate.sv' 'rtl/cv32e40p_alu.sv' 'rtl/cv32e40p_controller.sv' 'rtl/cv32e40p_if_stage.sv' 'rtl/cv32e40p_popcnt.sv' 'rtl/cv32e40p_hwloop_regs.sv' 'intf.sv' 'interr_intf.sv' 'mul_intf.sv' 'debug_intf.sv' 'ALU_intf.sv' 'config_intf.sv' 'CV32E40P_Data_Mem_intf.sv' 'pack.sv' 'top.sv' '-o' 'si'  -static_dbgen_only -daidir=$1 2>&1
