$date
	Sun Oct 23 10:04:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#689966
b111 &
b111 %
1$
b111 !
1"
#689967
0"
#689970
b10110 &
b10110 %
#689974
b1011 &
b1011 %
#689978
b100010 &
b100010 %
#689982
b10001 &
b10001 %
#689986
b110100 &
b110100 %
#689990
b11010 &
b11010 %
#689994
b1101 &
b1101 %
#689998
b101000 &
b101000 %
#690002
b10100 &
b10100 %
#690006
b1010 &
b1010 %
#690010
b101 &
b101 %
#690014
b10000 &
b10000 %
#690018
b1000 &
b1000 %
#690022
b100 &
b100 %
#690026
b10 &
b10 %
#690030
b1 &
1#
b1 %
#690034
b0 &
b0 %
0#
0$
#1648564
b10 !
1"
#1648566
b10 &
b10 %
1$
#1648567
0"
#1648570
b1 &
b1 %
1#
#1648574
b0 &
0#
b0 %
0$
#2688753
b1010 !
1"
#2688754
b1010 &
b1010 %
1$
#2688755
0"
#2688758
b101 &
b101 %
#2688762
b10000 &
b10000 %
#2688766
b1000 &
b1000 %
#2688770
b100 &
b100 %
#2688774
b10 &
b10 %
#2688778
b1 &
b1 %
1#
#2688782
b0 &
0#
b0 %
0$
#4500012
