/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [3:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [11:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [13:0] celloutsig_0_27z;
  wire [8:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire [5:0] celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [5:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  reg [5:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [25:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_1z | celloutsig_1_2z[2];
  assign celloutsig_1_5z = celloutsig_1_2z[0] | celloutsig_1_3z;
  assign celloutsig_0_5z = _00_ | celloutsig_0_2z;
  assign celloutsig_0_7z = ~(celloutsig_0_1z[1] ^ celloutsig_0_5z);
  reg [3:0] _07_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _07_ <= 4'h0;
    else _07_ <= in_data[63:60];
  assign { _00_, _01_[2:0] } = _07_;
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _02_ <= 6'h00;
    else _02_ <= { celloutsig_0_11z, _00_, _01_[2:0], celloutsig_0_19z };
  assign celloutsig_1_4z = celloutsig_1_2z[2:0] / { 1'h1, celloutsig_1_0z[4:3] };
  assign celloutsig_0_16z = { celloutsig_0_13z[5:0], celloutsig_0_9z } / { 1'h1, celloutsig_0_15z[1:0], celloutsig_0_1z };
  assign celloutsig_1_10z = { celloutsig_1_0z[3], celloutsig_1_8z } == celloutsig_1_0z[4:1];
  assign celloutsig_1_18z = celloutsig_1_13z == { celloutsig_1_2z[3:2], celloutsig_1_6z };
  assign celloutsig_0_9z = { _01_[1:0], celloutsig_0_7z } == in_data[89:87];
  assign celloutsig_0_23z = { celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_16z } == { in_data[75:70], celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_2z = { in_data[65:64], celloutsig_0_0z } == in_data[8:6];
  assign celloutsig_1_9z = celloutsig_1_2z[2:0] === in_data[182:180];
  assign celloutsig_0_0z = in_data[36:18] >= in_data[90:72];
  assign celloutsig_1_1z = in_data[146:142] >= in_data[168:164];
  assign celloutsig_0_10z = { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_8z } >= in_data[58:54];
  assign celloutsig_0_37z = { celloutsig_0_21z[9:6], celloutsig_0_27z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z } > { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_16z, _00_, _01_[2:0], celloutsig_0_28z, celloutsig_0_5z };
  assign celloutsig_1_15z = { celloutsig_1_5z, celloutsig_1_2z } > celloutsig_1_13z[4:0];
  assign celloutsig_0_20z = { in_data[72:67], celloutsig_0_10z, celloutsig_0_6z } > { celloutsig_0_15z[2:0], celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_11z };
  assign celloutsig_0_40z = { celloutsig_0_1z[3:1], celloutsig_0_37z, celloutsig_0_15z } && { celloutsig_0_27z[7:6], celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_18z };
  assign celloutsig_0_17z = ! { in_data[6:2], celloutsig_0_1z };
  assign celloutsig_0_18z = ! celloutsig_0_15z[4:2];
  assign celloutsig_0_39z = celloutsig_0_32z[4] ? { celloutsig_0_14z[8:7], celloutsig_0_6z, celloutsig_0_0z } : in_data[87:82];
  assign celloutsig_1_2z = in_data[108] ? celloutsig_1_0z[3:0] : in_data[174:171];
  assign celloutsig_1_6z = in_data[116] ? celloutsig_1_0z[4:1] : in_data[133:130];
  assign celloutsig_0_13z = _01_[1] ? { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_12z } : { 1'h0, _01_[0], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_1_7z = { celloutsig_1_0z[5:3], celloutsig_1_5z } != { celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_0_11z = { in_data[41], celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_0z, _00_, _01_[2:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z } != { in_data[26:14], celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_15z = - { celloutsig_0_2z, _00_, _01_[2:0] };
  assign celloutsig_0_21z = - { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_0z = ~ in_data[156:151];
  assign celloutsig_0_6z = ~ { in_data[12:11], celloutsig_0_3z };
  assign celloutsig_0_3z = & celloutsig_0_1z;
  assign celloutsig_0_8z = & { celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z[2:0] };
  assign celloutsig_1_12z = ~^ { celloutsig_1_6z[0], celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_10z };
  assign celloutsig_0_19z = ~^ { in_data[46], celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_12z };
  assign celloutsig_0_14z = { in_data[36:28], celloutsig_0_7z, celloutsig_0_3z } >> { celloutsig_0_13z[3:0], celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_27z = { celloutsig_0_13z[6:3], celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_23z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_1z } >> in_data[94:81];
  assign celloutsig_0_28z = { in_data[90:89], _02_, celloutsig_0_3z } - in_data[62:54];
  assign celloutsig_1_19z = in_data[147:138] ~^ { celloutsig_1_17z[14:6], celloutsig_1_10z };
  assign celloutsig_0_12z = in_data[32:29] ~^ { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_1z = { in_data[95:94], celloutsig_0_0z, celloutsig_0_0z } ~^ in_data[84:81];
  assign celloutsig_0_32z = { celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_5z } ~^ { celloutsig_0_14z[8:3], celloutsig_0_6z };
  always_latch
    if (clkin_data[64]) celloutsig_1_8z = 3'h0;
    else if (clkin_data[96]) celloutsig_1_8z = in_data[185:183];
  always_latch
    if (clkin_data[32]) celloutsig_1_13z = 6'h00;
    else if (clkin_data[96]) celloutsig_1_13z = { celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_3z };
  assign { celloutsig_1_17z[7], celloutsig_1_17z[25], celloutsig_1_17z[6], celloutsig_1_17z[24], celloutsig_1_17z[17], celloutsig_1_17z[21:18], celloutsig_1_17z[22], celloutsig_1_17z[10:8], celloutsig_1_17z[16:11] } = ~ { celloutsig_1_15z, celloutsig_1_13z[2], celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z };
  assign _01_[3] = _00_;
  assign { celloutsig_1_17z[23], celloutsig_1_17z[5:0] } = { celloutsig_1_17z[24], celloutsig_1_17z[16:11] };
  assign { out_data[128], out_data[105:96], out_data[37:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_39z, celloutsig_0_40z };
endmodule
