<design_size title="Design Size Report">
    <item name="C-Synthesis has not completed!">
        <item name="HW Transforms"/>
    </item>
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">,  11402, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,  10152, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   7597, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   7367, user inline pragmas are applied</column>
            <column name="">(4) simplification,   7367, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition, 155874 *, user array partition pragmas are applied</column>
            <column name="">(2) simplification,  15778, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,  17938, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,  17418, apply array reshape pragmas</column>
            <column name="">(5) access patterns,  17264, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,  15601, loop and instruction simplification</column>
            <column name="">(2) parallelization,  15601, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,  15601, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,  15601, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, pending, After hardware transfomations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="6" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance"/>
            <rows>
                <row id="0" col0="kernel_gemver" col1="__merlinkernel_kernel_gemver.c:36" col2="11402" col3="7367" col4="17264" col5="15601">
                    <row id="9" col0="memcpy_wide_bus_read_float_512" col1="mars_wide_bus.h:3385" col2="2087" col3="" col4="" col5="">
                        <row id="5" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="1326" col2_disp="1,326 (17 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="11" col0="memcpy_wide_bus_read_float_4d_16_50_8_512" col1="mars_wide_bus_4d.h:2010" col2="947" col3="" col4="" col5="">
                        <row id="5" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="468" col2_disp="  468 (6 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="1" col0="memcpy_wide_bus_read_float_2d_16_512" col1="mars_wide_bus_2d.h:1326" col2="2300" col2_disp="2,300 (4 calls)" col3="" col4="" col5="">
                        <row id="5" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="1248" col2_disp="1,248 (16 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="7" col0="memcpy_wide_bus_read_float_2d_8_512" col1="mars_wide_bus_2d.h:1326" col2="1132" col2_disp="1,132 (2 calls)" col3="" col4="" col5="">
                        <row id="5" col0="merlin_get_range_512" col1="memcpy_512.h:32" col2="624" col2_disp="  624 (8 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="10" col0="memcpy_wide_bus_read_float_2d_100_128" col1="mars_wide_bus_2d.h:1326" col2="562" col3="" col4="" col5="">
                        <row id="3" col0="merlin_get_range_128" col1="memcpy_128.h:32" col2="312" col2_disp="  312 (4 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="4" col0="memcpy_wide_bus_write_float_2d_16_512" col1="mars_wide_bus_2d.h:1422" col2="779" col3="" col4="" col5="">
                        <row id="8" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="462" col2_disp="  462 (6 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="6" col0="memcpy_wide_bus_write_float_512" col1="mars_wide_bus.h:3621" col2="2107" col3="" col4="" col5="">
                        <row id="8" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="1463" col2_disp="1,463 (19 calls)" col3="" col4="" col5=""/>
                    </row>
                    <row id="2" col0="memcpy_wide_bus_write_float_4d_16_50_8_512" col1="mars_wide_bus_4d.h:2163" col2="1151" col3="" col4="" col5="">
                        <row id="8" col0="merlin_set_range_512" col1="memcpy_512.h:72" col2="616" col2_disp="  616 (8 calls)" col3="" col4="" col5=""/>
                    </row>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

