
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000380                       # Number of seconds simulated
sim_ticks                                   380054500                       # Number of ticks simulated
final_tick                                  380054500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71874                       # Simulator instruction rate (inst/s)
host_op_rate                                   131392                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              183365697                       # Simulator tick rate (ticks/s)
host_mem_usage                                 659680                       # Number of bytes of host memory used
host_seconds                                     2.07                       # Real time elapsed on the host
sim_insts                                      148970                       # Number of instructions simulated
sim_ops                                        272330                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           67648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          161856                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              229504                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        67648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          67648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          768                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              768                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1057                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             2529                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 3586                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            12                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  12                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          177995524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          425875763                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              603871287                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     177995524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         177995524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         2020763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               2020763                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         2020763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         177995524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         425875763                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             605892050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        12.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      1058.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      2524.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 7229                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         3587                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          12                       # Number of write requests accepted
system.mem_ctrl.readBursts                       3587                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        12                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  229248                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      320                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   229568                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                   768                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                252                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                218                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                297                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                315                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                217                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                176                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                251                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                304                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                193                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               212                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               215                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               171                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               243                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               144                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      380015000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   3587                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    12                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     2636                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      783                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      151                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       11                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          646                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     352.990712                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    207.705644                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    354.857757                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           210     32.51%     32.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          150     23.22%     55.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           75     11.61%     67.34% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           39      6.04%     73.37% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           24      3.72%     77.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      2.63%     79.72% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           14      2.17%     81.89% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           11      1.70%     83.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          106     16.41%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           646                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        67712                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       161536                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 178163921.227087169886                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 425033778.050253331661                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1058                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         2529                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           12                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     34654500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     78679500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     32754.73                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     31110.91                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.totQLat                      46171500                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                113334000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    17910000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      12889.87                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 31639.87                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        603.20                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     604.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       2.02                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          4.71                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      4.71                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.24                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        1.75                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      2928                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  81.74                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      105589.05                       # Average gap between requests
system.mem_ctrl.pageHitRate                     81.47                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2898840                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1529385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 14494200                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              29465580                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                797280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        136664340                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          5244960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy                 0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               220597305                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             580.435977                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             313371500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        384500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       12480000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF             0                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     13649750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       53818500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    299721750                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1770720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    922185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 11081280                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              23638470                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               2605440                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        115667250                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         10401120                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          10317540                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               202833525                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             533.695891                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             321429250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       5240000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       11180000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF      40688500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     27083500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       42205250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    253657250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   61926                       # Number of BP lookups
system.cpu.branchPred.condPredicted             61926                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              6348                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                48245                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     995                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                370                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           48245                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              21343                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            26902                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3165                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                       50747                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       12276                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           132                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            25                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                       33032                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           109                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       380054500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           760110                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             248091                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         282767                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       61926                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              22338                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        460897                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   12742                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            36                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           90                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.CacheLines                     33028                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1758                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             715489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.721139                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.942960                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   445677     62.29%     62.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23657      3.31%     65.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   246155     34.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               715489                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.081470                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.372008                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   237020                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                236961                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    221005                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 14132                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   6371                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                 444429                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15678                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   6371                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   257082                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  194316                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2846                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    213121                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                 41753                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 426805                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  7939                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   884                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   8286                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    230                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  25209                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             3033                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands              543482                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1096312                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           627127                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             13166                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                346806                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   196676                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 88                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             76                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     22522                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                56100                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               13708                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               162                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               54                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     409830                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 135                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    372422                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3499                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          137634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       173397                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             87                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        715489                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.520514                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.799170                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              482263     67.40%     67.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               94030     13.14%     80.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              139196     19.45%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          715489                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    34      0.27%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.02%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                    421      3.32%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      2.23%      5.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    306      2.41%      8.25% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   158      1.24%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      9.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  180      1.42%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     10.91% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   9344     73.62%     84.53% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1964     15.47%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              2780      0.75%      0.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                298282     80.09%     80.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   23      0.01%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1335      0.36%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 263      0.07%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  774      0.21%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  943      0.25%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1002      0.27%     82.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 700      0.19%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     82.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                310      0.08%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                51870     13.93%     96.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               11479      3.08%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1486      0.40%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1143      0.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 372422                       # Type of FU issued
system.cpu.iq.rate                           0.489958                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       12693                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034082                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1460615                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            537676                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       344545                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               15910                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               9944                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6888                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 373718                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    8617                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads              664                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        18600                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           22                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         3024                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           556                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   6371                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   93616                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4688                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              409965                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              3696                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 56100                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                13708                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 91                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    429                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3274                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             22                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1672                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         5435                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 7107                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                357515                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 50715                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14907                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                        62990                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    37321                       # Number of branches executed
system.cpu.iew.exec_stores                      12275                       # Number of stores executed
system.cpu.iew.exec_rate                     0.470346                       # Inst execution rate
system.cpu.iew.wb_sent                         353149                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        351433                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    275732                       # num instructions producing a value
system.cpu.iew.wb_consumers                    430360                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.462345                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.640701                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          129043                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              48                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              6351                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       703451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.387134                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.753837                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       547545     77.84%     77.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        39482      5.61%     83.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       116424     16.55%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       703451                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               148970                       # Number of instructions committed
system.cpu.commit.committedOps                 272330                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          48184                       # Number of memory references committed
system.cpu.commit.loads                         37500                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                      31895                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       6006                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    267557                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  692                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1328      0.49%      0.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           218182     80.12%     80.60% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              15      0.01%     80.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1249      0.46%     81.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            132      0.05%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     81.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             730      0.27%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             686      0.25%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             858      0.32%     81.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            664      0.24%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.21% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           270      0.10%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.31% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           36434     13.38%     95.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           9671      3.55%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1066      0.39%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1013      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            272330                       # Class of committed instruction
system.cpu.commit.bw_lim_events                116424                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       988400                       # The number of ROB reads
system.cpu.rob.rob_writes                      814802                       # The number of ROB writes
system.cpu.timesIdled                             745                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           44621                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      148970                       # Number of Instructions Simulated
system.cpu.committedOps                        272330                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               5.102437                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         5.102437                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.195985                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.195985                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   505946                       # number of integer regfile reads
system.cpu.int_regfile_writes                  299250                       # number of integer regfile writes
system.cpu.fp_regfile_reads                     10858                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5262                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    208563                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   140733                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  146187                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.971555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               48662                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9462                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.142887                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.971555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998222                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            250086                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           250086                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data        30352                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           30352                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data         8762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           8762                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data        39114                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            39114                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        39114                       # number of overall hits
system.cpu.dcache.overall_hits::total           39114                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        19120                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         19120                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1922                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1922                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        21042                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21042                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        21042                       # number of overall misses
system.cpu.dcache.overall_misses::total         21042                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    856213000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    856213000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     62371500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     62371500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    918584500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    918584500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    918584500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    918584500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        49472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        49472                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data        10684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10684                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data        60156                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        60156                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        60156                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        60156                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.386481                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.386481                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.179895                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.179895                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.349791                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.349791                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.349791                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.349791                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 44781.014644                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44781.014644                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32451.352758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32451.352758                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 43654.809429                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43654.809429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43654.809429                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43654.809429                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5760                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               416                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    13.846154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           10                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4906                       # number of writebacks
system.cpu.dcache.writebacks::total              4906                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11484                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           12                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        11496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11496                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11496                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11496                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         7636                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         7636                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1910                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1910                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         9546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9546                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         9546                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9546                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    274651001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    274651001                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     60184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     60184000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    334835001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    334835001                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    334835001                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    334835001                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.154350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.154350                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.178772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.178772                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.158687                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.158687                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.158687                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.158687                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35967.915270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35967.915270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31509.947644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31509.947644                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35075.948146                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35075.948146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35075.948146                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35075.948146                       # average overall mshr miss latency
system.cpu.dcache.replacements                   9446                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            15.972455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               32581                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              6167                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.283120                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    15.972455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998278                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            138279                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           138279                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst        26414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           26414                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst        26414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            26414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        26414                       # number of overall hits
system.cpu.icache.overall_hits::total           26414                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         6614                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6614                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         6614                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6614                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         6614                       # number of overall misses
system.cpu.icache.overall_misses::total          6614                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    210058500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    210058500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    210058500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    210058500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    210058500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    210058500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        33028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        33028                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst        33028                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        33028                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        33028                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        33028                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.200254                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.200254                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.200254                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.200254                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.200254                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.200254                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 31759.676444                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 31759.676444                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 31759.676444                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 31759.676444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 31759.676444                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 31759.676444                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          342                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    28.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          446                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          446                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          446                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          446                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          446                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          446                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         6168                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6168                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         6168                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6168                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         6168                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6168                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    188406000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    188406000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    188406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    188406000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    188406000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    188406000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.186751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.186751                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.186751                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.186751                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.186751                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.186751                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 30545.719844                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 30545.719844                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 30545.719844                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 30545.719844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 30545.719844                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 30545.719844                       # average overall mshr miss latency
system.cpu.icache.replacements                   6151                       # number of replacements
system.l2bus.snoop_filter.tot_requests          31315                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        15685                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops              334                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops          334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               13802                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          6602                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             16115                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                88                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1827                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1827                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          13803                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        18486                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        28458                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   46944                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       394752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       919552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1314304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                              7120                       # Total snoops (count)
system.l2bus.snoopTraffic                      108480                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              22838                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014931                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.121280                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    22497     98.51%     98.51% # Request fanout histogram
system.l2bus.snoop_fanout::1                      341      1.49%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                22838                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             25471500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                6.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            15548238                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               4.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            23763283                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               6.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse              126.972891                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  20536                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 7246                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.834115                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks     2.318417                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst    36.902119                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data    87.752354                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.018113                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.288298                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.685565                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.991976                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          117                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                89394                       # Number of tag accesses
system.l2cache.tags.data_accesses               89394                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks         4907                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4907                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         1166                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             1166                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         3377                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         3917                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         7294                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            3377                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5083                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                8460                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           3377                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5083                       # number of overall hits
system.l2cache.overall_hits::total               8460                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          661                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            661                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         2791                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         3718                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         6509                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          2791                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          4379                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              7170                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         2791                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         4379                       # number of overall misses
system.l2cache.overall_misses::total             7170                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     44624500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     44624500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    143816000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    218279000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    362095000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    143816000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    262903500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    406719500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    143816000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    262903500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    406719500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks         4907                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4907                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         1827                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1827                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         6168                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         7635                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        13803                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         6168                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         9462                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           15630                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         6168                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         9462                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          15630                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.361795                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.361795                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.452497                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.486968                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.471564                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.452497                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.462799                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.458733                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.452497                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.462799                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.458733                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 67510.590015                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 67510.590015                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 51528.484414                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 58708.714363                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 55629.897066                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 51528.484414                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 60037.337292                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 56725.174338                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 51528.484414                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 60037.337292                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 56725.174338                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1695                       # number of writebacks
system.l2cache.writebacks::total                 1695                       # number of writebacks
system.l2cache.ReadExReq_mshr_misses::.cpu.data          661                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          661                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         2791                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         3718                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         6509                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         2791                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         4379                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         7170                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         2791                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         4379                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         7170                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     43302500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     43302500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    138236000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    210843000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    349079000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    138236000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    254145500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    392381500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    138236000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    254145500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    392381500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.361795                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.361795                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.452497                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.486968                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.471564                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.452497                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.462799                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.458733                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.452497                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.462799                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.458733                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 65510.590015                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 65510.590015                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 49529.201003                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 56708.714363                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 53630.204332                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 49529.201003                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 58037.337292                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 54725.453278                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 49529.201003                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 58037.337292                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 54725.453278                       # average overall mshr miss latency
system.l2cache.replacements                      7118                       # number of replacements
system.l3bus.snoop_filter.tot_requests          13968                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests         7012                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                2                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                6508                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty          1705                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict              5192                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                661                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               661                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           6509                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side        21137                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       567168                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                99                       # Total snoops (count)
system.l3bus.snoopTraffic                         768                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               7269                       # Request fanout histogram
system.l3bus.snoop_fanout::mean              0.000275                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev             0.016586                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     7267     99.97%     99.97% # Request fanout histogram
system.l3bus.snoop_fanout::1                        2      0.03%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 7269                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy             10370000                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                2.7                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            17922500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               4.7                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             2057.526562                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   8862                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 3586                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 2.471277                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst   658.914249                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data  1398.612314                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.160868                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.341458                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.502326                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         3487                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          748                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         2638                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.851318                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                74490                       # Number of tag accesses
system.l3cache.tags.data_accesses               74490                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.l3cache.WritebackDirty_hits::.writebacks         1693                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total         1693                       # number of WritebackDirty hits
system.l3cache.ReadExReq_hits::.cpu.data          153                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total              153                       # number of ReadExReq hits
system.l3cache.ReadSharedReq_hits::.cpu.inst         1733                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.cpu.data         1697                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total         3430                       # number of ReadSharedReq hits
system.l3cache.demand_hits::.cpu.inst            1733                       # number of demand (read+write) hits
system.l3cache.demand_hits::.cpu.data            1850                       # number of demand (read+write) hits
system.l3cache.demand_hits::total                3583                       # number of demand (read+write) hits
system.l3cache.overall_hits::.cpu.inst           1733                       # number of overall hits
system.l3cache.overall_hits::.cpu.data           1850                       # number of overall hits
system.l3cache.overall_hits::total               3583                       # number of overall hits
system.l3cache.ReadExReq_misses::.cpu.data          508                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            508                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1058                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data         2021                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         3079                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1058                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data          2529                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              3587                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1058                       # number of overall misses
system.l3cache.overall_misses::.cpu.data         2529                       # number of overall misses
system.l3cache.overall_misses::total             3587                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     33794000                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     33794000                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst     73968000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data    138947000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    212915000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst     73968000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data    172741000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    246709000                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst     73968000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data    172741000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    246709000                       # number of overall miss cycles
system.l3cache.WritebackDirty_accesses::.writebacks         1693                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total         1693                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu.data          661                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          661                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         2791                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data         3718                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         6509                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         2791                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data         4379                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            7170                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         2791                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data         4379                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           7170                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data     0.768533                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.768533                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst     0.379076                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data     0.543572                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.473037                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst     0.379076                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data     0.577529                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.500279                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst     0.379076                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data     0.577529                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.500279                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 66523.622047                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 66523.622047                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69913.043478                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 68751.608115                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 69150.698279                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 69913.043478                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 68304.072756                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 68778.645107                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 69913.043478                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 68304.072756                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 68778.645107                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks             12                       # number of writebacks
system.l3cache.writebacks::total                   12                       # number of writebacks
system.l3cache.ReadExReq_mshr_misses::.cpu.data          508                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          508                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1058                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data         2021                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         3079                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1058                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data         2529                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         3587                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1058                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data         2529                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         3587                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     32778000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     32778000                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     71854000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data    134905000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    206759000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst     71854000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data    167683000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    239537000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst     71854000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data    167683000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    239537000                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data     0.768533                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.768533                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.379076                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.543572                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.473037                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst     0.379076                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data     0.577529                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.500279                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst     0.379076                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data     0.577529                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.500279                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 64523.622047                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 64523.622047                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 67914.933837                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 66751.608115                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 67151.347840                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 67914.933837                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 66304.072756                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 66779.202676                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 67914.933837                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 66304.072756                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 66779.202676                       # average overall mshr miss latency
system.l3cache.replacements                        99                       # number of replacements
system.membus.snoop_filter.tot_requests          3686                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           99                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    380054500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3078                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           12                       # Transaction distribution
system.membus.trans_dist::CleanEvict               87                       # Transaction distribution
system.membus.trans_dist::ReadExReq               508                       # Transaction distribution
system.membus.trans_dist::ReadExResp              508                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3079                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         7272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         7272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7272                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       230272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       230272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  230272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3587                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3587    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3587                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1867000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer0.occupancy            9730750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.6                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
