Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Fri Sep 16 11:33:33 2022
| Host         : vxserver running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file init_report_utilization_0.rpt -pb init_report_utilization_0.pb
| Design       : pfm_top_wrapper
| Device       : xcu250figd2104-2L
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. BLOCKRAM
3. ARITHMETIC
4. I/O
5. CLOCK
6. ADVANCED
7. CONFIGURATION
8. Primitives
9. Black Boxes
10. Instantiated Netlists
11. SLR Connectivity
12. SLR Connectivity Matrix
13. SLR CLB Logic and Dedicated Block Utilization
14. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Available | Util% |
+----------------------------+--------+--------+-----------+-------+
| CLB LUTs*                  | 590650 | 117024 |   1727040 | 34.20 |
|   LUT as Logic             | 465392 | 109125 |   1727040 | 26.95 |
|   LUT as Memory            | 125258 |   7899 |    790560 | 15.84 |
|     LUT as Distributed RAM |  25115 |   5211 |           |       |
|     LUT as Shift Register  | 100143 |   2688 |           |       |
| CLB Registers              | 805999 | 160859 |   3454080 | 23.33 |
|   Register as Flip Flop    | 805993 | 160857 |   3454080 | 23.33 |
|   Register as Latch        |      0 |      0 |   3454080 |  0.00 |
|   Register as AND/OR       |      6 |      2 |   3454080 | <0.01 |
| CARRY8                     |   5975 |   1125 |    215880 |  2.77 |
| F7 Muxes                   |   4046 |   1424 |    863520 |  0.47 |
| F8 Muxes                   |    293 |    177 |    431760 |  0.07 |
| F9 Muxes                   |      0 |      0 |    215880 |  0.00 |
+----------------------------+--------+--------+-----------+-------+
* Warning! The Final LUT count, after physical optimizations and full implementation, is typically lower. Run opt_design after synthesis, if not already completed, for a more realistic count.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 6      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 1284   |          Yes |           - |          Set |
| 3414   |          Yes |           - |        Reset |
| 7956   |          Yes |         Set |            - |
| 793339 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. BLOCKRAM
-----------

+-------------------+------+-------+-----------+-------+
|     Site Type     | Used | Fixed | Available | Util% |
+-------------------+------+-------+-----------+-------+
| Block RAM Tile    |  972 |     0 |      2688 | 36.16 |
|   RAMB36/FIFO*    |  903 |   160 |      2688 | 33.59 |
|     RAMB36E2 only |  903 |       |           |       |
|   RAMB18          |  138 |    10 |      5376 |  2.57 |
|     RAMB18E2 only |  138 |       |           |       |
| URAM              |    4 |     0 |      1280 |  0.31 |
+-------------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


3. ARITHMETIC
-------------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| DSPs           | 1808 |     4 |     12288 | 14.71 |
|   DSP48E2 only | 1808 |       |           |       |
+----------------+------+-------+-----------+-------+


4. I/O
------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| Bonded IOB      |  578 |   578 |       676 | 85.50 |
| HPIOB_M         |  283 |   283 |       312 | 90.71 |
|   INPUT         |    8 |       |           |       |
|   OUTPUT        |   57 |       |           |       |
|   BIDIR         |  218 |       |           |       |
| HPIOB_S         |  280 |   280 |       312 | 89.74 |
|   INPUT         |    7 |       |           |       |
|   OUTPUT        |   55 |       |           |       |
|   BIDIR         |  218 |       |           |       |
| HPIOB_SNGL      |   15 |    15 |        52 | 28.85 |
|   INPUT         |    0 |       |           |       |
|   OUTPUT        |   13 |       |           |       |
|   BIDIR         |    2 |       |           |       |
| HPIOBDIFFINBUF  |   76 |    76 |       384 | 19.79 |
|   DIFFINBUF     |   76 |    76 |           |       |
| BITSLICE_RX_TX  |  468 |   468 |       832 | 56.25 |
|   RXTX_BITSLICE |  468 |   468 |           |       |
+-----------------+------+-------+-----------+-------+


5. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   73 |    37 |      1344 |  5.43 |
|   BUFGCE             |   49 |    13 |       384 | 12.76 |
|   BUFGCE_DIV         |    0 |     0 |        64 |  0.00 |
|   BUFG_GT            |   22 |    22 |       768 |  2.86 |
|   BUFGCTRL*          |    1 |     1 |       128 |  0.78 |
| PLL                  |   16 |     4 |        32 | 50.00 |
| MMCM                 |    6 |     2 |        16 | 37.50 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


6. ADVANCED
-----------

+-----------------+------+-------+-----------+-------+
|    Site Type    | Used | Fixed | Available | Util% |
+-----------------+------+-------+-----------+-------+
| CMACE4          |    0 |     0 |        12 |  0.00 |
| GTYE4_CHANNEL   |   16 |    16 |        24 | 66.67 |
| GTYE4_COMMON    |    4 |     4 |         6 | 66.67 |
| ILKNE4          |    0 |     0 |         8 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |        12 |  0.00 |
| PCIE40E4        |    1 |     1 |         4 | 25.00 |
| SYSMONE4        |    1 |     1 |         4 | 25.00 |
+-----------------+------+-------+-----------+-------+


7. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    1 |     1 |        16 |  6.25 |
| DNA_PORTE2  |    0 |     0 |         4 |  0.00 |
| EFUSE_USR   |    0 |     0 |         4 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         4 |  0.00 |
| ICAPE3      |    1 |     1 |         8 | 12.50 |
| MASTER_JTAG |    0 |     0 |         4 |  0.00 |
| STARTUPE3   |    1 |     1 |         4 | 25.00 |
+-------------+------+-------+-----------+-------+


8. Primitives
-------------

+------------------+--------+---------------------+
|     Ref Name     |  Used  | Functional Category |
+------------------+--------+---------------------+
| FDRE             | 793676 |            Register |
| LUT3             | 198950 |                 CLB |
| LUT6             | 141544 |                 CLB |
| LUT5             | 103407 |                 CLB |
| LUT4             |  89658 |                 CLB |
| SRL16E           |  84021 |                 CLB |
| LUT2             |  45714 |                 CLB |
| RAMD32           |  27274 |                 CLB |
| SRLC32E          |  16108 |                 CLB |
| RAMS32           |  13349 |                 CLB |
| LUT1             |   9118 |                 CLB |
| FDSE             |   7956 |            Register |
| CARRY8           |   5975 |                 CLB |
| MUXF7            |   4046 |                 CLB |
| FDCE             |   3419 |            Register |
| DSP48E2          |   1808 |          Arithmetic |
| FDPE             |   1284 |            Register |
| RAMB36E2         |    903 |            BLOCKRAM |
| RXTX_BITSLICE    |    468 |                 I/O |
| IBUFCTRL         |    377 |              Others |
| INBUF            |    301 |                 I/O |
| MUXF8            |    293 |                 CLB |
| OBUFT_DCIEN      |    288 |                 I/O |
| RAMD64E          |    248 |                 CLB |
| OBUFT            |    150 |                 I/O |
| RAMB18E2         |    138 |            BLOCKRAM |
| OBUF             |    125 |                 I/O |
| TX_BITSLICE_TRI  |     92 |                 I/O |
| BITSLICE_CONTROL |     92 |                 I/O |
| INV              |     76 |                 CLB |
| DIFFINBUF        |     76 |                 I/O |
| BUFGCE           |     49 |               Clock |
| RIU_OR           |     48 |                 I/O |
| RAMS64E          |     36 |                 CLB |
| HPIO_VREF        |     36 |                 I/O |
| BUFG_GT          |     22 |               Clock |
| BUFG_GT_SYNC     |     17 |               Clock |
| PLLE4_ADV        |     16 |               Clock |
| GTYE4_CHANNEL    |     16 |            Advanced |
| SRLC16E          |     14 |                 CLB |
| MMCME4_ADV       |      6 |               Clock |
| AND2B1L          |      6 |              Others |
| URAM288          |      4 |            BLOCKRAM |
| GTYE4_COMMON     |      4 |            Advanced |
| SYSMONE4         |      1 |            Advanced |
| STARTUPE3        |      1 |       Configuration |
| PCIE40E4         |      1 |            Advanced |
| ICAPE3           |      1 |       Configuration |
| IBUFDS_GTE4      |      1 |                 I/O |
| BUFGCTRL         |      1 |               Clock |
| BSCANE2          |      1 |       Configuration |
+------------------+--------+---------------------+


9. Black Boxes
--------------

+--------------------+------+
|      Ref Name      | Used |
+--------------------+------+
| bd_ebbe_xsdbm_0_bb |    1 |
+--------------------+------+


10. Instantiated Netlists
-------------------------

+----------------------------------------------+------+
|                   Ref Name                   | Used |
+----------------------------------------------+------+
| xsdbm                                        |    1 |
| pfm_top_xbar_9                               |    1 |
| pfm_top_xbar_8                               |    1 |
| pfm_top_xbar_7                               |    1 |
| pfm_top_xbar_6                               |    1 |
| pfm_top_xbar_5                               |    1 |
| pfm_top_xbar_4                               |    1 |
| pfm_top_xbar_3                               |    1 |
| pfm_top_xbar_2                               |    1 |
| pfm_top_xbar_17                              |    1 |
| pfm_top_xbar_16                              |    1 |
| pfm_top_xbar_15                              |    1 |
| pfm_top_xbar_14                              |    1 |
| pfm_top_xbar_13                              |    1 |
| pfm_top_xbar_12                              |    1 |
| pfm_top_xbar_11                              |    1 |
| pfm_top_xbar_10                              |    1 |
| pfm_top_xbar_1                               |    1 |
| pfm_top_xbar_0                               |    1 |
| pfm_top_util_vector_logic_0_2                |    1 |
| pfm_top_util_vector_logic_0_1                |    1 |
| pfm_top_util_vector_logic_0_0                |    1 |
| pfm_top_user_debug_hub_0                     |    1 |
| pfm_top_user_debug_bridge_0                  |    1 |
| pfm_top_sys_mgmt_wiz_0                       |    1 |
| pfm_top_static_slr_flops_0_2                 |    1 |
| pfm_top_static_slr_flops_0_1                 |    1 |
| pfm_top_static_slr_flops_0_0                 |    1 |
| pfm_top_scratchpad_ram_ctrl_0                |    1 |
| pfm_top_scratchpad_ram_0                     |    1 |
| pfm_top_scheduler_bram_ctrl_0                |    1 |
| pfm_top_s01_regslice_0                       |    1 |
| pfm_top_s01_mmu_0                            |    1 |
| pfm_top_s00_regslice_2                       |    1 |
| pfm_top_s00_regslice_1                       |    1 |
| pfm_top_s00_regslice_0                       |    1 |
| pfm_top_s00_mmu_1                            |    1 |
| pfm_top_s00_mmu_0                            |    1 |
| pfm_top_rst_wdt_0                            |    1 |
| pfm_top_regslice_data_peripheral_1_0         |    1 |
| pfm_top_regslice_data_peripheral_0           |    1 |
| pfm_top_regslice_data_3                      |    1 |
| pfm_top_regslice_data_2                      |    1 |
| pfm_top_regslice_data_1                      |    1 |
| pfm_top_regslice_data_0                      |    1 |
| pfm_top_regslice_control_userpf_0            |    1 |
| pfm_top_regslice_control_peripheral_0        |    1 |
| pfm_top_regslice_control_mgntpf_0            |    1 |
| pfm_top_register_map_ctrl_0                  |    1 |
| pfm_top_register_map_bram_0                  |    1 |
| pfm_top_psreset_scheduler_0                  |    1 |
| pfm_top_psreset_regslice_data_pr_3           |    1 |
| pfm_top_psreset_regslice_data_pr_2           |    1 |
| pfm_top_psreset_regslice_data_pr_1           |    1 |
| pfm_top_psreset_regslice_data_pr_0           |    1 |
| pfm_top_psreset_regslice_ctrl_pr_0           |    1 |
| pfm_top_psreset_ctrlclk_0                    |    1 |
| pfm_top_psreset_board_control_0              |    1 |
| pfm_top_proc_sys_reset_3_0                   |    1 |
| pfm_top_proc_sys_reset_2_0                   |    1 |
| pfm_top_proc_sys_reset_1_0                   |    1 |
| pfm_top_proc_sys_reset_0_0                   |    1 |
| pfm_top_pr_decoupler_0_0                     |    1 |
| pfm_top_pf_demux_0_0                         |    1 |
| pfm_top_pcie_0                               |    1 |
| pfm_top_msp432_bsl_crc_gen_0_0               |    1 |
| pfm_top_microblaze_scheduler_0               |    1 |
| pfm_top_microblaze_board_control_0           |    1 |
| pfm_top_mgmt_debug_hub_0                     |    1 |
| pfm_top_mgmt_debug_bridge_0                  |    1 |
| pfm_top_mdm_board_control_0                  |    1 |
| pfm_top_mb_bram_ctrl_0                       |    1 |
| pfm_top_mailbox_0_0                          |    1 |
| pfm_top_m03_regslice_0                       |    1 |
| pfm_top_logic_pll_lock_0                     |    1 |
| pfm_top_lmb_bram_if_cntlr_1                  |    1 |
| pfm_top_lmb_bram_if_cntlr_0                  |    1 |
| pfm_top_lmb_bram_1                           |    1 |
| pfm_top_lmb_bram_0                           |    1 |
| pfm_top_jtag_fallback_0                      |    1 |
| pfm_top_irq_or_gate_userfirewall_0           |    1 |
| pfm_top_irq_or_gate_userdebug_firewall_0     |    1 |
| pfm_top_irq_or_gate_mgmtfirewall_0           |    1 |
| pfm_top_irq_or_gate_maxifirewall_0           |    1 |
| pfm_top_iob_static_0                         |    1 |
| pfm_top_ilmb_v10_1                           |    1 |
| pfm_top_ilmb_v10_0                           |    1 |
| pfm_top_gate_pr_0                            |    1 |
| pfm_top_flash_programmer_0                   |    1 |
| pfm_top_feature_rom_mmu_0                    |    1 |
| pfm_top_feature_rom_ctrl_0                   |    1 |
| pfm_top_feature_rom_0                        |    1 |
| pfm_top_embedded_scheduler_hw_0_0            |    1 |
| pfm_top_dma_pcie_0                           |    1 |
| pfm_top_dlmb_v10_1                           |    1 |
| pfm_top_dlmb_v10_0                           |    1 |
| pfm_top_ddr_tdm_regslice_slr2_to_slr3_0      |    1 |
| pfm_top_ddr_tdm_regslice_slr2_to_slr1_0      |    1 |
| pfm_top_ddr_tdm_regslice_slr1_to_slr0_0      |    1 |
| pfm_top_ddr_calib_status_0                   |    1 |
| pfm_top_cuisr_0_0                            |    1 |
| pfm_top_cq_bram_ctlr_0                       |    1 |
| pfm_top_clkwiz_sysclks_0                     |    1 |
| pfm_top_clkwiz_scheduler_0                   |    1 |
| pfm_top_clkwiz_pcie_0                        |    1 |
| pfm_top_clkwiz_kernel_0                      |    1 |
| pfm_top_clkwiz_kernel2_0                     |    1 |
| pfm_top_clk_wiz_0_0                          |    1 |
| pfm_top_c1_sys_ds_buf_0                      |    1 |
| pfm_top_c1_sys_bugf_0                        |    1 |
| pfm_top_buf_refclk_ibuf_0                    |    1 |
| pfm_top_board_i2c_ctrl_0                     |    1 |
| pfm_top_axis_regslice_rq_0                   |    1 |
| pfm_top_axis_regslice_rc_0                   |    1 |
| pfm_top_axis_regslice_cq_0                   |    1 |
| pfm_top_axis_regslice_cc_0                   |    1 |
| pfm_top_axi_vip_data_0                       |    1 |
| pfm_top_axi_vip_ctrl_userpf_0                |    1 |
| pfm_top_axi_vip_ctrl_mgntpf_0                |    1 |
| pfm_top_axi_user_tdm_regslice_slr2_to_slr1_0 |    1 |
| pfm_top_axi_user_tdm_regslice_slr1_to_slr0_0 |    1 |
| pfm_top_axi_uartlite_usb_0                   |    1 |
| pfm_top_axi_uartlite_0_0                     |    1 |
| pfm_top_axi_timebase_wdt_0                   |    1 |
| pfm_top_axi_protocol_convert_0_0             |    1 |
| pfm_top_axi_mgmt_tdm_regslice_slr2_to_slr1_0 |    1 |
| pfm_top_axi_mgmt_tdm_regslice_slr1_to_slr0_0 |    1 |
| pfm_top_axi_mb_regslice_slr0_to_slr1_0       |    1 |
| pfm_top_axi_mb_interrupts_0                  |    1 |
| pfm_top_axi_intc_0_1                         |    1 |
| pfm_top_axi_intc_0_0                         |    1 |
| pfm_top_axi_hwicap_0                         |    1 |
| pfm_top_axi_gpio_wdt_0                       |    1 |
| pfm_top_axi_gpio_qsfp_0                      |    1 |
| pfm_top_axi_gpio_mb_ctrl_0                   |    1 |
| pfm_top_axi_firewall_user_debug_0            |    1 |
| pfm_top_axi_firewall_user_0                  |    1 |
| pfm_top_axi_firewall_data_0                  |    1 |
| pfm_top_axi_firewall_ctrl_0                  |    1 |
| pfm_top_axi_dwidth_converter_0_0             |    1 |
| pfm_top_axi_ctrl_tdm_regslice_slr1_to_slr0_0 |    1 |
| pfm_top_axi_bypass_addr_0_0                  |    1 |
| pfm_top_axi_bram_ctrl_0_bram_0               |    1 |
| pfm_top_axi_bmc_gpio_0                       |    1 |
| pfm_top_auto_pc_8                            |    1 |
| pfm_top_auto_pc_7                            |    1 |
| pfm_top_auto_pc_6                            |    1 |
| pfm_top_auto_pc_5                            |    1 |
| pfm_top_auto_pc_4                            |    1 |
| pfm_top_auto_pc_3                            |    1 |
| pfm_top_auto_pc_2                            |    1 |
| pfm_top_auto_pc_1                            |    1 |
| pfm_top_auto_pc_0                            |    1 |
| pfm_top_auto_cc_9                            |    1 |
| pfm_top_auto_cc_8                            |    1 |
| pfm_top_auto_cc_7                            |    1 |
| pfm_top_auto_cc_6                            |    1 |
| pfm_top_auto_cc_5                            |    1 |
| pfm_top_auto_cc_4                            |    1 |
| pfm_top_auto_cc_3                            |    1 |
| pfm_top_auto_cc_23                           |    1 |
| pfm_top_auto_cc_22                           |    1 |
| pfm_top_auto_cc_21                           |    1 |
| pfm_top_auto_cc_20                           |    1 |
| pfm_top_auto_cc_2                            |    1 |
| pfm_top_auto_cc_19                           |    1 |
| pfm_top_auto_cc_18                           |    1 |
| pfm_top_auto_cc_17                           |    1 |
| pfm_top_auto_cc_16                           |    1 |
| pfm_top_auto_cc_15                           |    1 |
| pfm_top_auto_cc_14                           |    1 |
| pfm_top_auto_cc_13                           |    1 |
| pfm_top_auto_cc_12                           |    1 |
| pfm_top_auto_cc_11                           |    1 |
| pfm_top_auto_cc_10                           |    1 |
| pfm_top_auto_cc_1                            |    1 |
| pfm_top_auto_cc_0                            |    1 |
| pfm_top_Monitor_AXI_Master_xdma_0            |    1 |
| pfm_top_Monitor_AXI_Master_p2p_0             |    1 |
| pfm_top_CuDmaController_0_0                  |    1 |
| pfm_dynamic_xbar_6                           |    1 |
| pfm_dynamic_xbar_5                           |    1 |
| pfm_dynamic_xbar_4                           |    1 |
| pfm_dynamic_xbar_3                           |    1 |
| pfm_dynamic_top_1_0                          |    1 |
| pfm_dynamic_s00_regslice_24                  |    1 |
| pfm_dynamic_s00_regslice_23                  |    1 |
| pfm_dynamic_s00_regslice_22                  |    1 |
| pfm_dynamic_s00_regslice_21                  |    1 |
| pfm_dynamic_s00_regslice_20                  |    1 |
| pfm_dynamic_s00_regslice_19                  |    1 |
| pfm_dynamic_s00_regslice_18                  |    1 |
| pfm_dynamic_regslice_periph_null_0           |    1 |
| pfm_dynamic_regslice_data_3                  |    1 |
| pfm_dynamic_regslice_data_2                  |    1 |
| pfm_dynamic_regslice_data_1                  |    1 |
| pfm_dynamic_regslice_data_0                  |    1 |
| pfm_dynamic_regslice_control_mgntpf_0        |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_3         |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_2         |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_1         |    1 |
| pfm_dynamic_psreset_gate_pr_kernel_0         |    1 |
| pfm_dynamic_psreset_gate_pr_kernel2_3        |    1 |
| pfm_dynamic_psreset_gate_pr_kernel2_2        |    1 |
| pfm_dynamic_psreset_gate_pr_kernel2_1        |    1 |
| pfm_dynamic_psreset_gate_pr_kernel2_0        |    1 |
| pfm_dynamic_psreset_gate_pr_data_3           |    1 |
| pfm_dynamic_psreset_gate_pr_data_2           |    1 |
| pfm_dynamic_psreset_gate_pr_data_1           |    1 |
| pfm_dynamic_psreset_gate_pr_data_0           |    1 |
| pfm_dynamic_psreset_gate_pr_control_3        |    1 |
| pfm_dynamic_psreset_gate_pr_control_2        |    1 |
| pfm_dynamic_psreset_gate_pr_control_1        |    1 |
| pfm_dynamic_psreset_gate_pr_control_0        |    1 |
| pfm_dynamic_memory_subsystem_0               |    1 |
| pfm_dynamic_m01_regslice_9                   |    1 |
| pfm_dynamic_m01_regslice_8                   |    1 |
| pfm_dynamic_m01_regslice_7                   |    1 |
| pfm_dynamic_m01_regslice_10                  |    1 |
| pfm_dynamic_m00_regslice_9                   |    1 |
| pfm_dynamic_m00_regslice_8                   |    1 |
| pfm_dynamic_m00_regslice_7                   |    1 |
| pfm_dynamic_m00_regslice_10                  |    1 |
| pfm_dynamic_logic_reset_op_0                 |    1 |
| pfm_dynamic_freq_counter_0_0                 |    1 |
| pfm_dynamic_debug_bridge_xsdbm_0             |    1 |
| pfm_dynamic_axi_vip_data_3                   |    1 |
| pfm_dynamic_axi_vip_data_2                   |    1 |
| pfm_dynamic_axi_vip_data_1                   |    1 |
| pfm_dynamic_axi_vip_data_0                   |    1 |
| pfm_dynamic_axi_vip_ctrl_userpf_0            |    1 |
| pfm_dynamic_axi_vip_control_mgntpf_0         |    1 |
| pfm_dynamic_axi_user_slrcrossing_si_2        |    1 |
| pfm_dynamic_axi_user_slrcrossing_si_1        |    1 |
| pfm_dynamic_axi_user_slrcrossing_si_0        |    1 |
| pfm_dynamic_axi_user_slrcrossing_mi_2        |    1 |
| pfm_dynamic_axi_user_slrcrossing_mi_1        |    1 |
| pfm_dynamic_axi_user_slrcrossing_mi_0        |    1 |
| pfm_dynamic_axi_gpio_null_3                  |    1 |
| pfm_dynamic_axi_gpio_null_2                  |    1 |
| pfm_dynamic_axi_gpio_null_1                  |    1 |
| pfm_dynamic_axi_gpio_null_0                  |    1 |
| pfm_dynamic_axi_cdc_data_3                   |    1 |
| pfm_dynamic_axi_cdc_data_2                   |    1 |
| pfm_dynamic_axi_cdc_data_1                   |    1 |
| pfm_dynamic_axi_cdc_data_0                   |    1 |
| pfm_dynamic_auto_cc_0                        |    1 |
| pfm_dynamic                                  |    1 |
| bd_ebbe_lut_buffer_0                         |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM03_0              |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM02_0              |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM01_0              |    1 |
| bd_d216_vip_ui_rst_DDR4_MEM00_0              |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM03_0              |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM02_0              |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM01_0              |    1 |
| bd_d216_vip_ui_clk_DDR4_MEM00_0              |    1 |
| bd_d216_vip_ctrl_DDR4_MEM03_0                |    1 |
| bd_d216_vip_ctrl_DDR4_MEM02_0                |    1 |
| bd_d216_vip_ctrl_DDR4_MEM01_0                |    1 |
| bd_d216_vip_ctrl_DDR4_MEM00_0                |    1 |
| bd_d216_vip_S07_AXI_0                        |    1 |
| bd_d216_vip_S06_AXI_0                        |    1 |
| bd_d216_vip_S05_AXI_0                        |    1 |
| bd_d216_vip_S04_AXI_0                        |    1 |
| bd_d216_vip_S03_AXI_0                        |    1 |
| bd_d216_vip_S02_AXI_0                        |    1 |
| bd_d216_vip_S01_AXI_0                        |    1 |
| bd_d216_vip_S00_AXI_0                        |    1 |
| bd_d216_vip_DDR4_MEM03_0                     |    1 |
| bd_d216_vip_DDR4_MEM02_0                     |    1 |
| bd_d216_vip_DDR4_MEM01_0                     |    1 |
| bd_d216_vip_DDR4_MEM00_0                     |    1 |
| bd_d216_psr_ddr4_mem03_0                     |    1 |
| bd_d216_psr_ddr4_mem02_0                     |    1 |
| bd_d216_psr_ddr4_mem01_0                     |    1 |
| bd_d216_psr_ddr4_mem00_0                     |    1 |
| bd_d216_psr_ctrl_interconnect_0              |    1 |
| bd_d216_psr_aclk_SLR3_0                      |    1 |
| bd_d216_psr_aclk_SLR2_0                      |    1 |
| bd_d216_psr_aclk_SLR1_0                      |    1 |
| bd_d216_psr_aclk_SLR0_0                      |    1 |
| bd_d216_interconnect_ddrmem_ctrl_0           |    1 |
| bd_d216_interconnect_DDR4_MEM03_0            |    1 |
| bd_d216_interconnect_DDR4_MEM02_0            |    1 |
| bd_d216_interconnect_DDR4_MEM01_0            |    1 |
| bd_d216_interconnect_DDR4_MEM00_0            |    1 |
| bd_d216_ddr4_mem03_ctrl_cc_0                 |    1 |
| bd_d216_ddr4_mem03_0                         |    1 |
| bd_d216_ddr4_mem02_ctrl_cc_0                 |    1 |
| bd_d216_ddr4_mem02_0                         |    1 |
| bd_d216_ddr4_mem01_ctrl_cc_0                 |    1 |
| bd_d216_ddr4_mem01_0                         |    1 |
| bd_d216_ddr4_mem00_ctrl_cc_0                 |    1 |
| bd_d216_ddr4_mem00_0                         |    1 |
| bd_d216_calib_reduce_0                       |    1 |
| bd_4042_bs_switch_0                          |    1 |
| bd_3566_bsip_0                               |    1 |
| bd_3566_bs_switch_1_0                        |    1 |
| bd_3566_axi_jtag_0                           |    1 |
| bd_2e71_xsdbm_0                              |    1 |
| bd_2e71_lut_buffer_0                         |    1 |
| bd_2e71_bs_switch_0                          |    1 |
| bd_256f_lut_buffer_0                         |    1 |
| bd_256f_bs_switch_0                          |    1 |
| bd_0301_bsip_0                               |    1 |
| bd_0301_bs_switch_1_0                        |    1 |
| bd_0301_bs_switch_0                          |    1 |
| bd_0301_bs_mux_0                             |    1 |
| bd_0301_axi_jtag_0                           |    1 |
+----------------------------------------------+------+


11. SLR Connectivity
--------------------

+----------------------------------+------+-------+-----------+-------+
|                                  | Used | Fixed | Available | Util% |
+----------------------------------+------+-------+-----------+-------+
| SLR3 <-> SLR2                    | 2681 |       |     23040 | 11.64 |
|   SLR2 -> SLR3                   | 1267 |       |           |  5.50 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR3 -> SLR2                   | 1414 |       |           |  6.14 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |   25 |    25 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR2 <-> SLR1                    | 2399 |       |     23040 | 10.41 |
|   SLR1 -> SLR2                   | 1123 |       |           |  4.87 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |    9 |     9 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
|   SLR2 -> SLR1                   | 1276 |       |           |  5.54 |
|     Using TX_REG only            |    0 |     0 |           |       |
|     Using RX_REG only            |   23 |    23 |           |       |
|     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
| SLR1 <-> SLR0                    | 1583 |       |     23040 |  6.87 |
|   SLR0 -> SLR1                   |  742 |       |           |  3.22 |
|     Using TX_REG only            |   70 |    70 |           |       |
|     Using RX_REG only            |  144 |   144 |           |       |
|     Using Both TX_REG and RX_REG |   70 |    70 |           |       |
|   SLR1 -> SLR0                   |  841 |       |           |  3.65 |
|     Using TX_REG only            |   32 |    32 |           |       |
|     Using RX_REG only            |   39 |    39 |           |       |
|     Using Both TX_REG and RX_REG |   32 |    32 |           |       |
+----------------------------------+------+-------+-----------+-------+
| Total SLLs Used                  | 6663 |       |           |       |
+----------------------------------+------+-------+-----------+-------+


12. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+------+
| FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+------+
| SLR3      |    0 | 1414 |    0 |    0 |
| SLR2      | 1262 |    0 | 1276 |    0 |
| SLR1      |    3 | 1091 |    0 |  841 |
| SLR0      |    2 |   27 |  713 |    0 |
+-----------+------+------+------+------+


13. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+-------+-------+-------+-------+--------+--------+--------+--------+
|          Site Type         |  SLR0 |  SLR1 |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
+----------------------------+-------+-------+-------+-------+--------+--------+--------+--------+
| CLB                        |     0 |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
|   CLBL                     |  2238 |  3829 |  5440 |  2135 |   7.64 |  13.08 |  18.58 |   7.29 |
|   CLBM                     |   155 |   353 |   237 |   244 |   0.63 |   1.43 |   0.96 |   0.99 |
| CLB LUTs                   | 19136 | 33452 | 45412 | 19024 |   4.43 |   7.74 |  10.51 |   4.40 |
|   LUT as Logic             | 17901 | 30631 | 43518 | 17075 |   4.14 |   7.09 |  10.07 |   3.95 |
|   LUT as Memory            |  1235 |  2821 |  1894 |  1949 |   0.62 |   1.43 |   0.96 |   0.99 |
|     LUT as Distributed RAM |   744 |   720 |  1800 |  1947 |   0.38 |   0.36 |   0.91 |   0.98 |
|     LUT as Shift Register  |   491 |  2101 |    94 |     2 |   0.25 |   1.06 |   0.05 |  <0.01 |
| CLB Registers              | 32285 | 58442 | 51074 | 19058 |   3.74 |   6.76 |   5.91 |   2.21 |
| CARRY8                     |   157 |   385 |   231 |   352 |   0.29 |   0.71 |   0.43 |   0.65 |
| F7 Muxes                   |   622 |   166 |   453 |   183 |   0.29 |   0.08 |   0.21 |   0.08 |
| F8 Muxes                   |    18 |    18 |   125 |    16 |   0.02 |   0.02 |   0.12 |   0.01 |
| F9 Muxes                   |     0 |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    36 |    48 |    53 |    28 |   5.36 |   7.14 |   7.89 |   4.17 |
|   RAMB36/FIFO              |    34 |    45 |    53 |    28 |   5.06 |   6.70 |   7.89 |   4.17 |
|     RAMB36E2 only          |    34 |    45 |    53 |    28 |   5.06 |   6.70 |   7.89 |   4.17 |
|   RAMB18                   |     4 |     6 |     0 |     0 |   0.30 |   0.45 |   0.00 |   0.00 |
| URAM                       |     0 |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| DSPs                       |     0 |     4 |     0 |     0 |   0.00 |   0.13 |   0.00 |   0.00 |
| PLL                        |     0 |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| MMCM                       |     0 |     0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
| Unique Control Sets        |  1365 |  2326 |  1354 |   494 |   1.26 |   2.15 |   1.25 |   0.46 |
+----------------------------+-------+-------+-------+-------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


14. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR3      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR2      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |       161 |   77.40 |          0 |     0.00 |          0 |     0.00 |  16 |
| SLR0      |       139 |   89.10 |          0 |     0.00 |          0 |     0.00 |   0 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |       578 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


