{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 52,
   "metadata": {},
   "outputs": [],
   "source": [
    "#==================================================\n",
    "#                Load overlay\n",
    "#=================================================\n",
    "from pynq import Overlay\n",
    "overlay = Overlay(\"design.bit\")\n",
    "overlay?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "{'sha2560': {'addr_range': 65536,\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'fullpath': 'sha2560',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'mem_id': 's_axi_ctrl_bus',\n",
       "  'parameters': {'C_M_AXI_INTPUT_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_INTPUT_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_INTPUT_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_INTPUT_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_INTPUT_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_INTPUT_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_INTPUT_ENABLE_ID_PORTS': 'false',\n",
       "   'C_M_AXI_INTPUT_ENABLE_USER_PORTS': 'false',\n",
       "   'C_M_AXI_INTPUT_ID_WIDTH': '1',\n",
       "   'C_M_AXI_INTPUT_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_INTPUT_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_INTPUT_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_INTPUT_WUSER_WIDTH': '1',\n",
       "   'C_M_AXI_OUTPUT_R_ADDR_WIDTH': '32',\n",
       "   'C_M_AXI_OUTPUT_R_ARUSER_WIDTH': '1',\n",
       "   'C_M_AXI_OUTPUT_R_AWUSER_WIDTH': '1',\n",
       "   'C_M_AXI_OUTPUT_R_BUSER_WIDTH': '1',\n",
       "   'C_M_AXI_OUTPUT_R_CACHE_VALUE': '\"0011\"',\n",
       "   'C_M_AXI_OUTPUT_R_DATA_WIDTH': '32',\n",
       "   'C_M_AXI_OUTPUT_R_ENABLE_ID_PORTS': 'false',\n",
       "   'C_M_AXI_OUTPUT_R_ENABLE_USER_PORTS': 'false',\n",
       "   'C_M_AXI_OUTPUT_R_ID_WIDTH': '1',\n",
       "   'C_M_AXI_OUTPUT_R_PROT_VALUE': '\"000\"',\n",
       "   'C_M_AXI_OUTPUT_R_RUSER_WIDTH': '1',\n",
       "   'C_M_AXI_OUTPUT_R_USER_VALUE': '0x00000000',\n",
       "   'C_M_AXI_OUTPUT_R_WUSER_WIDTH': '1',\n",
       "   'C_S_AXI_CTRL_BUS_ADDR_WIDTH': '5',\n",
       "   'C_S_AXI_CTRL_BUS_BASEADDR': '0x43C00000',\n",
       "   'C_S_AXI_CTRL_BUS_DATA_WIDTH': '32',\n",
       "   'C_S_AXI_CTRL_BUS_HIGHADDR': '0x43C0FFFF',\n",
       "   'Component_Name': 'design_1_sha256_encrypt_0_1',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'II': 'x',\n",
       "   'clk_period': '10',\n",
       "   'combinational': '0',\n",
       "   'latency': 'undef',\n",
       "   'machine': '64'},\n",
       "  'phys_addr': 1136656384,\n",
       "  'registers': {'CTRL': {'access': 'read-write',\n",
       "    'address_offset': 0,\n",
       "    'description': 'Control signals',\n",
       "    'fields': {'AP_DONE': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_IDLE': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_READY': {'access': 'read-only',\n",
       "      'bit_offset': 3,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AP_START': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'AUTO_RESTART': {'access': 'read-write',\n",
       "      'bit_offset': 7,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Control signals'},\n",
       "     'RESERVED_1': {'access': 'read-only',\n",
       "      'bit_offset': 4,\n",
       "      'bit_width': 3,\n",
       "      'description': 'Control signals'},\n",
       "     'RESERVED_2': {'access': 'read-only',\n",
       "      'bit_offset': 8,\n",
       "      'bit_width': 24,\n",
       "      'description': 'Control signals'}},\n",
       "    'size': 32},\n",
       "   'GIER': {'access': 'read-write',\n",
       "    'address_offset': 4,\n",
       "    'description': 'Global Interrupt Enable Register',\n",
       "    'fields': {'Enable': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'Global Interrupt Enable Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 31,\n",
       "      'description': 'Global Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'IP_IER': {'access': 'read-write',\n",
       "    'address_offset': 8,\n",
       "    'description': 'IP Interrupt Enable Register',\n",
       "    'fields': {'CHAN0_INT_EN': {'access': 'read-write',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register'},\n",
       "     'CHAN1_INT_EN': {'access': 'read-write',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Enable Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Enable Register'}},\n",
       "    'size': 32},\n",
       "   'IP_ISR': {'access': 'read-write',\n",
       "    'address_offset': 12,\n",
       "    'description': 'IP Interrupt Status Register',\n",
       "    'fields': {'CHAN0_INT_ST': {'access': 'read-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register'},\n",
       "     'CHAN1_INT_ST': {'access': 'read-only',\n",
       "      'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'description': 'IP Interrupt Status Register'},\n",
       "     'RESERVED': {'access': 'read-only',\n",
       "      'bit_offset': 2,\n",
       "      'bit_width': 30,\n",
       "      'description': 'IP Interrupt Status Register'}},\n",
       "    'size': 32},\n",
       "   'digest': {'access': 'write-only',\n",
       "    'address_offset': 24,\n",
       "    'description': 'Data signal of digest',\n",
       "    'fields': {'digest': {'access': 'write-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of digest'}},\n",
       "    'size': 32},\n",
       "   'sUPwd': {'access': 'write-only',\n",
       "    'address_offset': 16,\n",
       "    'description': 'Data signal of sUPwd',\n",
       "    'fields': {'sUPwd': {'access': 'write-only',\n",
       "      'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'description': 'Data signal of sUPwd'}},\n",
       "    'size': 32}},\n",
       "  'state': None,\n",
       "  'type': 'xilinx.com:hls:sha256_encrypt:1.0'}}"
      ]
     },
     "execution_count": 53,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#==================================================\n",
    "#                Load sha256 IP\n",
    "#=================================================\n",
    "sha256_ip = overlay.sha2560\n",
    "sha256_ip?\n",
    "sha256_ip.mmio\n",
    "overlay.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'bytearray'>\n"
     ]
    }
   ],
   "source": [
    "#===============================================\n",
    "#                  load the array\n",
    "#==============================================\n",
    "from pynq import Xlnk\n",
    "import numpy\n",
    "xlnk = Xlnk()\n",
    "\n",
    "string = \"hashcat\"\n",
    "input_data = bytearray(string,'utf-16')\n",
    "output_size = 32\n",
    "input_buffer = xlnk.cma_array(shape=(len(input_data),), dtype=numpy.uint32)\n",
    "in_buffer_address=input_buffer.physical_address\n",
    "output_buffer = xlnk.cma_array(shape=(output_size,), dtype=numpy.uint32)\n",
    "out_buffer_address=output_buffer.physical_address\n",
    "print(type(input_data))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[255 254 104   0  97   0 115   0 104   0  99   0  97   0 116   0]\n",
      "<class 'pynq.xlnk.ContiguousArray'>\n"
     ]
    }
   ],
   "source": [
    "#===============================================\n",
    "#           write image to memroy\n",
    "#==============================================\n",
    "\n",
    "numpy.copyto(input_buffer,input_data)\n",
    "print(input_buffer)\n",
    "print(type(input_buffer))\n",
    "\n",
    "\n",
    "from pynq import MMIO\n",
    "mmio = MMIO(in_buffer_address,len(input_data))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 56,
   "metadata": {},
   "outputs": [],
   "source": [
    "#===============================================\n",
    "#                  sha256 hw Ex\n",
    "#==============================================\n",
    "from pynq import MMIO\n",
    "       \n",
    "\n",
    "#write data\n",
    "byte_framein_offset = 1920\n",
    "nrows               = 1080\n",
    "ncol                = 1920\n",
    "\n",
    "\n",
    "#address\n",
    "IP_BASE_ADDRESS    =  0x43C00000\n",
    "ADDRESS_RANGE      =  64000\n",
    "# #address offset\n",
    "# ADDR_AP_CRTL       =  0x00\n",
    "# ADDR_GIE           =  0x04\n",
    "# ADDR_IER           =  0x08\n",
    "# ADDR_ISR           =  0x0c\n",
    "\n",
    "# ADDR_ROWS          =  0x24       \n",
    "# ADDR_COLS          =  0x2c\n",
    "# ADDR_RDOFFSET       = 0x14\n",
    "# ADDR_WROFFSET       = 0x1c\n",
    "# ADDR_FRAMEIN_OFFSET = 0x34\n",
    "\n",
    "\n",
    "XSHA256_ENCRYPT_CTRL_BUS_ADDR_AP_CTRL  = 0x00\n",
    "XSHA256_ENCRYPT_CTRL_BUS_ADDR_GIE = 0x04\n",
    "XSHA256_ENCRYPT_CTRL_BUS_ADDR_IER = 0x08\n",
    "XSHA256_ENCRYPT_CTRL_BUS_ADDR_ISR = 0x0c\n",
    "XSHA256_ENCRYPT_CTRL_BUS_ADDR_SUPWD_DATA = 0x10\n",
    "XSHA256_ENCRYPT_CTRL_BUS_BITS_SUPWD_DATA = 32\n",
    "XSHA256_ENCRYPT_CTRL_BUS_ADDR_DIGEST_DATA = 0x18\n",
    "XSHA256_ENCRYPT_CTRL_BUS_BITS_DIGEST_DATA = 32\n",
    "\n",
    "# sobel mapping memory\n",
    "def SHA_Init_EX():\n",
    "    # mapping memory\n",
    "\n",
    "    mmio = MMIO(IP_BASE_ADDRESS,ADDRESS_RANGE)\n",
    "    mmio.write(XSHA256_ENCRYPT_CTRL_BUS_ADDR_SUPWD_DATA,in_buffer_address)\n",
    "    mmio.write(XSHA256_ENCRYPT_CTRL_BUS_ADDR_DIGEST_DATA,out_buffer_address)\n",
    "    \n",
    "#     print(\"inbuff_address:\",mmio.read(ADDR_RDOFFSET))\n",
    "#     print(\"out_buffer_address:\",mmio.read(ADDR_WROFFSET))\n",
    "\n",
    "    \n",
    "#Start Or Stop the FPGA IP Core   start = 1; stop = 0;       \n",
    "def SHA_StartStop_Ex(state):\n",
    "    # mapping memory\n",
    "    mmio = MMIO(IP_BASE_ADDRESS,ADDRESS_RANGE )\n",
    "    if(state):\n",
    "        #enable the interrupt\n",
    "        #enable the interrupt global\n",
    "        mmio.write(XSHA256_ENCRYPT_CTRL_BUS_ADDR_GIE,1)\n",
    "        mmio.write(XSHA256_ENCRYPT_CTRL_BUS_ADDR_IER,1)\n",
    "        \n",
    "        #Start the filter\n",
    "        mmio.write(XSHA256_ENCRYPT_CTRL_BUS_ADDR_AP_CTRL,0x1)\n",
    "    else:\n",
    "        while True:\n",
    "            ap_done =  (mmio.read(XSHA256_ENCRYPT_CTRL_BUS_ADDR_AP_CTRL)>>1)&0x01\n",
    "            if(ap_done):\n",
    "                break\n",
    "                \n",
    "        mmio.write(XSHA256_ENCRYPT_CTRL_BUS_ADDR_GIE,0x0)\n",
    "        mmio.write(XSHA256_ENCRYPT_CTRL_BUS_ADDR_IER,0x0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Sobel FPGA time: 1.3818387985229492\n",
      "0xb12605320xa20d7eb70xf91026230x7c7cdf6a0xf357810d0x866484260xa46549040x53a8a149"
     ]
    }
   ],
   "source": [
    "#                  sha256 hw Ex  \n",
    "#==============================================\n",
    "import numpy\n",
    "import time\n",
    "#Set Control Registers State Or Value\n",
    "SHA_Init_EX() \n",
    "time.sleep(3)\n",
    "\n",
    "#Start The FPGA IP Core\n",
    "start = time.time()\n",
    "SHA_StartStop_Ex(1)\n",
    "#time.sleep(4)\n",
    "#Stop The FPGA IP Core check Whether The IP Core is End\n",
    "SHA_StartStop_Ex(0)\n",
    "stop = time.time()\n",
    "time_sha256_fpga = stop - start\n",
    "print(\"Sobel FPGA time:\",time_sha256_fpga)\n",
    "temp = output_buffer.copy()\n",
    "\n",
    "for i in range(0,8):\n",
    "    print(hex(temp[i]), end = '')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
