
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LAPTOP-QU0RURPA

Implementation : A

# Written on Thu Apr 15 15:25:23 2021

##### DESIGN INFO #######################################################

Top View:                "Top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                       Ending                                         |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                         System                                         |     5.000            |     5.000            |     5.000            |     5.000                            
System                                         reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     No paths         |     5.000            |     No paths                         
System                                         Top|PinClk125                                  |     5.000            |     No paths         |     No paths         |     5.000                            
System                                         Pll125to100x50_uniq_0|CLKOK_inferred_clock     |     5.000            |     No paths         |     No paths         |     5.000                            
reveal_coretop|jtck_inferred_clock[0]          System                                         |     No paths         |     No paths         |     No paths         |     5.000                            
reveal_coretop|jtck_inferred_clock[0]          reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     5.000            |     No paths         |     No paths                         
reveal_coretop|jtck_inferred_clock[0]          Top|PinClk125                                  |     No paths         |     No paths         |     No paths         |     Diff grp                         
Top|PinClk125                                  System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
Top|PinClk125                                  reveal_coretop|jtck_inferred_clock[0]          |     No paths         |     No paths         |     Diff grp         |     No paths                         
Top|PinClk125                                  Top|PinClk125                                  |     5.000            |     No paths         |     No paths         |     No paths                         
Top|SCLK                                       System                                         |     No paths         |     5.000            |     No paths         |     No paths                         
Top|SCLK                                       Top|PinClk125                                  |     No paths         |     No paths         |     No paths         |     Diff grp                         
Top|SCLK                                       Top|SCLK                                       |     No paths         |     5.000            |     No paths         |     No paths                         
Pll125to100x50_uniq_0|CLKOK_inferred_clock     System                                         |     5.000            |     No paths         |     No paths         |     No paths                         
Pll125to100x50_uniq_0|CLKOK_inferred_clock     Pll125to100x50_uniq_0|CLKOK_inferred_clock     |     5.000            |     No paths         |     No paths         |     No paths                         
=========================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:MISO
p:MOSI
p:PinClk
p:PinDat[0]
p:PinDat[1]
p:PinDat[2]
p:PinDat[3]
p:PinDat[4]
p:PinDat[5]
p:PinDat[6]
p:PinDat[7]
p:PinDat[8]
p:PinDat[9]
p:PinDat[10]
p:PinDat[11]
p:PinDat[12]
p:PinDat[13]
p:PinDat[14]
p:PinDat[15]
p:PinDat[16]
p:PinDat[17]
p:PinDat[18]
p:PinDat[19]
p:PinDat[20]
p:PinDat[21]
p:PinDat[22]
p:PinDat[23]
p:PinDe
p:PinHSync
p:PinLedXv
p:PinPortRx
p:PinPortTx
p:PinScl
p:PinSda (bidir end point)
p:PinSda (bidir start point)
p:PinTfpClkN
p:PinTfpClkP
p:PinVSync
p:SS
p:SS_out


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
