use crate::{serial_println, util::msr};

pub fn get_lapic_base_addr_phys() -> u64 {
    const IA32_APIC_BASE_MSR: u32 = 0x1B;
    unsafe { msr::msr_read(IA32_APIC_BASE_MSR) & 0xFFFFF000 }
}

pub fn get_current_core_id() -> u8 {
    let lapic = get_lapic_base_addr_phys() as *mut u32;
    unsafe {
        let apic_id_reg = lapic.offset(APICOffset::IDr as isize / 4);
        let apic_id = (apic_id_reg.read_volatile() >> 24) as u8;
        apic_id
    }
}

pub unsafe fn init_lapic_for_current_core(core_id: u8) {
    let lapic_ptr = get_lapic_base_addr_phys() as *mut u32;

    serial_println!("Core {}: Initializing Local APIC...", core_id);

    unsafe {
        let svr = lapic_ptr.offset(APICOffset::Svr as isize / 4);
        let current_svr = svr.read_volatile();
        svr.write_volatile(current_svr | (1 << 8) | 0xFF);
        serial_println!(
            "Core {}: APIC enabled (SVR = {:#x})",
            core_id,
            current_svr | (1 << 8) | 0xFF
        );

        // Mask all LVT entries initially
        lapic_ptr
            .offset(APICOffset::LvtT as isize / 4)
            .write_volatile(0x10000);
        lapic_ptr
            .offset(APICOffset::LvtLint0 as isize / 4)
            .write_volatile(0x10000);
        lapic_ptr
            .offset(APICOffset::LvtLint1 as isize / 4)
            .write_volatile(0x10000);
        lapic_ptr
            .offset(APICOffset::LvtErr as isize / 4)
            .write_volatile(0x10000);
        lapic_ptr
            .offset(APICOffset::LvtPmcr as isize / 4)
            .write_volatile(0x10000);
        lapic_ptr
            .offset(APICOffset::LvtTsr as isize / 4)
            .write_volatile(0x10000);
        serial_println!("Core {}: LVT entries masked", core_id);

        lapic_ptr
            .offset(APICOffset::Esr as isize / 4)
            .write_volatile(0);
        lapic_ptr
            .offset(APICOffset::Esr as isize / 4)
            .write_volatile(0);

        lapic_ptr
            .offset(APICOffset::Eoi as isize / 4)
            .write_volatile(0);

        // Set Task Priority to 0
        lapic_ptr
            .offset(APICOffset::Tpr as isize / 4)
            .write_volatile(0);

        // Set Logical Destination Register
        lapic_ptr
            .offset(APICOffset::Ldr as isize / 4)
            .write_volatile((core_id as u32) << 24);

        // Set Destination Format Register for flat model
        lapic_ptr
            .offset(APICOffset::Dfr as isize / 4)
            .write_volatile(0xFFFFFFFF);
    }

    serial_println!("Core {}: APIC initialization complete", core_id);
}

#[allow(non_camel_case_types)]
#[derive(Debug, Clone, Copy)]
#[repr(isize)]
#[allow(dead_code)]
pub enum APICOffset {
    R0x00 = 0x0,      // --reserved--
    R0x10 = 0x10,     // --reserved--
    IDr = 0x20,       // ID Register
    Vr = 0x30,        // Version Register
    R0x40 = 0x40,     // --reserved--
    R0x50 = 0x50,     // --reserved--
    R0x60 = 0x60,     // --reserved--
    R0x70 = 0x70,     // --reserved--
    Tpr = 0x80,       // Text Priority Register
    Apr = 0x90,       // Arbitration Priority Register
    Ppr = 0xA0,       // Processor Priority Register
    Eoi = 0xB0,       // End of Interrupt
    Rrd = 0xC0,       // Remote Read Register
    Ldr = 0xD0,       // Logical Destination Register
    Dfr = 0xE0,       // DFR
    Svr = 0xF0,       // Spurious (Interrupt) Vector Register
    Isr1 = 0x100,     // In-Service Register 1
    Isr2 = 0x110,     // In-Service Register 2
    Isr3 = 0x120,     // In-Service Register 3
    Isr4 = 0x130,     // In-Service Register 4
    Isr5 = 0x140,     // In-Service Register 5
    Isr6 = 0x150,     // In-Service Register 6
    Isr7 = 0x160,     // In-Service Register 7
    Isr8 = 0x170,     // In-Service Register 8
    Tmr1 = 0x180,     // Trigger Mode Register 1
    Tmr2 = 0x190,     // Trigger Mode Register 2
    Tmr3 = 0x1A0,     // Trigger Mode Register 3
    Tmr4 = 0x1B0,     // Trigger Mode Register 4
    Tmr5 = 0x1C0,     // Trigger Mode Register 5
    Tmr6 = 0x1D0,     // Trigger Mode Register 6
    Tmr7 = 0x1E0,     // Trigger Mode Register 7
    Tmr8 = 0x1F0,     // Trigger Mode Register 8
    Irr1 = 0x200,     // Interrupt Request Register 1
    Irr2 = 0x210,     // Interrupt Request Register 2
    Irr3 = 0x220,     // Interrupt Request Register 3
    Irr4 = 0x230,     // Interrupt Request Register 4
    Irr5 = 0x240,     // Interrupt Request Register 5
    Irr6 = 0x250,     // Interrupt Request Register 6
    Irr7 = 0x260,     // Interrupt Request Register 7
    Irr8 = 0x270,     // Interrupt Request Register 8
    Esr = 0x280,      // Error Status Register
    R0x290 = 0x290,   // --reserved--
    R0x2A0 = 0x2A0,   // --reserved--
    R0x2B0 = 0x2B0,   // --reserved--
    R0x2C0 = 0x2C0,   // --reserved--
    R0x2D0 = 0x2D0,   // --reserved--
    R0x2E0 = 0x2E0,   // --reserved--
    LvtCmci = 0x2F0,  // LVT Corrected Machine Check Interrupt (CMCI) Register
    Icr1 = 0x300,     // Interrupt Command Register 1
    Icr2 = 0x310,     // Interrupt Command Register 2
    LvtT = 0x320,     // LVT Timer Register
    LvtTsr = 0x330,   // LVT Thermal Sensor Register
    LvtPmcr = 0x340,  // LVT Performance Monitoring Counters Register
    LvtLint0 = 0x350, // LVT LINT0 Register
    LvtLint1 = 0x360, // LVT LINT1 Register
    LvtErr = 0x370,   // LVT Error Register
    Ticr = 0x380,     // Initial Count Register (for Timer)
    Tccr = 0x390,     // Current Count Register (for Timer)
    R0x3A0 = 0x3A0,   // --reserved--
    R0x3B0 = 0x3B0,   // --reserved--
    R0x3C0 = 0x3C0,   // --reserved--
    R0x3D0 = 0x3D0,   // --reserved--
    Tdcr = 0x3E0,     // Divide Configuration Register (for Timer)
    R0x3F0 = 0x3F0,   // --reserved--
}
