[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Emu compiled at Nov 29 2024, 12:38:36
Using simulated 32768B flash
[info]use ./dse-driver/build/dse_1.bin as flash bin
reset dse complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17733
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17733 ms.
==================================================
CoreMark Iterations/Sec 563
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1837661
epoch: 1
ipc: 1.739622
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17733
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17733 ms.
==================================================
CoreMark Iterations/Sec 563
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1837661
epoch: 2
ipc: 1.739622
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17733
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17733 ms.
==================================================
CoreMark Iterations/Sec 563
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1837661
epoch: 3
ipc: 1.739622
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17733
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17733 ms.
==================================================
CoreMark Iterations/Sec 563
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1837661
epoch: 4
ipc: 1.739622
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17739
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17739 ms.
==================================================
CoreMark Iterations/Sec 563
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1838310
epoch: 5
ipc: 1.739008
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17763
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17763 ms.
==================================================
CoreMark Iterations/Sec 562
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1840806
epoch: 6
ipc: 1.736650
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 18255
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 18255 ms.
==================================================
CoreMark Iterations/Sec 547
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1889970
epoch: 7
ipc: 1.691474
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 37112
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 37112 ms.
==================================================
CoreMark Iterations/Sec 269
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 3784011
epoch: 8
ipc: 0.844827
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17733
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17733 ms.
==================================================
CoreMark Iterations/Sec 563
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
[1;34m[src/device/io/mmio.c:38,add_mmio_map] Add mmio map 'flash' at [0x0000000010000000, 0x00000000100fffff][0m
Hit good trap at pc = 0x80001d18, instrCnt = 3196836, cycleCnt = 1837661
epoch: 9
ipc: 1.739622
Core start to reset at pc = 0x80001d18
Core reset complete
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
DSE reset start at pc: 100002c6
DSE reset finish at pc: 100002ca, reset vector: 80000000
The image is /nfs/home/wujiabin/work/xs-env/nexus-am/apps/coremark/build/coremark-riscv64-xs.bin
Using simulated 8192MB RAM
NemuProxy using /nfs/home/wujiabin/work/xs-env/NEMU/build/riscv64-nemu-interpreter-so
The first instruction of core 0 has commited. Difftest enabled. 
Running CoreMark for 10 iterations
2K performance run parameters for coremark.
CoreMark Size    : 666
Total time (ms)  : 17733
Iterations       : 10
Compiler version : GCC15.0.0 20240611 (experimental)
seedcrc          : 0xe9f5
[0]crclist       : 0xe714
[0]crcmatrix     : 0x1fd7
[0]crcstate      : 0x8e3a
[0]crcfinal      : 0xfcaf
Finished in 17733 ms.
==================================================
CoreMark Iterations/Sec 563
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_0,                63130
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_same_as_selected_0,                47451
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.oldestSelection: oldest_same_as_selected_1,                63128
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: access5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: miss5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_pf_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb: ptw_resp_sp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_valid,               586034
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire,               586034
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: in_fire_first_issue,               571196
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s1: stall_out,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryPenalty1,                 9395
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_1: entryReq1,                  136
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryPenalty0,                 4268
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.entries_0: entryReq0,                   39
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty0,                 4268
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq0,                   39
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryPenalty1,                 9395
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: entryReq1,                  136
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_0,                   18
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_0,                   29
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_1,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_1,                   29
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_2,                    9
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_2,                   42
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_0_refill_way_3,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit: line_1_refill_way_3,                   36
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: reset_timeout,                   29
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsx,                   35
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysx,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lxsy,                   51
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_lysy,                  107
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_should_strict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.ssit: ssit_update_strict_failed,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_dispatch_bypass_0,                62478
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_select_0,                  317
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_oldest,                 3228
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_oldest_override_select_0,                 3228
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_fire_0,                66585
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_valid_0,                66585
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: srcState_ready_0,              2333971
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_fire_0,                65578
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: deq_valid_0,                67980
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_0,                54031
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_0,                53605
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_0,                 2276
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_1,                11899
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_1,                11885
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_0,                 1010
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_2,                   90
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_2,                   85
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_0,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_3,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_3,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: select_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: redirect_num,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: allocate_num,                66075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0: issue_num_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: utilization,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_20_21,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_21_22,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_22_23,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_23_24,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_24_25,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_25_26,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_26_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_27_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_28_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_29_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_30_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_31_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_32_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_33_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_34_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_35_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_36_37,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_37_38,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_38_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_39_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_40_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_41_42,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_42_43,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_43_44,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_44_45,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_45_46,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_46_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_47_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_48_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_49_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_50_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_51_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_52_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_53_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_54_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_55_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_56_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_57_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_58_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_59_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_60_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_61_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_62_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_63_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_64_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_65_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_66_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_67_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_68_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_69_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_70_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_71_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_72_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_73_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_74_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_75_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_76_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_77_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_78_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_79_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_80_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_81_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_82_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_83_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_84_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_85_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_86_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_87_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_88_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_89_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_90_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_91_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_92_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_93_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_94_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_95_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_96_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_97_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_98_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_99_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_100_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_101_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_102_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_103_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_104_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_105_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_106_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_107_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_108_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_109_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_110_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_111_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_112_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_113_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_114_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_115_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_116_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_117_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_118_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_119_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_120_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_121_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_122_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_123_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_124_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_125_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_126_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_127_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_128_129,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_129_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_130_131,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_131_132,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_132_133,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_133_134,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_134_135,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_135_136,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_136_137,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_137_138,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_138_139,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_139_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_140_141,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_141_142,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_142_143,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_143_144,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_144_145,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_145_146,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_146_147,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_147_148,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_148_149,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_149_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_150_151,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_151_152,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_152_153,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_153_154,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_154_155,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_155_156,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_156_157,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_157_158,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_158_159,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_159_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: first_miss1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_160_161,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: miss1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_161_162,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_162_163,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_pf_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_163_164,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st: ptw_resp_sp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_164_165,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access,               133481
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_165_166,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_166_167,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_167_168,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_168_169,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_169_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_170_171,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_171_172,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_172_173,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_173_174,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_174_175,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_175_176,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_176_177,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_177_178,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_178_179,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_179_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_180_181,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_181_182,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_182_183,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_183_184,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_184_185,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_185_186,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_186_187,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_187_188,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_188_189,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_189_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_190_191,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: fake_tag_write_intend,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_191_192,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.mainPipe: mainpipe_tag_write,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_192_193,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_193_194,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_194_195,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_195_196,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access0,                  581
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_196_197,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_197_198,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_198_199,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access3,                89601
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_199_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access4,                 1152
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_200_201,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_201_202,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_202_203,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_203_204,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_204_205,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_0: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_205_206,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_206_207,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_207_208,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access12,                42748
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_208_209,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access13,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_209_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_210_211,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.normalPage_tlb_normal_sa: access15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_211_212,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req,                 1093
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_212_213,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_allocate,                 1058
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_213_214,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_multi_read,               545982
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_merge_load,                   35
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_214_215,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rr_bank_conflict,               202488
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_215_216,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: miss_req_reject_load,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(0),                 1555
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_216_217,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_A_req,                   73
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_217_218,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: probe_blocked_by_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rrl_bank_conflict(1),                 1789
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_0,                35495
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_218_219,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: max_inflight,              5487314
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_219_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_A_hit,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_rw_bank_conflict_1,                24414
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: utilization,                 2646
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_220_221,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_221_222,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_access_total,              1339587
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_0_1,              1835339
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_222_223,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_0,               707617
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_1_2,                 2031
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_223_224,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_C_req,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_224_225,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_C_hit,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_225_226,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_1,               631970
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_2_3,                  261
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_dirty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_226_227,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_read_line,                 5386
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_TIP,                   10
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_227_228,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.bankedDataArray: data_array_write,                61811
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_228_229,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: do_uarch_drain,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_229_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_3_4,                   31
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: vaddr_match_failed,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_230_231,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.directory: selfdir_INVALID,                   65
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_231_232,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_0_1,                94078
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_232_233,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_1_2,               541941
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_2_3,              1019262
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_233_234,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_A_req,                   77
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_234_235,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_A_hit,                   14
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_235_236,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: util_3_4,               182381
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.bku: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_236_237,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_237_238,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_C_req,                    9
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_238_239,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_valid,               225021
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_239_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_C_hit,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_240_241,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_dirty,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_241_242,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_TIP,                   16
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_242_243,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_243_244,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_req_fire,               146306
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_244_245,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.directory: selfdir_INVALID,                   70
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_245_246,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_merge,                82068
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2i: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_newline,                64238
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: util_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_246_247,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_A_req,                   76
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ftq_not_valid,               134951
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_valid,                61785
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_1: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_247_248,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_A_hit,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_backend_redirect,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: dcache_req_fire,                61785
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_wb_redirect,                  908
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_idle,              1778188
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_248_249,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f1_flush,                   37
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_flush,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_flush_bpu_f0_flush,                 6843
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: exHalf,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: sbuffer_replace,                59475
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_icache_not_resp,              1168704
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: evenCanInsert,              1521730
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: fetch_bubble_ibuffer_not_ready,              1189709
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_2: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: empty,              1835340
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: oddCanInsert,              1499237
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_jalFault,                  753
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: mainpipe_resp_valid,                61745
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_0_1,              1835339
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_249_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_retFault,                  247
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: refill_resp_valid,                   37
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_targetFault,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: replay_resp_valid,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_notCFIFault,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.sbuffer: coh_timeout,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: predecode_flush_incalidTakenFault,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_250_251,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_C_req,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_251_252,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_C_hit,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_252_253,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_dirty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_253_254,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_TIP,                   10
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_254_255,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req,               529495
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_valid,               218440
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: utilization,              5662184
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire,               218440
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_0_1,               614409
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_miss,                   51
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: in_fire_first_issue,               214855
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_1_2,               288375
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0,               529495
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss,                  184
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1,               212087
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_2_3,                85307
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_first_issue,                  184
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_0_hit,               212079
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: full_forward,                45973
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_3_4,               127153
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: ifu_req_cacheline_1_hit,               212052
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: dcache_miss_full_forward,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_4_5,                52370
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: frontendFlush,                  908
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_hit,               317396
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay,                 4742
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: only_0_miss,                   12
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_tlb_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_5_6,               305304
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_cache,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_hit_1,               212048
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_1_2,                 2031
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: stall_out,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_miss_1,                   19
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_6_7,                60788
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_hit_1,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_7_8,                85259
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_8_9,                17569
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_2_3,                  261
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_miss_1,                   16
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_3_4,                   31
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: util_255_256,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: full,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: exHalf,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_4_5,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.directory: selfdir_INVALID,                   73
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: empty,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_valid,               342844
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_9_10,                95826
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire,               342844
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: hit_0_except_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: in_fire_first_issue,               293678
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: miss_0_except_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss,                  677
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ifu: except_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_10_11,                42147
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_first_issue,                  675
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: full_forward,                31301
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_11_12,                60366
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: dcache_miss_full_forward,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_12_13,                 1221
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay,                 4198
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: in,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_req,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_tlb_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_13_14,                 1142
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_cache,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_14_15,                  224
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: stall_out,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_15_16,                  162
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_forward,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_16_17,                   40
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s2: replay_from_fetch_load_vio,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_A_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_release,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: out_try,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_13_14,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fpDq: fake_block,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_20_21,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_21_22,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_22_23,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_C_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: utilization,              5416861
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_23_24,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_0_1,               477929
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_dirty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_1_2,               433993
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue: num_valids_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_24_25,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: utilization,              3730124
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_2_3,               272833
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TIP,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_3_4,               200991
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_dispatch_bypass_0,                68229
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: waitInstr,               417871
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_25_26,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_resp,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_4_5,               168215
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_5_6,                53708
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_26_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.decode: stall_cycle,               115506
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_27_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_28_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_29_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_30_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_31_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_partial_issue_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_32_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac: fma_mid_result_in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_33_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s0_tlb_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_34_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_dispatch_bypass_1,               176158
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_0,                97385
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_35_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_1,               146460
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_36_37,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_2,               188565
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_select_0,               238021
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_37_38,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_hit_way_3,               121273
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_6_7,                24713
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.directory: selfdir_INVALID,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_7_8,                25030
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_select_1,                70977
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_38_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_0,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_8_9,                16509
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_oldest,                59863
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_39_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_1,                   29
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_2,                   30
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_40_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_41_42,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_0_victim_way_3,                   20
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_9_10,                22228
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_42_43,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_oldest_override_select_0,                59863
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_10_11,                12206
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_43_44,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_0,                73716
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_44_45,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_1,                55353
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_45_46,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_2,                45339
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_46_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_hit_way_3,                50628
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fdivSqrt: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_47_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_0,                   29
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_0_1,              1837567
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_48_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_1,                   30
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_1_2,                   95
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_49_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_2,                   43
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_50_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.fuInReady_buffer: aver_num_valid,                   95
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_51_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_gen_conflict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_11_12,                12119
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_select_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_0,                41178
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_52_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pht_disabled,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: line_1_victim_way_3,                   36
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_53_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_agt_disabled,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.mainPipe: icache_bubble_s2_miss,                12683
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_0,                46747
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_54_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt: sms_pf_real_issued,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_55_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_in,                  324
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: fake_tag_read_conflict,              1339587
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_56_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_alloc,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_0,               121156
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: num_loads,              1339587
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_update,                  316
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache: access_early_replace,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_57_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_in,                  321
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_paddr_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_58_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_out,                  321
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_pf_gen_decr_mode,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_59_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_in,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_0,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_60_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_evict_out,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_1,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_61_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_2,                   18
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_62_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_update_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_12_13,                 9001
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_63_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup,                  321
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_64_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_lookup_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_0,                64872
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_13_14,                 7190
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_partial2_issue_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_4,                    6
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_65_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_0_1,                23493
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_14_15,                 8353
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_66_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_67_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_6,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_way_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_68_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_69_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_8,                   13
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_70_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_1_1,                34800
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: source_bypass_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_15_16,                 6880
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_71_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_10,                  270
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_72_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_16_17,                13887
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond11_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_2_1,                43152
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_73_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_74_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_12,                    6
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_75_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: source_bypass_3_1,                21014
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_issue_cond12_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_76_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_77_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_78_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.active_gen_table: sms_agt_access_entry_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_fire_0,               386257
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: fma_final_selected_cond2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_17_18,                19302
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_fire_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_0,               414562
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_79_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_18_19,                20563
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_valid_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_80_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_19_20,                15977
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: srcState_ready_0,              5512977
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_0,              1047778
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_20_21,                 6707
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_valid,                  187
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_81_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_82_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_0,                10215
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_fire_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_21_22,                 5902
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_fire_1,               177034
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: deq_valid_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_22_23,                 1365
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_valid_1,               287368
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_83_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: in_fire,                   86
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_84_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_valid,                   75
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_85_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_86_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div: out_fire,                   75
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_87_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: srcState_ready_1,              1151465
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_23_24,                 1622
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_88_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_valid,                  187
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: in_fire,                   86
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_valid,               365320
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_valid,                   75
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire,               365320
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_21,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.div.div: out_fire,                   75
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: in_fire_first_issue,               314531
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_22,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_valid,                94072
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_out,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_89_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_23,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: stall_dcache,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: in_fire,                94072
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_24_25,                  192
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: load_wait_1,                 2907
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_25_26,                  247
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_90_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_valid,                94067
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_91_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2.mul: out_fire,                94067
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success,               405909
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_24,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_92_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed,               227494
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_26_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_0_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_0,               365320
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_27_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_25,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: utilization,             58804710
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_success_once,               335031
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_93_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: allocation_blocked,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_94_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.fpFreeList: can_alloc_wrong,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_26,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_95_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_recv_req,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_96_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_0,               365320
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s0: addr_spec_failed_once,               205167
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_97_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_valid,               103331
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_hit,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_98_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire,               103331
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: in_fire_first_issue,               103331
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_tlb_resp_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_99_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_0,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_write_set_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_100_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pht: sms_pht_pf_gen,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_101_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_28_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_0,                50789
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_29_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_fire_1,               246584
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_102_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access,               133481
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_valid_1,               246590
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_30_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: deq_not_first_issue_1,                 5682
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_31_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_0,                14572
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_32_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_0,                14547
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_103_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_104_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_105_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts0,                45912
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_106_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_107_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_33_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_0_0,                13569
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: accessPorts1,               103933
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_108_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_1,                16396
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_109_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_110_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_1,                16384
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_34_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_35_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_111_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_112_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_1_0,                14872
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_113_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_114_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: access3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_access_way_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_115_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.prefetcherOpt.pf_filter: sms_pf_filter_l2_req,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_116_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_117_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_118_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_st_tlb_st.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_119_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access,               247626
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_120_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_2,                19044
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_36_37,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts0,               707622
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_access2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_121_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: access2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_122_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts1,               631978
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_123_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_2,                19018
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_2_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_37_38,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_124_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_125_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_38_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_2_0,                16579
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: first_miss2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_126_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_39_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: miss2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_40_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_3,                25199
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_41_42,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_3,                25175
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_127_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_128_129,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_3_0,                19522
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_pf_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_129_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_130_131,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld: ptw_resp_sp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: access3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_131_132,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_4,                33179
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_3_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_42_43,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_43_44,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_132_133,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: in,              3229406
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_133_134,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: utilization,              3611665
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_valid,                67946
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_134_135,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: in_fire,                65544
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_135_136,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_valid,                67946
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_136_137,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.superPage_tlb_super_fa: refill3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_137_138,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: waitInstr,               382839
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.jmp: out_fire,                65544
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_4,                33124
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_138_139,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_dispatch,                  169
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_0,               622593
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_139_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_4_0,                21689
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_44_45,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,               183887
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_fp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_140_141,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_5,                56688
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_45_46,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_141_142,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_int,               186208
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_142_143,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_1,               502438
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: stall_cycle_walk,                  202
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_143_144,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: move_instr_count,               272114
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_5,                56587
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_144_145,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename: fused_lui_load_instr_count,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_46_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_47_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_145_146,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_146_147,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_147_148,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_5_0,                32056
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_4_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_148_149,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_48_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_6,                94558
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_49_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_6,                94238
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_149_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_6_0,                56489
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_150_151,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_7,               154431
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_50_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_151_152,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_7,               154052
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_51_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_152_153,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_0,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_153_154,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_154_155,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_155_156,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_156_157,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_157_158,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_158_159,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_159_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_5_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_52_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_160_161,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_161_162,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_7_0,                76451
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_162_163,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_0,                11490
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_163_164,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_164_165,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_0,                 1370
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_8,                80246
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_53_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_165_166,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_0,                43648
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_54_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_8,                80035
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_166_167,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_167_168,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_168_169,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_8_0,                65088
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_55_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_169_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_170_171,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_171_172,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_16: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_172_173,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_56_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_173_174,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_174_175,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_9,                43581
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_6_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_57_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_175_176,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: dcache_read_bank_conflict,                26813
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_58_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: select_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_req,               631970
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_176_177,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_s1_kill,               385386
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_9,                43506
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_177_178,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_59_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_178_179,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit_way,               420735
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_179_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay,                26843
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_180_181,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_9_0,                38377
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_data_nack,                 5683
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_181_182,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_no_mshr,                   30
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_182_183,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_183_184,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_60_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_replay_for_conflict,                26813
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_184_185,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_hit,               246245
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_185_186,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss,                  339
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_186_187,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_succeed,               219516
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_187_188,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: load_miss_or_conflict,                27068
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_hit,                   92
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_188_189,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0.wrbypass: wrbypass_miss,                   10
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: actual_ld_fast_wakeup,               309550
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_189_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_hit,                   15
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_190_191,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4.wrbypass: wrbypass_miss,                   49
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_191_192,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_10,                14066
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_61_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_192_193,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_recover,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_193_194,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_1,                 2480
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_194_195,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_1: ideal_ld_fast_wakeup,               398230
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_195_196,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_redirect_recover,                 6536
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_196_197,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: dcache_read_bank_conflict,                21325
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_197_198,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: num_wakeup_7_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_62_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_10,                14032
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_req,               707617
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_4: ras_s3_and_redirect_recover_at_the_same_time,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_198_199,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_s1_kill,               342297
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_1,                 4659
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: fall_through_error_to_ifu,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit_way,               484665
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay,                21325
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: entry,             27873232
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_199_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_data_nack,                20631
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ftq_stall,              1165432
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_1,                 2976
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_200_201,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredictRedirect,                 5467
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: redirect_num,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_63_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: allocate_num,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_64_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_201_202,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: replayRedirect,                  197
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_202_203,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_1,                  640
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: predecodeRedirect,                  872
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_no_mshr,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_203_204,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_bubble,               134951
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_204_205,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_10_0,                12524
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_65_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0: issue_num_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_11,                12092
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_66_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count,               611910
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_67_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_replay_for_conflict,                21325
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: to_ifu_stall,              1105648
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_68_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock: load_rs_deq_count_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_11,                12062
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli32_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: from_bpu_real_bubble,                16874
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_11_0,                11286
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_205_206,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: bpu_to_ifu_bubble,               178195
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_hit,               364495
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_206_207,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss,                  825
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli48_srli48_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_207_208,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_succeed,               343219
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_12,                11597
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count,               299078
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_208_209,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: load_miss_or_conflict,                22101
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock: store_rs_deq_count_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_69_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock: ls_rs_deq_count,               910988
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_70_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_12,                11592
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization,             10818103
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_4,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_209_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: actual_ld_fast_wakeup,               450098
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_210_211,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_srliw16_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.ldu_0: ideal_ld_fast_wakeup,               451093
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_12_0,                10752
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_211_212,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slliw16_sraiw16_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_212_213,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRWrong,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_13,                12002
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_0_1,               283259
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_71_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli1_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_213_214,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli2_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_214_215,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_3,                 2908
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_72_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_1_2,               126391
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_73_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_13,                11985
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_74_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_2_3,               198344
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_215_216,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli3_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_216_217,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli31_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_217_218,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli30_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli32_srli29_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli8_andi255_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_218_219,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_75_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_3_4,               140120
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_13_0,                10075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_76_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_4_5,               345554
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_77_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_14,                11869
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_44,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_219_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_slli4_add_2,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli29_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_220_221,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli30_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_6,                 9467
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_221_222,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli31_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_222_223,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_223_224,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_srli32_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_add_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_224_225,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_13,                   91
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi1_addw_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_5_6,               132835
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_78_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_6_7,               145376
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_79_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_7_8,                56370
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_80_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_8_9,                50541
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_81_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_9_10,                22997
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_82_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_10_11,                19224
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_14,                11851
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_225_226,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_11,                 7390
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi_f00_or_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_andi127_mulw_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_22,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_226_227,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi255_2,                   15
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_227_228,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_jmp,                  241
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_228_229,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_andi1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRRight,                18817
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_zexth_2,                   35
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_229_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry,                 3260
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_addw_sexth_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_11,                 8818
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_230_231,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_4,                   26
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_231_232,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_andi1_2,                 1006
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_232_233,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: case_logic_zexth_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: conflict_fusion_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_233_234,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_2,                 4174
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.fusionDecoder: fused_instr,                75054
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_234_235,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_13,                  845
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_235_236,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waittable_load_wait,                57127
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_236_237,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_wait,                13181
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpInstr,               646291
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_237_238,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_14_0,                10636
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_11_12,                15682
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_load_strict_wait,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_238_239,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_8,                14302
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: storeset_store_wait,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_239_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_240_241,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: select_15,                13728
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_83_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_12_13,                13806
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_84_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_12,                10611
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: in,              3219574
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_15,                13716
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_241_242,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: empty,               737900
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_242_243,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: utilization,              3220148
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_243_244,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: waitInstr,                  657
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_244_245,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_2,                 2046
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_rob,                   19
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_13_14,                15674
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_85_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_14_15,                10453
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_245_246,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: num_wakeup_15_0,                11636
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_10,                40260
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_246_247,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_3,                 9884
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_247_248,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_86_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_15_16,                13286
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: redirect_num,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_87_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_16_17,                21917
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: allocate_num,               561522
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_8,                   20
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_248_249,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_38,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_int_dq,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_249_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_0_1,              1371552
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_88_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_17_18,                31120
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_250_251,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_251_252,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_fp_dq,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_1,                18323
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_252_253,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch: stall_cycle_ls_dq,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_253_254,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_3,                   26
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_89_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_18_19,                35038
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0: issue_num_1_2,               466110
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_254_255,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_13,                   19
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_19_20,                34308
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_90_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: util_255_256,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: full,              1223254
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_0_1,              1824178
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: exHalf,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_91_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_20_21,                37183
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_1_2,                11353
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: empty,               614409
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_9,                 7448
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_21_22,                34067
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_92_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_valid,               103933
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_22_23,                23939
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_93_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_23_24,                16111
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: flush,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_8,                   92
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_2_3,                 2131
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ibuffer: hungry,               571928
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIRight,                22515
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_94_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_24_25,                 7020
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire,               103933
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_8,                63492
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_95_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_25_26,                 3067
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: in_fire_first_issue,               103933
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_16,               210501
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success,               103931
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_26_27,                 1406
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_96_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_27_28,                 2002
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_2,               112221
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_14,                18698
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_28_29,                  561
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_97_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_success_once,               103931
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_29_30,                   11
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_98_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_30_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_99_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_31_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpIWrong,                   77
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_4,                32643
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_0,                12001
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_1.store_s0: addr_spec_failed_once,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_32_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_100_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_33_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_0,                   23
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_34_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_101_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_35_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_102_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_36_37,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_0,                   23
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_103_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_37_38,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_5,               151031
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_0,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_104_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_38_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_105_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_39_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_0,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_14,                  175
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_0,                  686
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_4,                16255
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_0,                  686
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_12,                 7321
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_40_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_106_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_41_42,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_0,                 2572
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_0,                 2572
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_2,                  157
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_43,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_42_43,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_107_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_43_44,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_108_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_44_45,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_new_br,                   97
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_109_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_45_46,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_110_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_46_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_111_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_47_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_5,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_16,              1201242
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_48_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_112_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_49_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_113_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_3,                   47
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_1,                   21
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_114_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_50_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_115_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_51_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_116_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_52_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_117_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_0_1,              1834117
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_3,                   18
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_1_2,                 3476
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_2,                 7408
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_53_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_118_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_54_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_119_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_55_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_7,                   22
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_2_3,                   69
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_120_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_56_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_9,                   96
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_14,                   15
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_10,                  117
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: not_selected_entries,                   69
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_old_entry,               439004
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_121_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_57_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_122_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_58_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_123_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_59_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_60_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_124_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_61_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_125_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_62_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_126_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_11: a_to_d_penalty_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_1,                29793
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_63_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_127_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_64_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCRight,                18769
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_128_129,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_65_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_129_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_66_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_130_131,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_131_132,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_67_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_132_133,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_68_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_13,                 7796
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_valid,               246590
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_133_134,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_69_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_134_135,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_70_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_71_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_135_136,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_72_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_136_137,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire,               246584
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_14,                  887
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_73_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_137_138,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_10,                   21
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: in_fire_first_issue,               240908
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_138_139,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_74_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_139_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_out,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_140_141,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_75_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: stall_dcache,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_76_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_141_142,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_77_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success,               354404
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_142_143,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_78_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed,               232487
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_success_once,               344187
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_143_144,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_9,                13106
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1.load_s0: addr_spec_failed_once,               226529
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_144_145,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_79_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_1,                 1089
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_145_146,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_80_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_146_147,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_81_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_147_148,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_82_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_148_149,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_46,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_83_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_149_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_2,                    9
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_150_151,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_84_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_151_152,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_85_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_152_153,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward,                45079
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_153_154,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_86_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_try,               385386
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail,               340307
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_87_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_154_155,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_88_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_155_156,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_89_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_9,                89205
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_cancelled,               279366
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_90_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_wakeup_mismatch,                56249
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_1,                   21
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_156_157,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_op_not_ld,                 4692
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_157_158,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBRight,               578787
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_158_159,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_1: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_15,               510473
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_91_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward,                74214
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_false_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_try,               342297
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail,               268083
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_92_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_159_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_24,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_cancelled,               161538
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_160_161,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_93_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_wakeup_mismatch,                80673
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_161_162,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_op_not_ld,                25872
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_94_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_162_163,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_addr_align,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_95_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_163_164,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_96_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0: load_to_load_forward_fail_set_mismatch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBWrong,                 4919
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_164_165,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_97_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_5,                 1350
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_98_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_165_166,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_99_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_166_167,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_100_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_1,                 6289
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_167_168,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_101_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_always_taken,                  259
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_102_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_168_169,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_6,                   27
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_hit,                   97
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_169_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_103_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_170_171,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_104_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_171_172,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_105_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1.wrbypass: wrbypass_miss,                   15
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_172_173,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_106_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_2,                29226
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_107_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_173_174,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_hit,               442264
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_108_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_br_full,                   33
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_174_175,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_109_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_175_176,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_110_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_176_177,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_111_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_11,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_112_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_177_178,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_11,                   18
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_113_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_178_179,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_114_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_179_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_115_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_hit,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_180_181,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_116_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2.wrbypass: wrbypass_miss,                   68
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_181_182,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_117_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_2,               105087
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_hit,                   95
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_182_183,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_118_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3.wrbypass: wrbypass_miss,                   64
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_1,                 2882
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_183_184,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_119_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_1,                 8462
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_bank_conflict,                   60
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_120_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_184_185,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_121_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_185_186,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_122_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_6,                  111
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_123_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_186_187,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_124_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpRight,               641295
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_updates,                  102
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_125_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_187_188,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_126_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_188_189,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_127_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_0: ittage_table_hits,                 1584
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_correct_stage_1,               473700
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_bank_conflict,                   85
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_128_129,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_189_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_129_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_190_191,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_130_131,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_191_192,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_jalr_target_modified,                 2934
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_updates,                  112
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_1: ittage_table_hits,                 1173
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJWrong,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_131_132,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_192_193,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_21,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_193_194,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_132_133,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_194_195,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_133_134,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_195_196,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_134_135,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_15,                  115
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_135_136,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_196_197,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_15,                  115
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_136_137,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_197_198,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_15,                   18
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_137_138,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_198_199,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_138_139,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_bank_conflict,                   63
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_139_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_199_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_updates,                  125
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_140_141,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_200_201,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_141_142,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_201_202,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_142_143,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_202_203,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_6,                10374
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_143_144,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_203_204,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_144_145,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_204_205,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_145_146,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_15: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_2: ittage_table_hits,                  903
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_2,                14538
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_205_206,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_146_147,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_10,                 7573
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_bank_conflict,                   87
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_147_148,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_206_207,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_148_149,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_207_208,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_149_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_208_209,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_updates,                  159
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_150_151,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_209_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_151_152,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_210_211,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_152_153,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_211_212,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_3: ittage_table_hits,                  465
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_212_213,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_153_154,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_bank_conflict,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_42,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_213_214,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_154_155,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_updates,                   64
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_correct_stage_3,                   18
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3.tables_4: ittage_table_hits,                  157
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_155_156,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_214_215,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_156_157,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_target_diff,                77020
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_215_216,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_157_158,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_branch_num_diff,                47134
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_direction_diff,                57596
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_216_217,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_158_159,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_217_218,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_159_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_218_219,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_160_161,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_cfi_idx_diff,                66168
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_25,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_219_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_161_162,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_because_fallThroughError,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_taken,                55353
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_162_163,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_220_221,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_taken,                23412
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_has_br_and_jmp,                  112
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_163_164,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_221_222,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect_when_not_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_222_223,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_br_taken,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_jalr_target,                  140
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_164_165,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_223_224,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_165_166,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_166_167,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_224_225,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_167_168,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect_on_others,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpWrong,                 4996
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_225_226,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_168_169,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s2_redirect,                78765
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_7,                 8699
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_169_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_226_227,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s3_redirect,                  140
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu: s1_not_valid,                54008
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_14,                75803
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_227_228,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_170_171,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_228_229,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_229_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpJRight,                39993
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_171_172,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_230_231,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_5,                10371
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_172_173,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_173_174,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_231_232,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_174_175,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: br_mispredict_stage_2,                 2037
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_hit,                 1011
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_3,                  273
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_0: wrbypass_miss,                  313
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_175_176,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_232_233,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_3,                36429
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_hit,                 2039
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_176_177,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_233_234,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_4_1: wrbypass_miss,                  113
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_23,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_234_235,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_177_178,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_235_236,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_178_179,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_hit,                  905
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_236_237,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_179_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_237_238,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpCWrong,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_1: wrbypass_miss,                   94
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_238_239,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_12,                   21
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_hit,                 6629
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_239_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_12,                  840
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_0: wrbypass_miss,                  356
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_180_181,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_240_241,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_181_182,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_241_242,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_182_183,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_242_243,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_183_184,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_243_244,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: jalr_mispredict_stage_3,                   47
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_184_185,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_244_245,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_10,                 7358
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_185_186,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_245_246,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_246_247,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_186_187,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_247_248,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_187_188,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_248_249,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_188_189,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_189_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_249_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_250_251,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_190_191,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_45,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_251_252,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_191_192,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_252_253,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_0,                  259
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_253_254,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_192_193,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_254_255,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_5,                   26
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_193_194,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: util_255_256,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_194_195,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_195_196,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_7,                15084
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_196_197,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: exHalf,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_16,                   31
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry,                  529
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_197_198,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: empty,               477930
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_12,                   16
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_198_199,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: in,              2229326
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_199_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out,              2226075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_2,                   33
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_200_201,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: out_try,              3390291
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_201_202,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.intDq: fake_block,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_202_203,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_4,                 9594
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_9,                   21
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_203_204,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: utilization,              1553555
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: BpBInstr,               583706
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_204_205,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_0_1,              1293531
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_26,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_6: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_1_2,               174425
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_205_206,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_2_3,               182450
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_206_207,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_init_entry_len_16,                  200
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_3_4,                59536
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_207_208,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: mispredict_stage_1,                 2903
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_4_5,                28596
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_208_209,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_209_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_5_6,                20761
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_210_211,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_6_7,                16552
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_211_212,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_7_8,                21394
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_212_213,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_8_9,                17202
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_213_214,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_9_10,                10468
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_214_215,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_new_entry_only_br,                  176
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_215_216,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_10_11,                 6954
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: correct_stage_1,               529056
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_216_217,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_11_12,                 3647
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_217_218,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_12_13,                 1262
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_218_219,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_13_14,                  691
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_7,                26228
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_14_15,                  147
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_219_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_8,                 7770
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_220_221,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_15_16,                   44
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_221_222,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_37,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_222_223,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_16_17,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_7,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_223_224,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_17_18,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_224_225,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: commit_num_inst_11,                47466
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_225_226,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_226_227,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_6,                11169
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_20_21,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_227_228,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: s3_ftb_entry_len_15,                26670
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_228_229,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_21_22,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_229_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_22_23,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_230_231,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_23_24,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_13,                 7992
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_231_232,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_24_25,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_232_233,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_25_26,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_233_234,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_26_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftb_modified_entry_len_16,                  192
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_234_235,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_27_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_235_236,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_236_237,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_28_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.ftq: ftq_has_entry_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_237_238,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_29_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_238_239,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_30_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_239_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_31_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_240_241,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_32_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_241_242,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_33_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_242_243,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_34_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_243_244,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_35_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_244_245,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_36_37,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_245_246,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_37_38,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_246_247,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_38_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_247_248,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_39_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_248_249,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_40_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_249_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_41_42,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_250_251,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_14: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_42_43,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_251_252,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_43_44,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_252_253,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_44_45,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_253_254,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_45_46,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_254_255,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_46_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: util_255_256,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_47_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_48_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: exHalf,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_49_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: empty,               283260
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_50_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: rollback,                  213
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_51_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCycle,                18920
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_52_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: mmioCnt,                  451
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_53_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: refill,                   60
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_54_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_success,                  509
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_55_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: writeback_blocked,                   25
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_56_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.loadQueue: utilization_miss,                 1495
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_57_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_58_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_59_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_60_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_61_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_62_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_63_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_64_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_65_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_66_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_67_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_68_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_valid,                45912
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_69_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire,                45912
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_70_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: in_fire_first_issue,                45912
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_71_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success,                45910
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_72_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_73_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_success_once,                45910
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_74_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s0: addr_spec_failed_once,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_75_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_valid,                45853
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_76_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_valid,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire,                45853
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_77_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: in_fire,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: in_fire_first_issue,                45853
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_78_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_79_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_valid,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.StoreUnit_0.store_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_80_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.std: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_81_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_valid,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_82_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: in_fire,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_83_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_valid,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_84_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1.mou: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_85_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_86_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_87_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_88_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_fire,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_89_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_int_valid,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_90_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_91_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: from_fp_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_92_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_93_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_1: out_valid,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_94_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection_dup: oldest_override_0,               622593
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_95_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection_dup: oldest_same_as_selected_0,               183887
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_96_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection_dup: oldest_override_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_97_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.oldestSelection_dup: oldest_same_as_selected_1,               502438
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_98_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                   84
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_99_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_dispatch_bypass_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_100_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_select_0,                 4825
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_101_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_oldest,                89256
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_102_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                89256
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_103_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: fast_blocked_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_104_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_105_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_fire_0,                81405
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_106_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_0,                81405
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_107_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_0,              2333971
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_108_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_fire_1,                12962
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_109_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_valid_1,                12962
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_110_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: srcState_ready_1,              2396424
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_111_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_fire_0,                94164
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_112_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: deq_valid_0,                94164
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_113_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_0,                   84
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_114_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_0,                   84
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_115_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_0,                   84
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_116_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_0_1,                   63
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_117_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_1,                15575
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_118_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_1,                15575
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_119_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_0,                15575
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_120_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_1_1,                15239
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_121_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_2,                26768
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_122_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_2,                26768
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_123_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_0,                26768
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_124_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_2_1,                26102
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_125_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_3,                38861
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_126_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_3,                38860
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_127_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_0,                38770
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_128_129,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_3_1,                37687
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_129_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_4,                 9995
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_130_131,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_4,                 9995
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_131_132,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_0,                 9947
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_132_133,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_4_1,                 9173
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_5,                 2204
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_133_134,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_5,                 2204
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_134_135,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_0,                 2205
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_135_136,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_5_1,                 1846
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_136_137,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_6,                  639
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_137_138,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_13: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_6,                  639
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_138_139,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_0,                  639
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_139_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_6_1,                  596
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_140_141,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: select_7,                   39
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_141_142,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_7,                   39
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_142_143,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_0,                   39
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_143_144,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: num_wakeup_7_1,                   38
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_144_145,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: redirect_num,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_145_146,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: allocate_num,                94332
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_146_147,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0: issue_num_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_147_148,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_dispatch_bypass_0,                 7449
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_148_149,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_dispatch_bypass_1,                78877
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_149_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_select_0,                21274
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_150_151,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_select_1,                25407
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_151_152,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_oldest,                17271
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_152_153,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_oldest_override_select_0,                17271
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_153_154,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_154_155,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_0,                  771
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_155_156,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_156_157,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_0,                 2910
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_157_158,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_0_1,                 3024
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_158_159,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: source_bypass_1_1,                 6274
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_159_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_fire_0,               141673
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_160_161,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_0,               141673
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_161_162,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_0,              1356939
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_162_163,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_163_164,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_fire_1,                 9719
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_164_165,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_valid_1,                 9719
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_165_166,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: srcState_ready_1,              1607791
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_166_167,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: load_wait_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_167_168,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_0,                45912
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_168_169,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_0,                45912
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_169_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_170_171,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_fire_1,               103933
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_171_172,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_valid_1,               103933
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_172_173,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: deq_not_first_issue_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_173_174,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_0,                 2077
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_174_175,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_0,                 2076
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_175_176,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_0_0,                 2073
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_176_177,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_1,                 3119
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_177_178,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_1,                 3114
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_178_179,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_1_0,                 3098
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_179_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_2,                 4399
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_180_181,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_2,                 4399
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_181_182,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_2_0,                 4380
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_182_183,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_183_184,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_3,                 6208
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_184_185,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_3,                 6206
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_185_186,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_3_0,                 6112
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_186_187,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_187_188,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_4,                 8323
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_188_189,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_189_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_4,                 8315
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_190_191,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_4_0,                 8118
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_191_192,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_5,                13117
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_192_193,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_193_194,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_194_195,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_5,                13090
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_195_196,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_5_0,                11600
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_196_197,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_6,                32744
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_197_198,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_6,                32605
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_198_199,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_6_0,                14514
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_199_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_200_201,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_7,                67016
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_201_202,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_7,                66836
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_202_203,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_7_0,                16864
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_203_204,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_204_205,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_8,                 7310
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_205_206,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_206_207,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_8,                 7254
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_207_208,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_208_209,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_8_0,                 2944
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_209_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_9,                 1862
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_210_211,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_9,                 1855
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_211_212,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_9_0,                 1370
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_212_213,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_10,                  209
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_213_214,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_10,                  208
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_214_215,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_10_0,                   69
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_11,                  146
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_215_216,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_11,                  140
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_216_217,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_11_0,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_217_218,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_12,                  103
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_218_219,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_12,                  103
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_219_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_12_0,                   56
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_220_221,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_13,                  674
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_221_222,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_13,                  674
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_222_223,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_13_0,                  643
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_223_224,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_14,                 1279
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_224_225,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_14,                 1278
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_225_226,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_14_0,                 1278
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_226_227,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: select_15,                 1692
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_227_228,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_15,                 1692
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_228_229,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: num_wakeup_15_0,                 1677
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_229_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: redirect_num,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_230_231,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: allocate_num,               150784
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_231_232,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_12: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_0_1,              1695999
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_232_233,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0: issue_num_1_2,               141663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_233_234,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_dispatch_bypass_0,                 5849
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_234_235,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_235_236,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_dispatch_bypass_1,                26552
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_236_237,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_select_0,                 4051
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_237_238,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_select_1,                49992
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_238_239,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_oldest,                63130
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_239_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_oldest_override_select_0,                63130
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_240_241,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_241_242,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_fire_0,               141673
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_242_243,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_0,               141673
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_243_244,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_0,              1020468
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_244_245,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_fire_1,                 9719
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_245_246,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_valid_1,                 9719
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_246_247,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: srcState_ready_1,              1426771
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_247_248,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_0,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_248_249,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_0,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_249_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_fire_1,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_250_251,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: deq_valid_1,                76322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_251_252,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_0,                 1388
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_252_253,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_0,                 1388
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_253_254,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_0_0,                 1386
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_254_255,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_1,                 1883
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: util_255_256,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_1,                 1881
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_1_0,                 1883
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: exHalf,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_2,                 2909
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: empty,              1293532
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: in,               719080
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_2,                 2909
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out,               717397
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_2_0,                 2880
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: out_try,              1228813
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_3,                 4949
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.lsDq: fake_block,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_3,                 4947
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_3_0,                 4799
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_4,                 7790
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_4,                 7785
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_4_0,                 7635
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_5,                13186
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_5,                13164
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_5_0,                12349
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_6,                32361
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_6,                32269
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_6_0,                28528
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_7,                74621
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_7,                74474
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_7_0,                52904
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_8,                 8825
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_8,                 8768
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_8_0,                 3405
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_9,                  676
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_9,                  665
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_9_0,                  206
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_10,                  122
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_10,                  122
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_10_0,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_11,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_11,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_11_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_12_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_13,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_13,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_13_0,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_14,                   98
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_14,                   95
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_14_0,                   97
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: select_15,                  761
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_15,                  761
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: num_wakeup_15_0,                  760
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: redirect_num,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: allocate_num,               150784
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_0_1,              1695127
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0: issue_num_1_2,               142535
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                24717
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_failed,                51913
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: vaddr_match_really_failed,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: utilization,              3670781
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_0_1,               874379
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.fence: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_1_2,               268667
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_2_3,               211927
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_3_4,               114830
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_4_5,                61845
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_5_6,                44405
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_6_7,                45782
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_7_8,                60894
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_8_9,                49873
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: num_valid_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_9_10,                40903
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.fuInReady_buffer: aver_num_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_10_11,                33993
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_11_12,                19293
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_10: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_dispatch_bypass_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_12_13,                 7047
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_select_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_13_14,                 1446
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_oldest_override_select_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_14_15,                  806
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: source_bypass_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_15_16,                  245
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_fire_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_16_17,                  301
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_valid_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_17_18,                  105
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: srcState_ready_0,              5512977
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_18_19,                   82
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_fire_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_19_20,                  128
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: deq_valid_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_20_21,                  148
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_21_22,                  136
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_22_23,                  342
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_23_24,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_24_25,                   26
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_25_26,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_26_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_27_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_28_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_29_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_30_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_31_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_32_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_33_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_34_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_35_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_36_37,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_37_38,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_38_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_39_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_40_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_41_42,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_42_43,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_43_44,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_5_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_44_45,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_45_46,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_46_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_47_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_6_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_48_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: select_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_49_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_50_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_51_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: num_wakeup_7_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_52_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: redirect_num,                 5664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_53_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: allocate_num,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_54_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0: issue_num_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_55_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_56_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_57_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_58_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_59_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_60_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_61_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_62_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_63_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_64_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_65_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_66_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_67_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_68_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_69_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_70_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_71_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_72_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_73_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_74_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_75_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_76_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_77_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_78_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_valid,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_0,                59863
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_79_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: in_fire,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_same_as_selected_0,                 2088
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_80_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_valid,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_81_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.std: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_82_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.oldestSelection: oldest_same_as_selected_1,                59598
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_83_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_valid,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_valid,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_84_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: in_fire,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: in_fire,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_85_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_valid,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_valid,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_86_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0.mou: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.csr: out_fire,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_87_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: req_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_88_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: tlb_req_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_89_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater2: ptw_req_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.mul_pipe: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_90_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: req_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_91_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: tlb_req_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_92_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.itlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_hits,               239008
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_93_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_read_misses,               428968
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1.f2f: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_94_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_hits,               442264
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_95_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_commit_misses,                  528
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_96_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_req,               442792
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_97_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored_old_entry,               439004
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_98_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_update_ignored_fauftb_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2: ftb_updated,                 3788
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_99_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_100_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_release,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_101_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_resp,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_count_source1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_102_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: wb_probe_ttob_fix,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_busy,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_103_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_blocked_by_channel_C,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: fsm_idle,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_104_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.wb.entries_17: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: resp_blocked,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_105_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_106_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.ptw: mem_blocked,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_107_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access,               969866
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_108_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_109_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts0,              1659467
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_110_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_111_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts1,               689601
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_9: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_112_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_113_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_114_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_115_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_116_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_117_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_118_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: accessPorts5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_119_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitPorts5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_120_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: hitspPorts5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_121_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_122_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.superPage_tlb_super_fa: refill1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_123_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_valid,              3268161
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_124_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: allocate_fire,              3092150
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_valid,              3116120
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_125_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler: issue_fire,              3113712
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_126_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: llptw_in_block,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_127_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_128_129,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_129_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_130_131,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_131_132,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_132_133,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: enq_state6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_133_134,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util0,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_134_135,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util0,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_135_136,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util0,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_136_137,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_137_138,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_138_139,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_139_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_140_141,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_141_142,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_142_143,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_143_144,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_144_145,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_145_146,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_146_147,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_147_148,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_148_149,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_149_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_150_151,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_151_152,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: util6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_util6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_152_153,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: waiting_util6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_153_154,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_154_155,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: mem_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_155_156,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.llptw: blocked_in,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_156_157,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_157_158,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_158_159,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_count1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_159_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_count_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: req_blocked_by_mq,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_160_161,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util0,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_161_162,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_162_163,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_163_164,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_164_165,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_165_166,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_166_167,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_req_util7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_167_168,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_168_169,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw: mem_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_169_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_170_171,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_171_172,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_172_173,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_173_174,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_174_175,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_175_176,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_176_177,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_177_178,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_178_179,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_179_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_180_181,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_181_182,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_182_183,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_183_184,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_184_185,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_185_186,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_186_187,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_187_188,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_188_189,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: access_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_189_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_190_191,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_191_192,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_192_193,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_193_194,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_194_195,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_195_196,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_196_197,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: sp_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_197_198,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pte_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_198_199,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_access_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_199_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_200_201,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_201_202,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_202_203,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_203_204,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l1_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_204_205,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l2_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_205_206,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_206_207,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_l3_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_8: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_sp_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_207_208,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: pre_pte_hit_pre_first,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_208_209,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: rwHarzad,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_209_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: out_blocked,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_210_211,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_211_212,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1AccessIndex3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_212_213,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_213_214,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_214_215,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_215_216,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2AccessIndex3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_216_217,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_217_218,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_218_219,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_219_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_220_221,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3AccessIndex7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_221_222,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_222_223,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPAccessIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_223_224,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_224_225,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L1RefillIndex3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_225_226,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_226_227,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_227_228,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L2RefillIndex3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_228_229,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_229_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_230_231,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_231_232,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_232_233,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_233_234,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: L3RefillIndex7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_234_235,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_235_236,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: SPRefillIndex1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_236_237,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_237_238,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_238_239,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_239_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_240_241,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l1Refill_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_241_242,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l2Refill_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_242_243,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: l3Refill_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_243_244,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.cache: spRefill_pre,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_244_245,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_245_246,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_246_247,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_247_248,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_248_249,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_249_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_250_251,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_251_252,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_252_253,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_253_254,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_254_255,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: util_255_256,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: full,                   85
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: exHalf,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: empty,               874380
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCycle,                17923
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmioCnt,                  448
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_success,                  448
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: mmio_wb_blocked,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: validEntryCnt,              3670781
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: cmtEntryCnt,              1002218
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.lsq.storeQueue: nCmtEntryCnt,              3128851
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_7: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wait_for_src_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_0_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_0_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_from_fma_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_2_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_2_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_3_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_3_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: wakeup_4_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: critical_wakeup_4_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_6: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_5: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_4: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_primary,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_D,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: penalty_from_grant_to_refill,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_1_2,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_3: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_primary,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_D,                  105
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: penalty_from_grant_to_refill,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_1_2,              1837545
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_50_60,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_50_60,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_2: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_primary,                    8
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_req_merged,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_D,                  260
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: penalty_from_grant_to_refill,                   16
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_1_2,              1837354
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_17_18,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_18_19,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_50_60,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: load_miss_penalty_to_use_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_14_15,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_15_16,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_50_60,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_1: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_primary,                   56
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_req_merged,                   35
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use,                 1203
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: main_pipe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_blocked_by_channel_A,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_D,                 1885
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_waiting_for_channel_E,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: penalty_from_grant_to_refill,                  112
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: soft_prefetch_number,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_1_2,              1835441
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_17_18,                   25
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_40_50,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_50_60,                   27
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_60_70,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: miss_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_16_17,                    9
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_30_40,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_50_60,                   17
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: load_miss_penalty_to_use_90_100,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_14_15,                   25
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_16_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_17_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_18_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_19_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_30_40,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_50_60,                   28
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.missQueue.entries_0: a_to_d_penalty_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_input_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ptw.ptw.prefetch: l2tlb_prefetch_output_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: issue_count_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock: writeback_count_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpDispatch: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: in_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_2: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: from_fp_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access,               969866
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: from_fp_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts0,              1659467
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_1: out_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts1,               689601
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: allocate_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intBusyTable: busy_count,             22602823
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler: issue_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.fpBusyTable: busy_count,                  378
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_0,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_hit,               163598
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_0,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.bt.wrbypass: wrbypass_miss,                 7794
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_hit,                13193
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_0: wrbypass_miss,                  374
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_hit,                11793
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_4_1: wrbypass_miss,                  144
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_valid_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_hit,                 3129
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_fire_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: accessPorts5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_0: wrbypass_miss,                  387
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_0_1,              1837630
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitPorts5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_hit,                  233
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_1_2,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: hitspPorts5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_3_1: wrbypass_miss,                   76
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: in_count_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_0_1,              1837630
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: access3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_1_2,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.fpArbiter: out_count_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.io_ptw_tlb_itlb.normalPage_tlb_normal_fa: refill3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_0,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_0,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_1,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_1,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_2,                94142
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_2,                94142
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_3,                67948
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_3,                65546
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_5,               337906
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_5,               337906
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_valid_6,               213584
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_fire_6,               213584
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_0_1,               369441
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_1_2,               451391
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_2_3,               790198
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_3_4,               184198
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_4_5,                39983
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_5_6,                 2451
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: in_count_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_0_1,               365814
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_1_2,               460801
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_2_3,               800849
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_3_4,               163438
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_4_5,                32855
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_5_6,                13905
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.wbArbiter.intArbiter: out_count_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_A_req,                   77
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_A_hit,                    9
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_C_req,                   13
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_hit,                 2697
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_C_hit,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_0: wrbypass_miss,                  206
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_dirty,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_7: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_hit,                 3861
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_0_1: wrbypass_miss,                  191
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_TIP,                   14
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_hit,                 8733
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_0: wrbypass_miss,                  123
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.directory: selfdir_INVALID,                   76
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_5: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_hit,                 1759
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_1_1: wrbypass_miss,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_hit,                10093
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_0,                17271
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_0: wrbypass_miss,                  521
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_4: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_same_as_selected_0,                 6145
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_hit,                 4504
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_override_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_6_1: wrbypass_miss,                  139
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.oldestSelection: oldest_same_as_selected_1,                17246
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_hit,                 5810
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_fire,                94164
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_0: wrbypass_miss,                  326
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: from_int_valid,                94164
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_3: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_hit,                  263
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_fire,                94142
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_hit,                13205
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_2: out_valid,                94142
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_7_1: wrbypass_miss,                   60
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_0: wrbypass_miss,                  220
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_hit,                37333
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_0,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_1,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_0: wrbypass_miss,                  160
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_hit,                10108
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_hit,                 1195
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_2: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_2,                94164
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_1_1: wrbypass_miss,                   49
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_0_1: wrbypass_miss,                   35
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: issue_count_3,                65578
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_hit,                 3041
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_hit,                 1187
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_0_1,               542483
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_1_2,               455999
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_0: wrbypass_miss,                  327
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_0: wrbypass_miss,                  279
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_2_3,               770831
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock: writeback_count_3_4,                68349
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_hit,                  443
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_hit,                   43
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_fire,                65578
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: from_int_valid,                67980
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_1: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_2_1: wrbypass_miss,                   16
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_fire,                65578
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_hit,                 1672
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_1_1: wrbypass_miss,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3: out_valid,                67980
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_5_0: wrbypass_miss,                  276
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_hit,                 2625
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_hit,                12010
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_fire,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_0: wrbypass_miss,                  172
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_6_1: wrbypass_miss,                   83
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_int_valid,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_hit,                 2663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_hit,                 1393
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: from_fp_valid,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_0: wrbypass_miss,                  232
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_2_1: wrbypass_miss,                  225
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_hit,                 2134
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.stdExeUnits_0: out_valid,                72911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_hit,                12269
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_0: wrbypass_miss,                  528
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_lrsc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_0: wrbypass_miss,                  288
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_hit,                 1370
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_hit,                 9070
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_0: wrbypass_miss,                  260
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dcache.dcache.probeQueue.entries_0: probe_penalty_blocked_by_pipeline,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_req_count_filtered,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_hit,                  403
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_3_1: wrbypass_miss,                   95
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_1: wrbypass_miss,                  157
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_hit,                 3597
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_req_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_0: wrbypass_miss,                  284
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: tlb_resp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_hit,                 1558
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: ptw_resp_count,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_5_1: wrbypass_miss,                   94
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: inflight_cycle,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_hit,                 8534
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter0,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_0: wrbypass_miss,                  558
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_hit,                  854
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter2,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_6_1: wrbypass_miss,                  100
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter3,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_flow,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_hit,                 3473
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter4,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_alloc,                   35
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_reset_u,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_0: wrbypass_miss,                  406
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_write_blocks_read,                  513
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_hit,                 1379
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_0,              1837628
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_pred,                  238
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter6,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_1,                   35
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1.bank_wrbypasses_7_1: wrbypass_miss,                   96
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter7,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_hit,                 1293
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater1: counter8,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_0: wrbypass_miss,                  428
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_hit,                  644
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_final_provided_at_commit,                   88
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_0_1: wrbypass_miss,                  129
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_pred,                    6
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_hit,                  571
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_provided_not_used_at_commit,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2.bank_wrbypasses_7_1: wrbypass_miss,                   28
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_pred,                   20
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_hit,                  678
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.a_req_buffer: recv_normal,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_as_final_pred_at_commit,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_valid,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_0: wrbypass_miss,                  282
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_pred,                  503
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: in_fire,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_hit,                  109
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_flow,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_valid,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_0_alt_provider_not_used_at_commit,                  212
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_0_1: wrbypass_miss,                  116
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_alloc,                   34
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_pred,                  214
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1.alu: out_fire,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_hit,                  495
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_final_provided_at_commit,                   99
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_fire,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_0: wrbypass_miss,                  318
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_pred,                   20
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: from_int_valid,               936645
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_0,              1837629
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_provided_not_used_at_commit,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_fire,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_hit,                  699
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_1,                   34
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_pred,                   12
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_1: out_valid,               936645
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_1_1: wrbypass_miss,                   81
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_fire,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_as_final_pred_at_commit,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_hit,                 2825
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_pred,                  237
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: from_int_valid,              1106343
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_1_alt_provider_not_used_at_commit,                  110
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_fire,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_2_1: wrbypass_miss,                  173
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.a_req_buffer: recv_normal,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_pred,                  248
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_hit,                 1024
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0: out_valid,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_final_provided_at_commit,                  109
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_req,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_3_1: wrbypass_miss,                  105
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_pred,                   12
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_A_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_hit,                 3029
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_provided_not_used_at_commit,                    4
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_0: wrbypass_miss,                  263
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_pred,                    1
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_hit,                  629
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_as_final_pred_at_commit,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_4_1: wrbypass_miss,                  133
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_C_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_pred,                  259
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_hit,                  664
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_dirty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_2_alt_provider_not_used_at_commit,                  128
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_0: wrbypass_miss,                  294
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TIP,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_pred,                  281
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_hit,                  479
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_final_provided_at_commit,                  144
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_5_1: wrbypass_miss,                   83
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_pred,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_hit,                 1500
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.directory: selfdir_INVALID,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_provided_not_used_at_commit,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_0: wrbypass_miss,                  504
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_pred,                   11
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_hit,                  635
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_hit,                 1219
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_as_final_pred_at_commit,                    6
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_6_1: wrbypass_miss,                   89
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_req,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_hit,                 2190
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_0: wrbypass_miss,                  130
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_pred,                   44
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_A_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_hit,                  767
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_3_alt_provider_not_used_at_commit,                   27
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3.bank_wrbypasses_7_0: wrbypass_miss,                  394
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_pred,                   62
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_2_1: wrbypass_miss,                   37
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_final_provided_at_commit,                   37
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_hit,                14565
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_pred,               156359
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_pred,                   11
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_0: wrbypass_miss,                  378
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_correct,               154719
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_C_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_provided_not_used_at_commit,                    6
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_hit,                  237
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_wrong,                 1640
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_dirty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_pred,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_3_1: wrbypass_miss,                   38
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_alt_differs,                41015
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TIP,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_as_final_pred_at_commit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_hit,                10651
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_pred,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_table_4_alt_provider_not_used_at_commit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_0: wrbypass_miss,                  869
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_pred,                 1093
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.directory: selfdir_INVALID,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_hit,                 6660
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_provided_at_commit,                  497
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_na,                 2666
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_4_1: wrbypass_miss,                  135
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_pred,                 1043
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_correct,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_hit,                 2670
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_provider_at_commit,                  477
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_na_wrong,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_pred,                   50
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_use_alt_on_na,                 5240
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_flow,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_0: wrbypass_miss,                  395
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_altpred_at_commit,                   20
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_hit,                  269
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_alloc,                   36
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_failure,                  476
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0.bank_wrbypasses_5_1: wrbypass_miss,                   38
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_pred,                   44
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_0,              1837627
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_update_allocate_success,                 2233
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_ht_as_altpred_at_commit,                   16
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_1,                   36
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_mispred,                 3373
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_pred,               576607
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_reset_u,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_when_no_provider_at_commit,                 3270
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_pred,                    6
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: ittage_use_bim_as_alt_provider_at_commit,                    4
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.a_req_buffer: recv_normal,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_3: updated,                 3767
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_1,                   41
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_req,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_1,                  455
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_A_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_2,                    2
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_2,                  792
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_B_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_3,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_req,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_3,                  297
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_C_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_inc_4,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_dirty,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_0_tick_dec_4,                  622
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TIP,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_pred,                31778
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_BRANCH,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_correct,                30922
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_TRUNK,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_wrong,                  856
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.directory: selfdir_INVALID,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_alt_differs,                15131
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_updated,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_inc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na_ctr_dec,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_na,                 1025
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_correct,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_na_wrong,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_use_alt_on_na,                 4040
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_failure,                  101
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_update_allocate_success,                  832
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_mispred,                 1161
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_reset_u,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_1,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_1,                  117
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_2,                  282
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_3,                  142
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_inc_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_bank_1_tick_dec_4,                  268
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: tage_write_blocks_read,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_pred,               205607
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_0_provided_at_commit,                59046
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_pred,               284064
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_1_provided_at_commit,                86302
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_pred,               114862
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_2_provided_at_commit,                32725
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_pred,                47051
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_table_3_provided_at_commit,                13897
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_pred,              1186079
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_bim_at_commit,               153693
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_pred,                11221
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_use_altpred_at_commit,                 2666
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_pred,               651584
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_0_tage_provided_at_commit,               191970
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_pred,               133390
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_0_provided_at_commit,                18823
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_pred,               202756
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_1_provided_at_commit,                28366
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_pred,                93718
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_2_provided_at_commit,                26942
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_pred,                30429
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_table_3_provided_at_commit,                 7385
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_pred,              1377370
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_bim_at_commit,                30753
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_pred,                19205
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_use_altpred_at_commit,                 1025
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_pred,               460293
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1: bank_1_tage_provided_at_commit,                81516
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_conflict,                  737
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_0,                  160
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_0,                37333
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_0,                  327
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_0,                 3041
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_flow,                   77
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_0,                  172
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_alloc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_0,                 2625
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_0,                  288
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_0,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_0,                12269
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_0,                  374
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_0,                13193
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_0,                  284
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: recv_prefetch,                   12
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_0,                 3597
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.a_req_buffer: recv_normal,                   65
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_0,                  558
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_0,                 8534
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_0,                  406
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_flow,                   73
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_0,                 3473
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_alloc,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_enq_1,                   35
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_wrbypass_hit_1,                 1195
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_0,              1837609
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_enq_1,                   32
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_1,                   54
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_wrbypass_hit_1,                  443
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_enq_1,                  225
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_wrbypass_hit_1,                 1393
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: recv_prefetch,                   16
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_enq_1,                   95
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.a_req_buffer: recv_normal,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_wrbypass_hit_1,                 9070
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_enq_1,                  144
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_wrbypass_hit_1,                11793
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_flow,                   76
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_enq_1,                   94
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_alloc,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_wrbypass_hit_1,                 1558
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_enq_1,                  100
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_0,              1837663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_wrbypass_hit_1,                  854
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_enq_1,                   96
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_wrbypass_hit_1,                 1379
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_real_updates,                 5454
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: recv_prefetch,                   17
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.a_req_buffer: recv_normal,                   59
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_flow,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_silent_updates_eliminated,                33252
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_alloc,                   33
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_real_updates,                  658
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_silent_updates_eliminated,                 3101
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_0,              1837630
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_real_updates,                 1627
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_1,                   33
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_silent_updates_eliminated,                 2255
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_real_updates,                 2073
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_silent_updates_eliminated,                14176
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_prefetch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_real_updates,                 2205
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.a_req_buffer: recv_normal,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_silent_updates_eliminated,                14586
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_real_updates,                 1249
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_merge,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_silent_updates_eliminated,                 3570
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_flow,                   77
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_real_updates,                 4825
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_alloc,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_silent_updates_eliminated,                 5096
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_full,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_real_updates,                 2024
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_0,              1837662
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_silent_updates_eliminated,                 3007
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_1,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_hits,               731285
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_update_req,                38706
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: req_buffer_util_3,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_0_updated,                  119
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: recv_prefetch,                   17
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_0_updated,                  104
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.a_req_buffer: recv_normal,                   60
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_li_1_updated,                   70
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_0_br_pi_1_updated,                   85
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_update_req,                 3759
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_0_updated,                  271
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_0_updated,                  179
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_li_1_updated,                  107
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_1_br_pi_1_updated,                  199
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_update_req,                 3882
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_0_updated,                  355
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_0_updated,                  292
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_li_1_updated,                  305
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_2_br_pi_1_updated,                  368
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_update_req,                16249
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_0_updated,                  419
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_0_updated,                  225
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_li_1_updated,                  188
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_3_br_pi_1_updated,                  382
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_update_req,                16791
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_0_updated,                  373
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_0_updated,                  347
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_li_1_updated,                  216
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_4_br_pi_1_updated,                  242
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_update_req,                 4819
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_0_updated,                  200
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_0_updated,                  190
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_li_1_updated,                  103
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_5_br_pi_1_updated,                  113
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_update_req,                 9921
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_0_updated,                  492
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_0_updated,                  260
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_li_1_updated,                  186
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_6_br_pi_1_updated,                  418
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_valid,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_0_10,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_update_req,                 5031
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: in_fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_10_20,                   17
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_0_updated,                  383
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_valid,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_20_30,                    9
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_0_updated,                  288
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.fuBlock.exeUnits_0.fmac.add_pipe: out_fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_li_1_updated,                  126
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_40_50,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_1: tage_table_bank_7_br_pi_1_updated,                  221
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_50_60,                   14
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_conflict,                  659
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_60_70,                   39
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_0,                  428
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_0,                 1293
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: req_blank_ignore_ready,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_0,                  220
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.dtlbRepeater2: resp_blank_ignore_ready,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_0,                13205
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_valid,                   32
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_0,                  279
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: in_fire,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_0,                 1187
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_valid,                   33
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_0,                  387
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_3.i2f: out_fire,                   32
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_0,                 3129
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel fire,                   66
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_0,                  313
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_0,                 1011
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_0,                  276
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_0,                 1672
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_0,                  356
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_0,                 6629
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_0,                  232
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_0,                 2663
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_enq_1,                  129
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_wrbypass_hit_1,                  644
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_enq_1,                   49
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_wrbypass_hit_1,                10108
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_enq_1,                   16
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Get stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_wrbypass_hit_1,                   43
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_enq_1,                   76
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel Hint stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_wrbypass_hit_1,                  233
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock fire,                   66
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_enq_1,                  113
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_0_290_300,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_wrbypass_hit_1,                 2039
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                 1833
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_enq_1,                   94
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_0_10,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_wrbypass_hit_1,                  905
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel fire,                  132
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_enq_1,                   83
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_wrbypass_hit_1,                12010
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_enq_1,                   28
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_wrbypass_hit_1,                  571
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_real_updates,                  723
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_silent_updates_eliminated,                 1651
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_real_updates,                 2326
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_silent_updates_eliminated,                11299
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_real_updates,                  378
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_silent_updates_eliminated,                 1140
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_real_updates,                 1717
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel Grant stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_silent_updates_eliminated,                 1952
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_real_updates,                  614
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData fire,                  132
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_silent_updates_eliminated,                 2859
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_real_updates,                  529
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_silent_updates_eliminated,                 2198
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_real_updates,                 1627
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_silent_updates_eliminated,                12759
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_real_updates,                  635
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_silent_updates_eliminated,                 2849
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_hits,               251553
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_update_req,                 2374
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_0_updated,                  452
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_0_updated,                  241
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_li_1_updated,                  168
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_0_br_pi_1_updated,                  379
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_update_req,                13625
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_0_updated,                  242
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_0_updated,                   88
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_li_1_updated,                   82
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_1_br_pi_1_updated,                  236
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Get stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                   49
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_update_req,                 1518
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_0_updated,                  197
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Hint stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_0_updated,                   69
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_li_1_updated,                   38
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_2_br_pi_1_updated,                  166
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'B' channel Probe stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_update_req,                 3669
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_0_updated,                  298
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_0_updated,                  181
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_li_1_updated,                  100
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_3_br_pi_1_updated,                  217
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_update_req,                 3473
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_0_updated,                  350
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_0_updated,                  256
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_li_1_updated,                  150
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_4_br_pi_1_updated,                  244
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_update_req,                 2727
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_0_updated,                  236
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_0_updated,                  206
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_li_1_updated,                  120
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_5_br_pi_1_updated,                  150
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_update_req,                14386
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_0_updated,                  309
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel Release stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_0_updated,                  187
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_li_1_updated,                  141
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_6_br_pi_1_updated,                  263
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_update_req,                 3484
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel fire,                   66
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_0_updated,                  192
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: dcache_bank_0 'E' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_0_updated,                  105
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_li_1_updated,                   53
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel fire,                  175
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_2: tage_table_bank_7_br_pi_1_updated,                  140
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_conflict,                  402
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_0,                  282
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_0,                  678
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_0,                  318
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_0,                  495
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_0,                  528
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_0,                 2134
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_0,                  260
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_0,                 1370
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_0,                  263
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_0,                 3029
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_0,                  294
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_0,                  664
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_0,                  504
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_0,                 1500
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_0,                  394
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock fire,                  175
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_0,                 2190
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_enq_1,                  116
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_wrbypass_hit_1,                  109
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_enq_1,                   81
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_wrbypass_hit_1,                  699
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel fire,                  381
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_enq_1,                  173
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_wrbypass_hit_1,                 2825
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_enq_1,                  105
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_wrbypass_hit_1,                 1024
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_enq_1,                  133
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_wrbypass_hit_1,                  629
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_enq_1,                   83
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_wrbypass_hit_1,                  479
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_enq_1,                   89
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_wrbypass_hit_1,                  635
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_enq_1,                  157
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_wrbypass_hit_1,                  403
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_real_updates,                  725
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel Grant stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_silent_updates_eliminated,                  436
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_real_updates,                  571
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData fire,                  350
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_silent_updates_eliminated,                 1018
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_real_updates,                 1571
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_silent_updates_eliminated,                 3958
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck fire,                   31
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_real_updates,                  365
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_silent_updates_eliminated,                 2393
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel fire,                    3
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_real_updates,                 2363
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_silent_updates_eliminated,                 1685
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_real_updates,                  590
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_silent_updates_eliminated,                  923
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_real_updates,                 1111
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_silent_updates_eliminated,                 1594
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_real_updates,                  808
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_silent_updates_eliminated,                 2323
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_hits,                77572
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_update_req,                 1161
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_0_updated,                  220
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Get stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_0_updated,                  127
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_li_1_updated,                   99
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Hint stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_0_br_pi_1_updated,                  192
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe fire,                    3
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_update_req,                 1589
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'B' channel Probe stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_0_updated,                  286
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel fire,                   68
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_0_updated,                  186
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_li_1_updated,                   70
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_1_br_pi_1_updated,                  170
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_update_req,                 5529
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_0_updated,                  424
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_0_updated,                  366
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_li_1_updated,                  245
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_2_br_pi_1_updated,                  303
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_update_req,                 2758
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_0_updated,                  241
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_0_updated,                  184
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData fire,                    6
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_li_1_updated,                   78
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_3_br_pi_1_updated,                  135
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_update_req,                 4048
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel Release stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_0_updated,                  372
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData fire,                   62
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_0_updated,                  248
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_li_1_updated,                  100
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel fire,                  175
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_4_br_pi_1_updated,                  224
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: icache_bank_1 'E' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_update_req,                 1513
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_0_updated,                  186
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_0_updated,                  185
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_li_1_updated,                  136
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_5_br_pi_1_updated,                  137
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_update_req,                 2705
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_0_updated,                  410
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_0_updated,                  275
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_li_1_updated,                   72
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_6_br_pi_1_updated,                  207
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_update_req,                 3131
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_0_updated,                  363
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_0_updated,                  229
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_li_1_updated,                   92
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_3: tage_table_bank_7_br_pi_1_updated,                  226
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_conflict,                  691
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_0,                  206
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_0,                 2697
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_0,                  123
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_0,                 8733
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_0,                  130
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_0,                 1219
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_0,                  378
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_0,                14565
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_0,                  869
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_0,                10651
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_0,                  395
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_0,                 2670
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_0,                  521
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_0,                10093
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_0,                  326
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_0,                 5810
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel Grant stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_enq_1,                  191
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_wrbypass_hit_1,                 3861
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_enq_1,                    3
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_wrbypass_hit_1,                 1759
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_enq_1,                   37
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.misc.busPMU: ptw_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_wrbypass_hit_1,                  767
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_enq_1,                   38
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_wrbypass_hit_1,                  237
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_enq_1,                  135
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_wrbypass_hit_1,                 6660
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_enq_1,                   38
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_wrbypass_hit_1,                  269
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_enq_1,                  139
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_wrbypass_hit_1,                 4504
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_enq_1,                   60
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_wrbypass_hit_1,                  263
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_real_updates,                 1885
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_silent_updates_eliminated,                 4993
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_real_updates,                 3358
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_silent_updates_eliminated,                 7095
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_real_updates,                  221
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_silent_updates_eliminated,                 1890
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_real_updates,                10899
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_silent_updates_eliminated,                 4258
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_real_updates,                 3847
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_silent_updates_eliminated,                12690
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_real_updates,                  906
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_silent_updates_eliminated,                 2269
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_real_updates,                 1309
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_silent_updates_eliminated,                13675
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_valid,               632718
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_real_updates,                  686
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire,               632718
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_silent_updates_eliminated,                 5707
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: in_fire_first_issue,               544554
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_hits,               820927
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_update_req,                 6878
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: tlb_miss_first_issue,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_0_updated,                  268
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_0_updated,                  272
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.LoadUnit_0.load_s1: stall_out,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_li_1_updated,                  250
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_0_br_pi_1_updated,                  246
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_update_req,                10453
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_0_updated,                  108
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_0_updated,                   70
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_li_1_updated,                   20
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_1_br_pi_1_updated,                   58
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_update_req,                 2111
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_0_updated,                  122
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_0_updated,                   99
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_li_1_updated,                   65
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_2_br_pi_1_updated,                   88
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_update_req,                15157
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_0_updated,                  191
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_0_updated,                  188
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_li_1_updated,                  126
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_3_br_pi_1_updated,                  129
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_update_req,                16537
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_0_updated,                  330
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_0_updated,                  184
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_li_1_updated,                  135
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_4_br_pi_1_updated,                  281
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_update_req,                 3175
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_0_updated,                  294
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_0_updated,                  269
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_li_1_updated,                   86
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_5_br_pi_1_updated,                  111
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_update_req,                14984
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_0_updated,                  215
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_0_updated,                  135
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_li_1_updated,                  114
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_6_br_pi_1_updated,                  194
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_update_req,                 6393
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_0_updated,                  250
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_0_updated,                  216
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_li_1_updated,                  124
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_1.tables_0: tage_table_bank_7_br_pi_1_updated,                  158
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_0: PrefetchEntryReq2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_hits,               520180
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.icache.missUnit.prefEntries_1: PrefetchEntryReq2,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_read_misses,               147796
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.probeHelperOpt: client_dir_conflict,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.fpBusyTable: busy_count,                  378
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hits,               421229
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access,               247626
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_misses,                21563
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                89256
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_read_hit_pred_miss,                10838
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.oldestSelection: oldest_override_0,                 3228
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_0,                16675
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_2.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_0,                13350
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_override_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_0,                 4962
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_1,                14641
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks_1.scheduler.rs_1.rs_0.oldestSelection: oldest_same_as_selected_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill1_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_1,                11998
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_valid,              3390291
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill2_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: in_fire,              2226075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_1,                 1967
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill3_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_2,                21818
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_valid,              2263447
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_2,                18573
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.intDispatch: out_fire,              2226075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_2,                 2024
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill5_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_3,                24025
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_valid,              3390291
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill6_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_3,                21384
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: in_fire,              2226075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_3,                 2058
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill7_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill8_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_valid,              2263447
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_4,                14452
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill9_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2: out_fire,              2226075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_4,                11784
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill10_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_1_way_hit,               523959
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_4,                 1961
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill11_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_5,                15686
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_1_way_hit,                   47
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill12_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_5,                12175
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_2_way_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill13_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_2_way_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_5,                 1765
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_3_way_hit,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_6,                14323
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill14_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_6,                10798
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_3_way_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: refill15_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_6,                 1749
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_pred_4_way_hit,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_7,                12511
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_update_4_way_hit,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit1_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_7,                 9683
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit2_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0,                  222
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_7,                 1589
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit3_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_8,                22926
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way0_has_empty,                  207
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit4_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_8,                19094
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way0,               219818
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit5_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_8,                 2162
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1,                  152
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_9,                15314
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit6_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way1_has_empty,                  140
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_9,                12659
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit8_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way1,               137138
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_9,                 1823
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit9_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_10,                12088
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2,                   79
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit10_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way2_has_empty,                   70
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_10,                 9784
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit11_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way2,               158058
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_10,                 2195
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit12_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_11,                19771
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit13_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3,                   28
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit14_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_11,                15225
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_replace_way3_has_empty,                   26
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_11,                 1791
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.components_2.ftbBank: ftb_hit_way3,                 8786
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: hit15_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_12,                11078
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_dispatch_bypass_0,               135684
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_12,                 8537
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access0,                40654
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_dispatch_bypass_1,               435758
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_12,                 2220
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_select_0,               350126
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_13,                15708
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access1,                 6526
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_13,                12510
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access2,                13474
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_select_1,               503360
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_13,                 1631
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_oldest,               622593
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access3,               244698
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_oldest_override_select_0,               622593
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_14,                16168
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access4,                56187
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_oldest_override_select_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_14,                13397
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access5,                 7594
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access6,                 4321
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_14,                 2421
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: fast_blocked_1,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access7,                 3601
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_0,               160073
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_15,                14023
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_0,               165288
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_15,                11193
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access8,                 2690
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_0,                86236
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access9,                   46
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_15,                 2067
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_0,               200801
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access10,                   28
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_0,                75086
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_16,                13069
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access11,                   29
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_0_1,               160720
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_16,                10508
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access12,                46502
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_16,                 2067
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_1_1,               104383
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access13,                    4
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_17,                16207
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_2_1,                28094
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access14,                   17
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_17,                12997
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_3_1,                33527
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.memBlock.dtlb_ld_tlb_ld.normalPage_tlb_normal_sa: access15,                   29
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_17,                 2032
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: source_bypass_4_1,                46631
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_18,                14105
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_fire_0,              1189639
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_18,                11004
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_0,              1211743
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_18,                 1820
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_0,              2333971
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_19,                12911
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_fire_1,               875484
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_19,                10255
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_valid_1,               890752
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_19,                 2192
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: srcState_ready_1,              2396424
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_20,                21947
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_0,              1106343
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_20,                17829
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_0,              1106343
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_20,                 2036
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_fire_1,               936645
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_21,                11676
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: deq_valid_1,               936645
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_21,                 9197
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_0,                16099
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_21,                 2005
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_0,                16086
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_22,                11464
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_0,                14059
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_22,                 8149
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_0_1,                 1586
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_22,                 1970
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_1,                21870
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_23,                16312
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_1,                21851
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_23,                13115
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_0,                16073
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_23,                 2211
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_24,                13900
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_1_1,                  700
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_24,                10553
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_2,                52098
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_24,                 1995
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_2,                52061
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_25,                21847
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_25,                18456
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_0,                34638
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_25,                 2010
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_2_1,                 6326
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_26,                25884
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_26,                21447
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_3,                81523
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_26,                 2167
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_3,                81416
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_27,                14959
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_27,                12426
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_0,                56518
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_27,                 2050
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_3_1,                11146
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_4,               130301
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_28,                14140
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_4,               130153
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_28,                11844
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_0,                71167
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_28,                 1776
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_4_1,                17026
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_29,                16572
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_5,               196057
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_29,                13133
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_5,               195700
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_29,                 1658
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_0,               100086
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_30,                14146
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_5_1,                31462
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_30,                11310
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_6,               289141
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_30,                 2095
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_6,               288483
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_pred_hit_way_31,                19834
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_0,               136819
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_commit_hit_way_31,                16862
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_6_1,                52289
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend.bpu.predictors.all_fast_pred_0: uftb_replace_way_31,                 1590
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_7,               338213
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_7,               336865
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_0,               136539
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_7_1,                49311
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_8,               235502
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_8,               234778
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_0,               145270
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_8_1,                46121
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_9,               197021
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_9,               196418
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_0,               127921
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_9_1,                59825
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_10,               176466
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_10,               176166
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_0,               115705
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_10_1,                71543
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_11,               125254
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_11,               125153
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_0,                71439
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_11_1,                26174
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_12,                93386
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_12,                93314
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_0,                55437
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_12_1,                20494
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_13,                53288
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_13,                53259
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_0,                35388
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_13_1,                14239
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_14,                25254
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_14,                25243
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_0,                20280
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_14_1,                 1329
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: select_15,                16048
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_15,                16042
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_0,                15534
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: num_wakeup_15_1,                  218
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: redirect_num,                 5664
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: allocate_num,              2060695
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_0_1,               583967
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0: issue_num_1_2,              1253695
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_0_1,              1470726
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_1_2,               188741
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_2_3,               157134
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_3_4,                20974
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_4_5,                   26
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_5_6,                   56
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_6_7,                    3
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: valid_entries_7_8,                    2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_0,                44509
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_0,                25203
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_0,                 2157
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_0,                 3973
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_0,                38409
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_0,                13080
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_0,                26289
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_0,                    9
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_0,                   45
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_0,                   45
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wait_for_src_1,                27654
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_0_1,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_0_1,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_1_1,                 6885
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_1_1,                 5355
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_2_1,                22297
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_2_1,                 1256
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_3_1,                39462
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_3_1,                10776
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_4_1,                22025
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_4_1,                 2916
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: wakeup_5_1,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_0_1,              1743581
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_1_2,                79726
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_2_3,                14355
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_3_4,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: not_selected_entries,                14355
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_1.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.frontend: FrontendBubble,              3291907
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.waittable: wait_table_bit_set,              2829000
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: interrupt_num,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exception_num,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: flush_pipe_num,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: replay_inst_num,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_idle,              1813510
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_walk,                 2700
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_idle_to_extrawalk,                 2833
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_idle,                 5533
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_walk,                10254
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_walk_to_extrawalk,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingABCmshr,                 5679
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictA,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_valid,              1106343
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: in_fire,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_idle,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_0_10,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_valid,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_walk,                 2833
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_10_20,                    9
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.fuBlock.exeUnits_0.alu: out_fire,              1106343
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: s_extrawalk_to_extrawalk,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_20_30,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: redirect_bypass_to_idle,                    5
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: extra_walk_bypass_to_idle,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_40_50,                    6
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: clock_cycle,              1837663
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_50_60,                   11
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: utilization,             53809541
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_60_70,                   37
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_0_1,                31652
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1_2,                 2870
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_2_3,                 2383
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_3_4,                 3901
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_4_5,                 5087
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_5_6,                 3785
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_6_7,                 4756
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_7_8,                 4167
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_8_9,                 5917
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_9_10,                 4340
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_10_11,                 5790
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_11_12,                 7497
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_12_13,                16292
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_13_14,                11763
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_14_15,                17961
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_15_16,                19000
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_16_17,                45047
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_17_18,                41843
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_18_19,                65139
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_19_20,                39798
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_20_21,                74274
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_21_22,                67310
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_22_23,                64843
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_23_24,                58673
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_24_25,                93604
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_0_10,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_25_26,                90682
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_10_20,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_26_27,               116348
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_27_28,                93228
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_28_29,               106748
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_29_30,                60403
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_50_60,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_30_31,                89652
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_60_70,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_31_32,                42531
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_32_33,                31872
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_33_34,                27861
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_34_35,                29298
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_35_36,                14694
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_36_37,                15303
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_37_38,                19816
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_38_39,                27628
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_39_40,                20364
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_40_41,                 8822
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_41_42,                13435
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_42_43,                20760
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_43_44,                19919
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_44_45,                21181
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_45_46,                 9381
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_46_47,                18909
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_47_48,                20887
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_48_49,                22076
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_49_50,                15584
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_50_51,                 9943
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_51_52,                14898
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_52_53,                17830
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_53_54,                13025
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_54_55,                11682
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   61
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_55_56,                11240
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_56_57,                20138
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_57_58,                 6618
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_58_59,                 9548
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_59_60,                 9688
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_60_61,                 9962
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_61_62,                 3992
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_60_70,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_62_63,                 4170
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_63_64,                 7045
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_64_65,                 5832
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_65_66,                 3047
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_66_67,                 4958
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_67_68,                 2263
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_68_69,                 7978
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_69_70,                 6390
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_70_71,                  949
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_71_72,                  256
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_72_73,                  227
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_73_74,                  144
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_74_75,                  137
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_75_76,                   74
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_76_77,                   69
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_77_78,                   64
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_78_79,                   14
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_79_80,                   52
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_80_81,                  109
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_81_82,                   74
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_82_83,                   56
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_83_84,                   78
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_84_85,                    7
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_85_86,                   28
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                   64
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_86_87,                    2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_87_88,                    1
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_88_89,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_89_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_90_91,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_91_92,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_92_93,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_93_94,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_94_95,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_95_96,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_96_97,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_97_98,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_98_99,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_99_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_100_101,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_101_102,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_102_103,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_103_104,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_104_105,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_105_106,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_106_107,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_107_108,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_108_109,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_109_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_110_111,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_111_112,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_112_113,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_113_114,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_114_115,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_115_116,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_116_117,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_117_118,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_118_119,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_119_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_120_121,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_121_122,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_122_123,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_123_124,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_124_125,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_125_126,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_126_127,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_127_128,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_128_129,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_129_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_130_131,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_131_132,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_132_133,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_133_134,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_134_135,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_135_136,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_136_137,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_137_138,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_138_139,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_139_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_140_141,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_141_142,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_142_143,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_143_144,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_144_145,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_145_146,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_146_147,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_147_148,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_148_149,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_149_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_150_151,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_151_152,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_152_153,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_153_154,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_154_155,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_155_156,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_156_157,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_157_158,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_158_159,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_159_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_160_161,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_161_162,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_162_163,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_163_164,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_164_165,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_165_166,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_166_167,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_167_168,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_168_169,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_169_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_170_171,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_171_172,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_172_173,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_173_174,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_174_175,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_175_176,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_176_177,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_177_178,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_178_179,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_179_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_180_181,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_181_182,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_182_183,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_183_184,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_184_185,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_185_186,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_186_187,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_187_188,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_188_189,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_189_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_190_191,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_191_192,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_192_193,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_193_194,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_194_195,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_195_196,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_196_197,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_197_198,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_198_199,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_199_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_200_201,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_201_202,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_202_203,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_203_204,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_204_205,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_205_206,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_206_207,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_207_208,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_208_209,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_209_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_210_211,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_211_212,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_212_213,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_213_214,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_214_215,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_215_216,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_216_217,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_217_218,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_218_219,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_219_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_220_221,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_221_222,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_222_223,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_223_224,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_224_225,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_225_226,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_226_227,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_227_228,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_228_229,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_229_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_230_231,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_231_232,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_232_233,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_233_234,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_234_235,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_235_236,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_236_237,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_237_238,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_238_239,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_239_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_240_241,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_241_242,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_242_243,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_243_244,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_244_245,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_245_246,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_246_247,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_247_248,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_248_249,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_249_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_250_251,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_251_252,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_252_253,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_253_254,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_254_255,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_255_256,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_256_257,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_257_258,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_258_259,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_259_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_260_261,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_261_262,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_262_263,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_263_264,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_264_265,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_265_266,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_266_267,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_267_268,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_268_269,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_269_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_270_271,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_271_272,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_272_273,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_273_274,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_274_275,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_275_276,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_276_277,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_277_278,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_278_279,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_279_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_280_281,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_281_282,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_282_283,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_283_284,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_284_285,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_285_286,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_286_287,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_287_288,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_288_289,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_289_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_290_291,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_291_292,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_292_293,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_293_294,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_294_295,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_295_296,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_296_297,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_297_298,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_298_299,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_299_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_300_301,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_301_302,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_302_303,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_303_304,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_304_305,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_305_306,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_306_307,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_307_308,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_308_309,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_309_310,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_310_311,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_311_312,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_312_313,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_313_314,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_314_315,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_315_316,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_316_317,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_317_318,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_318_319,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_319_320,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_320_321,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_321_322,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_322_323,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_323_324,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_324_325,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_325_326,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_326_327,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_327_328,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_328_329,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_329_330,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_330_331,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_331_332,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_332_333,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_333_334,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_334_335,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_335_336,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_336_337,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_337_338,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_338_339,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_339_340,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_340_341,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_341_342,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_342_343,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_343_344,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_344_345,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_345_346,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_346_347,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_347_348,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_348_349,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_349_350,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_350_351,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_351_352,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_352_353,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_353_354,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_354_355,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_355_356,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_356_357,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_357_358,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_358_359,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_359_360,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_360_361,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_361_362,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_362_363,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_363_364,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_364_365,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_365_366,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_366_367,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_367_368,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_368_369,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_369_370,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_370_371,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_371_372,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_372_373,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_373_374,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_374_375,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_375_376,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_376_377,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_377_378,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_378_379,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_379_380,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_380_381,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_381_382,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_382_383,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_383_384,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_384_385,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_385_386,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_386_387,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_387_388,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_388_389,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_389_390,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_390_391,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_391_392,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_392_393,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_393_394,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_394_395,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_395_396,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_396_397,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_397_398,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_398_399,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_399_400,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_400_401,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_401_402,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_402_403,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_403_404,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_404_405,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_405_406,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_406_407,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_407_408,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_408_409,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_409_410,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_410_411,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_411_412,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_412_413,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_413_414,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_414_415,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_415_416,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_416_417,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_417_418,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_418_419,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_419_420,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_420_421,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_421_422,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_422_423,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_423_424,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_424_425,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_425_426,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_426_427,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_427_428,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_428_429,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_429_430,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_430_431,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_431_432,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_432_433,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_433_434,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_434_435,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_435_436,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_436_437,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_437_438,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_438_439,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_439_440,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_440_441,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_441_442,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_442_443,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_443_444,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_444_445,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_445_446,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_446_447,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_447_448,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_448_449,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_449_450,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_450_451,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_451_452,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_452_453,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_453_454,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_454_455,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_455_456,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_456_457,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_457_458,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_458_459,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_459_460,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_460_461,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_461_462,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_462_463,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_463_464,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_464_465,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_465_466,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_466_467,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_467_468,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_468_469,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_469_470,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_470_471,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_471_472,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_472_473,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_473_474,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_474_475,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_475_476,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_476_477,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_477_478,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_478_479,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_479_480,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingABCmshr,                 3665
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_480_481,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_481_482,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_482_483,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictA,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_483_484,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_484_485,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_485_486,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.mshrAlloc: conflictC,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_486_487,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_487_488,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_0_10,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_488_489,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_10_20,                   18
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_489_490,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_20_30,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_490_491,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_491_492,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_40_50,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_492_493,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_50_60,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_493_494,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_60_70,                   39
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_494_495,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_495_496,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_496_497,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_497_498,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_498_499,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_499_500,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_500_501,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_501_502,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_502_503,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_503_504,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_504_505,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_505_506,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_506_507,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_507_508,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_508_509,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_509_510,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_510_511,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_511_512,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_512_513,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_513_514,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_514_515,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_515_516,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_516_517,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_517_518,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_518_519,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_0_10,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_519_520,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_520_521,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_521_522,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_522_523,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_523_524,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_50_60,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_524_525,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_60_70,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_525_526,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_526_527,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_527_528,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_528_529,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_529_530,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_530_531,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_531_532,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_532_533,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_533_534,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_534_535,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_535_536,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_536_537,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_537_538,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_538_539,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_539_540,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_540_541,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_541_542,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_542_543,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_543_544,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_544_545,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_545_546,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_546_547,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_547_548,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_548_549,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                   61
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_549_550,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_550_551,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_551_552,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_552_553,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_553_554,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_554_555,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_555_556,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_556_557,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_557_558,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_558_559,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_559_560,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_560_561,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_561_562,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_562_563,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_563_564,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_564_565,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_565_566,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_566_567,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_567_568,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_568_569,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_569_570,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_570_571,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_571_572,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_572_573,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_573_574,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_574_575,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_575_576,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_576_577,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_577_578,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_578_579,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_579_580,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_580_581,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_581_582,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_582_583,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_583_584,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_584_585,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_585_586,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_586_587,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_587_588,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_588_589,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_589_590,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_590_591,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_591_592,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_592_593,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_593_594,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_594_595,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_595_596,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_596_597,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_597_598,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_598_599,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_599_600,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_600_601,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_601_602,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_602_603,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_603_604,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_604_605,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_605_606,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_606_607,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_607_608,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_608_609,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_609_610,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_610_611,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_611_612,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_612_613,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_613_614,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_614_615,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_615_616,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_616_617,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_617_618,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_618_619,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_619_620,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_620_621,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_621_622,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_622_623,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_623_624,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_624_625,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_625_626,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_626_627,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_627_628,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_628_629,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_629_630,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_630_631,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_631_632,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_632_633,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_633_634,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_634_635,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_635_636,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_636_637,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_637_638,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_638_639,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_639_640,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_640_641,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_641_642,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_642_643,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_643_644,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_644_645,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_645_646,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_646_647,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_647_648,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_648_649,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_649_650,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_650_651,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_651_652,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_652_653,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_653_654,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_654_655,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_655_656,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_656_657,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_657_658,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_658_659,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_659_660,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_660_661,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_661_662,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_662_663,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_663_664,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_664_665,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_665_666,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_666_667,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_667_668,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_668_669,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_669_670,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_670_671,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_671_672,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_672_673,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_673_674,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_674_675,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_675_676,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_676_677,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_677_678,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_678_679,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_679_680,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_680_681,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_681_682,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_682_683,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_683_684,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_684_685,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_685_686,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_686_687,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_687_688,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_688_689,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_689_690,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_690_691,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_691_692,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_692_693,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_693_694,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_694_695,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_695_696,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_696_697,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_697_698,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_698_699,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_699_700,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_700_701,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_701_702,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_702_703,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_703_704,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_704_705,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_705_706,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_706_707,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_707_708,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_708_709,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_709_710,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_710_711,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_711_712,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_712_713,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_713_714,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_714_715,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_715_716,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_716_717,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_717_718,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_718_719,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_719_720,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_720_721,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_721_722,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_722_723,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_723_724,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_724_725,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_725_726,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_726_727,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_727_728,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_728_729,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_729_730,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_730_731,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_731_732,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_732_733,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_733_734,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_734_735,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_735_736,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_736_737,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_737_738,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_738_739,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_739_740,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_740_741,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_741_742,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_742_743,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_743_744,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_744_745,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_745_746,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_746_747,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_747_748,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_748_749,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_749_750,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_750_751,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_751_752,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_752_753,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_753_754,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_754_755,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_755_756,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_756_757,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_757_758,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_758_759,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_759_760,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_760_761,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_761_762,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_762_763,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_763_764,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_764_765,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_765_766,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_766_767,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_767_768,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_768_769,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_769_770,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_770_771,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_771_772,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_772_773,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_773_774,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_774_775,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_775_776,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_776_777,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_777_778,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_778_779,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_779_780,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_780_781,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_781_782,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_782_783,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_783_784,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_784_785,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_785_786,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_786_787,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_787_788,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_788_789,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_789_790,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_790_791,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_791_792,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_792_793,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_793_794,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_794_795,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_795_796,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_796_797,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_797_798,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_798_799,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_799_800,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_800_801,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_801_802,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_802_803,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_803_804,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_804_805,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_805_806,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_806_807,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_807_808,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_808_809,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_809_810,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_810_811,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_811_812,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_812_813,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_813_814,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_814_815,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_815_816,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_816_817,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_817_818,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_818_819,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_819_820,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_820_821,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_821_822,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_822_823,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_823_824,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_824_825,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_825_826,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_826_827,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_827_828,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_828_829,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_829_830,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_830_831,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_831_832,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_832_833,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_833_834,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_834_835,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_835_836,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_836_837,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_837_838,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_838_839,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_839_840,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_840_841,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_841_842,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_842_843,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_843_844,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_844_845,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_845_846,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_846_847,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_847_848,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_848_849,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_849_850,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_850_851,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_851_852,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_852_853,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_853_854,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_854_855,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_855_856,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_856_857,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_857_858,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_858_859,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_859_860,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_860_861,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_861_862,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_862_863,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_863_864,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_864_865,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_865_866,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_866_867,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_867_868,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_868_869,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_869_870,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_870_871,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_871_872,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_872_873,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_873_874,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_874_875,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_875_876,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_876_877,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_877_878,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_878_879,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_879_880,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_880_881,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_881_882,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_882_883,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_883_884,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_884_885,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_885_886,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_886_887,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_887_888,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_888_889,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_889_890,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_890_891,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_891_892,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_892_893,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_893_894,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_894_895,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_895_896,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_896_897,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_897_898,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_898_899,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_899_900,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_900_901,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_901_902,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_902_903,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_903_904,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_904_905,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_905_906,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_906_907,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_907_908,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_908_909,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_909_910,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_910_911,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_911_912,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_912_913,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_913_914,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_914_915,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_915_916,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_916_917,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_917_918,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_918_919,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_919_920,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_920_921,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_921_922,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_922_923,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_923_924,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_924_925,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_925_926,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_926_927,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_927_928,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_928_929,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_929_930,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_930_931,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_931_932,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_932_933,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_933_934,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_934_935,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_935_936,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_936_937,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_937_938,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_938_939,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_939_940,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_940_941,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_941_942,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_942_943,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_943_944,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_944_945,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_945_946,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_946_947,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_947_948,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_948_949,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_949_950,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_950_951,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_951_952,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_952_953,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_953_954,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_954_955,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_955_956,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_956_957,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_957_958,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_958_959,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_959_960,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_960_961,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_961_962,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_962_963,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_963_964,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_964_965,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_965_966,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_966_967,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_967_968,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_968_969,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_969_970,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_970_971,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_971_972,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_972_973,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_973_974,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingABCmshr,                 3849
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_974_975,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_975_976,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_976_977,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictA,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_977_978,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_978_979,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_979_980,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.mshrAlloc: conflictC,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_980_981,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_0_10,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_981_982,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_982_983,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_983_984,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_984_985,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_985_986,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_986_987,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_987_988,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_988_989,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_989_990,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_990_991,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_991_992,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_992_993,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_10_20,                   15
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_20_30,                    2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_40_50,                    3
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_50_60,                   15
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_60_70,                   38
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_993_994,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_994_995,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_995_996,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_996_997,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_997_998,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_998_999,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_999_1000,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1000_1001,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1001_1002,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1002_1003,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1003_1004,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1004_1005,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1005_1006,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1006_1007,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1007_1008,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1008_1009,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1009_1010,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1010_1011,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1011_1012,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1012_1013,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1013_1014,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                   65
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1014_1015,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_0_10,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1015_1016,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1016_1017,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1017_1018,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1018_1019,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1019_1020,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_50_60,                    3
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1020_1021,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1021_1022,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1022_1023,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: util_1023_1024,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: full,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: exHalf,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: empty,                31653
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitUop,              3130019
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstr,              3196837
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMove,               258000
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrMoveElim,               258000
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrFused,                66818
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoad,               546887
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrBranch,               646416
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrLoadWait,                12415
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: commitInstrStore,               146754
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: writeback,             19239214
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkInstr,                89552
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: walkCycle,                18620
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitNormalCycle,               127450
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitBranchCycle,                 8945
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitLoadCycle,               374136
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: waitStoreCycle,                74943
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: robHeadPC,     3940195080876960
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_instr_cnt,                62710
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                   58
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_dispatch,                 62710
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs,                117734
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_select,                 77771
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_issue,                 65054
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_execute,                125420
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_enq_rs_execute,                268245
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: jmp_latency_commit,                905994
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_instr_cnt,                   75
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_dispatch,                    75
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs,                   125
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_select,                   507
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_issue,                    75
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_execute,                   630
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_enq_rs_execute,                  1212
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: div_latency_commit,                   279
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_instr_cnt,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_dispatch,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_select,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_issue,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_enq_rs_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fdiv/fsqrt_latency_commit,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_instr_cnt,                   32
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_dispatch,                    74
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs,                   175
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_select,                    32
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_issue,                    32
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_execute,                   129
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_enq_rs_execute,                   193
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: int_to_float_latency_commit,                    32
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_instr_cnt,              2279500
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_dispatch,               2279593
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs,               5033088
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_select,  18446742208679813002
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_issue,         1865043360459
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_execute,               2021500
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_enq_rs_execute,              15643345
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: alu_latency_commit,              15013549
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_instr_cnt,               146754
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_dispatch,                146754
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs,                306358
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_select,               1208137
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_issue,                146754
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_execute,                684847
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_enq_rs_execute,               2039738
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: store_latency_commit,                760607
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_instr_cnt,                    2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_dispatch,                    18
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs,                     2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_select,                     2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_issue,                     2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_execute,                     4
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_enq_rs_execute,                     8
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: csr_latency_commit,                     2
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_instr_cnt,               546887
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_dispatch,                546887
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs,               1995469
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_select,               4587326
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_issue,                546892
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_execute,               2169437
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_enq_rs_execute,               7303655
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: load_latency_commit,               2116512
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_instr_cnt,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_dispatch,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_select,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_issue,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_enq_rs_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: bku_latency_commit,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_instr_cnt,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_dispatch,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_select,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_issue,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_enq_rs_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fence_latency_commit,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_instr_cnt,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_dispatch,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_select,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_issue,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_enq_rs_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmisc_latency_commit,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_dispatch,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_select,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_issue,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_commit,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_instr_cnt_fma,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_enq_rs_execute_fma,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: fmac_latency_execute_fma,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_instr_cnt,                94059
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_dispatch,                 94059
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs,                182812
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_select,                659312
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_issue,                 94059
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_execute,                282177
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_enq_rs_execute,               1035548
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mul_latency_commit,                140542
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_instr_cnt,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_dispatch,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_select,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_issue,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_enq_rs_execute,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rob: mou_latency_commit,                     0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingABCmshr,                 3795
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictA,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_40_50,                   56
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                   46
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingABCmshr,                 2514
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictA,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictB,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.mshrAlloc: conflictC,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_40_50,                   55
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   47
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_40_50,                    2
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                   46
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingABCmshr,                 2522
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictA,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictB,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.mshrAlloc: conflictC,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_40_50,                   53
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_40_50,                    5
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingABCmshr,                 2560
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictA,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictB,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.mshrAlloc: conflictC,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_40_50,                   58
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_0_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_40_50,                    1
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_1_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                   45
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_2_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_3_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_4_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_5_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_6_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_7_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_8_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_9_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_10_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_11_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_12_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_13_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_14_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_0_10,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_10_20,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_20_30,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_30_40,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_40_50,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_50_60,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_60_70,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_70_80,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_80_90,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_90_100,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_100_110,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_110_120,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_120_130,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_130_140,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_140_150,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_150_160,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_160_170,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_170_180,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_180_190,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_190_200,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_200_210,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_210_220,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_220_230,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_230_240,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_240_250,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_250_260,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_260_270,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_270_280,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_280_290,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_15_290_300,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: mshr_latency_max,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingABCmshr,                 2600
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingBmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: nrWorkingCmshr,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictA,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictByPrefetch,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictB,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.mshrAlloc: conflictC,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_valid,              1228813
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: in_fire,               717397
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_valid,              1004714
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: out_fire,               866075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: st_rs_not_ready_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: sta_rs_not_ready_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.lsDispatch: std_rs_not_ready_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_valid,              1228813
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: in_fire,               717397
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_valid,              1004714
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: out_fire,               866075
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_4,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: st_rs_not_ready_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: sta_rs_not_ready_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.dispatch2_1: std_rs_not_ready_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_0_1,              1353518
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_1_2,               219305
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_2_3,                42374
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_3_4,                45137
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_4_5,                43994
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_5_6,                34359
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_6_7,                31074
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_7_8,                28520
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_8_9,                19153
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_9_10,                14215
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_10_11,                 5100
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_11_12,                  711
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_12_13,                  146
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_13_14,                   56
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_0_1,              1289689
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_1_2,               272024
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_2_3,                93044
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_0_0,                  678
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_3_4,                53677
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_4_5,                46131
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_1_0,                   90
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_5_6,                33071
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_6_7,                23960
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_2_0,                 1309
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_7_8,                15338
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_8_9,                 9117
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_3_0,                  893
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_9_10,                 1258
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_10_11,                  257
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_4_0,                58494
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_11_12,                   85
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_12_13,                   11
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_5_0,                 2273
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: wakeup_6_0,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: valid_entries_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_0_1,              1774400
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_0_0,                42276
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_1_2,                62572
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_2_3,                  580
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_1_0,                 8702
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_3_4,                   38
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_4_5,                   21
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_2_0,                53523
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_5_6,                   31
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_6_7,                   10
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_3_0,                 2193
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_7_8,                   10
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_4_0,                 3385
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: wakeup_8_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: scheduled_entries,               447853
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: not_selected_entries,                  263
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_0_1,              1721290
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_4.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_1_2,               115571
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_2_3,                  794
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_3_4,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_4_5,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_5_6,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_0_1,               146097
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_1_2,               132464
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_2_3,               258457
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_3_4,               128103
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_4_5,               165817
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_5_6,               206032
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_6_7,               267183
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_7_8,                98803
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_8_9,               142890
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_9_10,                50304
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_10_11,                37842
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_11_12,                35341
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_12_13,                33542
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: not_selected_entries,                    7
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_13_14,                34407
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_5.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_14_15,                38848
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: valid_entries_15_16,                61532
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_0,              6618709
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_0,               204815
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_0,               140591
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_0,               121926
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_0,               112684
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_0,                61210
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_0,                61165
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_0,               244333
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_0,               242591
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_0,               196343
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_0,               190662
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_3.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_0,               275381
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_0,               206918
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.dataStorage: DS_1_stacks_used,                   50
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_1.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_0,               248579
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.dataStorage: DS_1_stacks_used,                   54
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_0,                  274
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_3.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_0,               200102
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_0,                  323
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_0,                61773
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_0,                  188
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wait_for_src_1,               806487
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_0_1,                96535
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_0_1,                50250
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_1_1,                67380
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_1_1,                45198
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_2_1,                58320
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_2_1,                55827
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_3_1,                31938
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_3_1,                31688
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_4_1,                 5307
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_4_1,                 5205
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_5_1,               130016
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_5_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_6_1,               137717
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_6_1,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_7_1,                31842
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_7_1,                    5
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_8_1,                 5431
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_8_1,                    2
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: wakeup_9_1,                58365
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: critical_wakeup_9_1,                   44
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_0_1,               864943
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_1_2,               469359
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_2_3,               266698
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_3_4,               129780
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_4_5,                60545
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_5_6,                31362
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_6_7,                11807
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_7_8,                 1991
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_8_9,                  839
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_9_10,                  325
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_10_11,                   13
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: blocked_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: scheduled_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: not_selected_entries,               409552
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs.rs_0.statusArray: replayed_entries,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_0_1,               379200
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_1_2,               324309
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_2_3,               797594
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_3_4,               140370
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_4_5,               128215
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_5_6,                30424
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_6_7,                23881
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_7_8,                13669
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: fastIn_count_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_0_1,               365783
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_1_2,               460831
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_2_3,               800850
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_3_4,               163438
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_4_5,                32855
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_5_6,                13905
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_6_7,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core: wakeup_count_8_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_0,             33313423
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1,             78400664
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_2,              3631512
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_3,              1984474
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_4,               186824
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_5,                92426
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_6,                 1085
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_7,                   24
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_9,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_17,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_18,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_19,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_20,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_21,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_22,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_23,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_24,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_25,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_26,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_27,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_28,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_29,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_30,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_31,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_32,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_33,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_34,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_35,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_36,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_37,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.dataStorage: DS_1_stacks_used,                   68
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_38,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_0.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_39,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_40,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_41,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_42,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_0.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_43,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_1_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_44,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.l3cacheOpt.slices_2.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_45,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.dataStorage: DS_1_stacks_used,                   76
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_46,                    0
[PERF ][time=             1837662] TOP.SimTop.l_soc.core_with_l2.l2cache.slices_2.dataStorage: DS_2_stacks_used,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_47,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_48,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_49,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_50,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_51,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_52,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_53,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_0_1,               554821
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_54,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_1_2,               310795
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_55,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_2_3,               339188
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_56,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_3_4,               158229
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_57,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_4_5,                69136
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_58,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_5_6,                38826
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_59,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_6_7,                32563
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_60,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_7_8,                25006
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_61,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_8_9,                22341
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_9_10,                25575
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_62,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_10_11,                19181
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_11_12,                17548
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_63,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_12_13,                25397
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_13_14,                50521
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_64,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_14_15,                70442
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: valid_entries_15_16,                78093
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_65,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wait_for_src_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_66,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_0_0,                 5755
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_0_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_67,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_1_0,                 6007
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_68,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_1_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_2_0,               172845
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_69,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_2_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_70,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_3_0,                90683
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_3_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_71,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_4_0,                20868
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_4_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_72,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_5_0,                17875
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_73,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_5_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_6_0,               173633
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_74,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_6_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_75,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_7_0,                91347
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_7_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_76,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: wakeup_8_0,                   24
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: critical_wakeup_8_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_77,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_0_1,              1539778
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_78,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_1_2,               226907
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_2_3,                55393
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_79,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_3_4,                15150
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_4_5,                  414
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_80,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_5_6,                   15
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_81,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_6_7,                    4
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_82,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_7_8,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_83,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_8_9,                    1
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_84,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_9_10,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_10_11,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_85,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_11_12,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_86,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_12_13,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_13_14,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_87,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_14_15,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: can_issue_entries_15_16,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_88,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: blocked_entries,               250526
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_89,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: scheduled_entries,              2272533
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: not_selected_entries,                16045
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_90,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.exuBlocks.scheduler.rs_3.rs_0.statusArray: replayed_entries,                56777
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_91,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_92,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_93,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_94,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_95,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_96,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_97,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_98,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_99,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_100,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_101,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_102,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_103,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_104,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_105,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_106,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_107,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_108,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_109,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_110,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_111,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_112,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_113,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_114,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_115,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_116,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_117,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_118,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_119,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_120,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_121,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_122,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_123,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_124,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_125,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_126,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_127,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_128,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_129,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_130,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_131,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_132,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_133,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_134,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_135,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_136,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_137,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_138,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_139,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_140,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_141,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_142,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_143,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_144,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_145,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_146,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_147,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_148,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_149,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_150,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_151,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_152,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_153,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_154,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_155,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_156,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_157,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_158,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_159,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_160,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_161,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_162,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_163,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel fire,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_164,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_165,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_166,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_167,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_168,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_169,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_170,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_171,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_172,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_173,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_174,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_175,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_176,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock fire,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_177,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_178,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_179,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel fire,                  114
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_180,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_181,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_182,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_183,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_184,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_185,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_186,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel Grant stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_187,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData fire,                  114
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel GrantData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_188,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_189,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_190,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_191,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_192,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_193,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_194,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_195,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_196,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_197,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_198,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_199,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_200,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_201,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_202,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_203,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'B' channel Probe stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_204,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_205,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_206,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_207,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_208,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_209,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_210,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_211,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_212,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_213,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel Release stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_214,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'C' channel ReleaseData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_215,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel fire,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_216,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_0 'E' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_217,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel fire,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_218,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_219,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_220,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_221,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_222,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_223,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_224,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_225,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_226,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_227,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_228,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_229,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_230,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_231,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock fire,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_232,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_233,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_234,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_235,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel fire,                  114
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_236,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_237,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_238,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_239,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_240,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_241,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_242,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_243,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_244,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_245,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_246,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel Grant stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_247,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData fire,                  114
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_248,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel GrantData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_249,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_250,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_251,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_252,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_253,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_254,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_255,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_256,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_257,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_258,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_259,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_260,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_261,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_262,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_263,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_264,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_265,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_266,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'B' channel Probe stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_267,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_268,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_269,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_270,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_271,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_272,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_273,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_274,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_275,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_276,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_277,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_278,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_279,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_280,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_281,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_282,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel Release stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_283,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_284,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'C' channel ReleaseData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_285,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel fire,                   57
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_286,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_1 'E' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_287,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel fire,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_288,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_289,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_290,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_291,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_292,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_293,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_294,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_295,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_296,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_297,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_298,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_299,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock fire,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_300,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_301,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel fire,                  116
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_302,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_303,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_304,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_305,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_306,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_307,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_308,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_309,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel Grant stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData fire,                  116
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_310,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel GrantData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_311,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_312,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_313,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_314,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_315,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_316,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_317,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_318,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_319,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_320,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_321,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_322,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_323,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_324,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_325,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_326,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_327,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'B' channel Probe stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_328,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_329,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_330,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_331,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_332,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_333,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_334,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_335,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_336,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_337,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_338,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_339,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_340,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_341,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_342,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_343,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel Release stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_344,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_345,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'C' channel ReleaseData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_346,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel fire,                   58
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_347,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_2 'E' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_348,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel fire,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_349,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_350,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_351,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_352,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_353,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_354,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_355,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_356,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_357,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_358,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_359,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_360,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_361,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock fire,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquireBlock stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'A' channel AcquirePerm stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel fire,                  118
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_362,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_363,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_364,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_365,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel Grant stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_366,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData fire,                  118
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_367,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel GrantData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_368,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_369,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'D' channel ReleaseAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_370,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_371,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_372,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_373,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutFullData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_374,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_375,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel PutPartialData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_376,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel ArithmeticData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_377,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel LogicalData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_378,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_379,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Get stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_380,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_381,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Hint stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_382,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'B' channel Probe stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_383,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_384,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_385,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_386,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel AccessAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_387,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_388,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel HintAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_389,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Invalid Opcode stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_390,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAck stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_391,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ProbeAckData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_392,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel Release stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_393,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData fire,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_394,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'C' channel ReleaseData stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_395,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel fire,                   59
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_396,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.misc.busPMU: L3_bank_3 'E' channel stall,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_397,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_398,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_399,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_400,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_401,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_402,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_403,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_404,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_405,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_406,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_407,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_408,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_409,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_410,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_411,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_412,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_413,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_414,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_415,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_416,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_417,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_418,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_419,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_420,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_421,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_422,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_423,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_424,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_425,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_426,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_427,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_428,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_429,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_430,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_431,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_432,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_433,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_434,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_435,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_436,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_437,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_438,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_439,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_440,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_441,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_442,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_443,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_444,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_445,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_446,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_447,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_448,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_449,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_450,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_451,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_452,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_453,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_454,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_455,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_456,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_457,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_458,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_459,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_460,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_461,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_462,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_463,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_464,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_465,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_466,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_467,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_468,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_469,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_470,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_471,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_472,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_473,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_474,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_475,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_476,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_477,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_478,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_479,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_480,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_481,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_482,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_483,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_484,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_485,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_486,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_487,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_488,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_489,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_490,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_491,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_492,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_493,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_494,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_495,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_496,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_497,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_498,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_499,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_500,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_501,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_502,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_503,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_504,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_505,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_506,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_507,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_508,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_509,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_510,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_511,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_512,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_513,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_514,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_515,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_516,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_517,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_518,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_519,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_520,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_521,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_522,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_523,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_524,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_525,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_526,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_527,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_528,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_529,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_530,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_531,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_532,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_533,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_534,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_535,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_536,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_537,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_538,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_539,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_540,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_541,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_542,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_543,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_544,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_545,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_546,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_547,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_548,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_549,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_550,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_551,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_552,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_553,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_554,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_555,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_556,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_557,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_558,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_559,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_560,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_561,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_562,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_563,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_564,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_565,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_566,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_567,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_568,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_569,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_570,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_571,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_572,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_573,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_574,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_575,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_576,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_577,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_578,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_579,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_580,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_581,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_582,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_583,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_584,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_585,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_586,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_587,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_588,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_589,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_590,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_591,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_592,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_593,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_594,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_595,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_596,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_597,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_598,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_599,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_600,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_601,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_602,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_603,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_604,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_605,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_606,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_607,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_608,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_609,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_610,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_611,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_612,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_613,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_614,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_615,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_616,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_617,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_618,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_619,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_620,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_621,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_622,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_623,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_624,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_625,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_626,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_627,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_628,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_629,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_630,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_631,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_632,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_633,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_634,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_635,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_636,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_637,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_638,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_639,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_640,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_641,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_642,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_643,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_644,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_645,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_646,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_647,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_648,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_649,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_650,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_651,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_652,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_653,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_654,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_655,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_656,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_657,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_658,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_659,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_660,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_661,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_662,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_663,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_664,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_665,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_666,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_667,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_668,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_669,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_670,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_671,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_672,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_673,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_674,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_675,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_676,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_677,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_678,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_679,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_680,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_681,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_682,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_683,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_684,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_685,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_686,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_687,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_688,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_689,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_690,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_691,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_692,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_693,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_694,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_695,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_696,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_697,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_698,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_699,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_700,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_701,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_702,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_703,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_704,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_705,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_706,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_707,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_708,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_709,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_710,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_711,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_712,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_713,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_714,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_715,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_716,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_717,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_718,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_719,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_720,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_721,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_722,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_723,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_724,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_725,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_726,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_727,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_728,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_729,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_730,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_731,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_732,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_733,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_734,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_735,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_736,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_737,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_738,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_739,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_740,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_741,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_742,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_743,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_744,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_745,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_746,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_747,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_748,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_749,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_750,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_751,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_752,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_753,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_754,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_755,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_756,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_757,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_758,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_759,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_760,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_761,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_762,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_763,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_764,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_765,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_766,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_767,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_768,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_769,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_770,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_771,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_772,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_773,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_774,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_775,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_776,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_777,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_778,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_779,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_780,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_781,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_782,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_783,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_784,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_785,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_786,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_787,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_788,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_789,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_790,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_791,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_792,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_793,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_794,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_795,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_796,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_797,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_798,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_799,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_800,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_801,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_802,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_803,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_804,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_805,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_806,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_807,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_808,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_809,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_810,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_811,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_812,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_813,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_814,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_815,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_816,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_817,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_818,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_819,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_820,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_821,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_822,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_823,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_824,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_825,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_826,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_827,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_828,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_829,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_830,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_831,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_832,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_833,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_834,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_835,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_836,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_837,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_838,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_839,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_840,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_841,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_842,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_843,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_844,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_845,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_846,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_847,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_848,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_849,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_850,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_851,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_852,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_853,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_854,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_855,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_856,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_857,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_858,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_859,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_860,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_861,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_862,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_863,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_864,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_865,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_866,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_867,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_868,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_869,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_870,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_871,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_872,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_873,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_874,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_875,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_876,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_877,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_878,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_879,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_880,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_881,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_882,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_883,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_884,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_885,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_886,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_887,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_888,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_889,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_890,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_891,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_892,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_893,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_894,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_895,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_896,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_897,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_898,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_899,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_900,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_901,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_902,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_903,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_904,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_905,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_906,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_907,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_908,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_909,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_910,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_911,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_912,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_913,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_914,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_915,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_916,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_917,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_918,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_919,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_920,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_921,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_922,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_923,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_924,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_925,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_926,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_927,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_928,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_929,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_930,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_931,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_932,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_933,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_934,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_935,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_936,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_937,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_938,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_939,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_940,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_941,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_942,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_943,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_944,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_945,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_946,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_947,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_948,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_949,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_950,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_951,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_952,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_953,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_954,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_955,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_956,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_957,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_958,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_959,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_960,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_961,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_962,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_963,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_964,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_965,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_966,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_967,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_968,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_969,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_970,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_971,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_972,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_973,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_974,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_975,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_976,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_977,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_978,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_979,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_980,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_981,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_982,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_983,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_984,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_985,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_986,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_987,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_988,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_989,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_990,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_991,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_992,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_993,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_994,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_995,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_996,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_997,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_998,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_999,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1000,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1001,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1002,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1003,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1004,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1005,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1006,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1007,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1008,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1009,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1010,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1011,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1012,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1013,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1014,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1015,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1016,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1017,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1018,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1019,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1020,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1021,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1022,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: ref_counter_1023,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_0,                    0
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_1,                34600
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_2,                33459
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_3,                34784
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_4,                32280
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_5,                31028
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_6,                33008
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_7,                37306
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_8,                36566
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_9,                32641
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_10,                40356
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_11,                32577
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_12,                34253
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_13,                36970
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_14,                33049
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_15,                36138
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_16,                38066
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_17,                36032
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_18,                33393
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_19,                31604
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_20,                36291
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_21,                36089
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_22,                38071
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_23,                33894
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_24,                34201
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_25,                31461
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_26,                  144
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_27,                35994
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_28,                32923
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_29,                38407
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_30,                37256
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_31,                29635
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_32,                36357
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_33,                32209
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_34,                36322
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_35,                37244
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_36,                32908
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_37,                37917
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_38,                34679
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_39,                38318
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_40,                35308
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_41,                32619
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_42,                37309
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_43,                38272
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_44,                31610
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_45,                37619
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_46,                33177
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_47,                34997
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_48,                34623
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_49,                33629
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_50,                35788
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_51,                31147
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_52,                35767
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_53,                28351
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_54,                37819
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_55,                31459
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_56,                32471
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_57,                33105
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_58,                32250
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_59,                34824
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_60,                35306
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_61,                31108
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_62,                31438
[PERF ][time=             1846544] TOP.SimTop.l_soc.core_with_l2.core.ctrlBlock.rename.intRefCounter: free_reg_63,                35244
Core 0: [32mHIT GOOD TRAP at pc = 0x80001d18
[0m[35mtotal guest instructions = 3,196,836
[0m[35minstrCnt = 3,196,836, cycleCnt = 1,837,661, IPC = 1.739622
[0m[34mSeed=0 Guest cycle spent: 20,468,009 (this will be different from cycleCnt if emu loads a snapshot)
[0m[34mHost time spent: 3,033,549ms
[0m