# project1
Boolean logic with HDL

Finished:
- [x] NOT
- [X] AND
- [X] OR
- [X] XOR
- [X] MUX
- [X] DMUX
- [X] NOT16
- [X] AND16
- [X] OR16
- [X] MUX16
- [X] OR8Way
- [X] Mux4Way16
- [X] Mux8Way16
- [X] DMux4Way
- [X] DMux8Way