
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.036370                       # Number of seconds simulated
sim_ticks                                 36370399311                       # Number of ticks simulated
final_tick                               565934779248                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 125913                       # Simulator instruction rate (inst/s)
host_op_rate                                   158962                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1381635                       # Simulator tick rate (ticks/s)
host_mem_usage                               16908336                       # Number of bytes of host memory used
host_seconds                                 26324.17                       # Real time elapsed on the host
sim_insts                                  3314558118                       # Number of instructions simulated
sim_ops                                    4184538777                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2159616                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       525696                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1025024                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3715456                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1581696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1581696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16872                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4107                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8008                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 29027                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           12357                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                12357                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        35193                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     59378397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        59829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14453952                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        45751                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28182919                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               102156041                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        35193                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        59829                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        45751                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             140774                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          43488552                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               43488552                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          43488552                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        35193                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     59378397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        59829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14453952                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        45751                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28182919                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              145644593                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                87219184                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        30993488                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25421485                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015313                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13191932                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12099480                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3164207                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87196                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32033230                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170169206                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           30993488                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15263687                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36584241                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10808923                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       7447060                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15673436                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       807014                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     84825485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.465607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.326482                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        48241244     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3648874      4.30%     61.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3198114      3.77%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3441037      4.06%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3023700      3.56%     72.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1578353      1.86%     74.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1029350      1.21%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2703039      3.19%     78.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17961774     21.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     84825485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.355352                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.951052                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33700541                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7027734                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34798116                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       544574                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8754511                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077511                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6688                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201835201                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50985                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8754511                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35363039                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3344053                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       985011                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33646089                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2732774                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195016591                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        12624                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1706574                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       750139                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           37                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    270807702                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909389105                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909389105                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102548438                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        34059                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        18028                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7254202                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19250546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10031147                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240603                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3336512                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183922165                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34036                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147794765                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       283395                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61000714                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186422879                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1992                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     84825485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.742339                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906409                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     30581714     36.05%     36.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17824175     21.01%     57.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12053168     14.21%     71.27% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7636312      9.00%     80.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7513753      8.86%     89.13% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4445890      5.24%     94.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3375280      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       742368      0.88%     99.23% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       652825      0.77%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     84825485                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1082729     70.09%     70.09% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            41      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.10% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        201961     13.07%     83.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       259984     16.83%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121592452     82.27%     82.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2014372      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15747511     10.65%     94.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8424408      5.70%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147794765                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694521                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1544715                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010452                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    382243121                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    244957969                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143649358                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149339480                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       262702                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7038417                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          527                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1078                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2289474                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          570                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8754511                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2569483                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       161518                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183956201                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       307004                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19250546                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10031147                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        18014                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        115946                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6670                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1078                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1232311                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1128090                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2360401                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145216052                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14802177                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2578709                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22990070                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20588563                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8187893                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.664955                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143795010                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143649358                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93720942                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261710360                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.646993                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.358109                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61537835                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2040773                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     76070974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.609312                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166199                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     30754330     40.43%     40.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20454188     26.89%     67.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8377369     11.01%     78.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4292454      5.64%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3685270      4.84%     88.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1817543      2.39%     91.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      2000232      2.63%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1011259      1.33%     95.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3678329      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     76070974                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3678329                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256352400                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376682331                       # The number of ROB writes
system.switch_cpus0.timesIdled                  42056                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2393699                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.872192                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.872192                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.146537                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.146537                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655669104                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      197044542                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189291141                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                87219184                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        32675431                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     26660078                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2181165                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13848440                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12874052                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3380907                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        95887                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33868765                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             177529225                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           32675431                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     16254959                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             38481862                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11380304                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5397030                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         16490447                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       843028                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     86928787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.525523                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.335422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        48446925     55.73%     55.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3160966      3.64%     59.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4713325      5.42%     64.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3281154      3.77%     68.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2289619      2.63%     71.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2237988      2.57%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1364311      1.57%     75.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2900690      3.34%     78.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18533809     21.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     86928787                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.374636                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.035438                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        34825539                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5636275                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         36750046                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       536084                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       9180837                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5502405                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          324                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     212657190                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1651                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       9180837                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36775550                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         506860                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2313105                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         35296424                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2856006                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     206340394                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1190981                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       971831                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    289451036                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    960519595                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    960519595                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    178213567                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       111237394                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37240                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17762                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8475874                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18921281                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9685043                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       115183                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3144886                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         192304855                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        35466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        153634729                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       304414                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     64092643                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    196157011                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     86928787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767363                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.915054                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     31291439     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17231155     19.82%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12669498     14.57%     70.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8320595      9.57%     79.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8333601      9.59%     89.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4024453      4.63%     94.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3574427      4.11%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       669390      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       814229      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     86928787                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         838016     71.24%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.24% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        165833     14.10%     85.34% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172513     14.66%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    128515941     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1939739      1.26%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17703      0.01%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     15102599      9.83%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8058747      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     153634729                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.761479                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1176362                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007657                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    395679017                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    256433366                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149385566                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     154811091                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       480208                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7341225                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6472                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          403                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2321255                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       9180837                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         261587                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50176                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    192340323                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       664037                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18921281                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9685043                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17762                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         42658                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          403                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1330647                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1185203                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2515850                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150811903                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14111048                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2822822                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21975830                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21431174                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7864782                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.729114                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149450102                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149385566                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         96795637                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        275027392                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.712760                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351949                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    103618087                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    127723815                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     64616696                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35408                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2198645                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     77747950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.642793                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.172511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     29943616     38.51%     38.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22168392     28.51%     67.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8374960     10.77%     77.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4688622      6.03%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3981431      5.12%     88.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1780531      2.29%     91.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1705141      2.19%     93.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1161644      1.49%     94.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3943613      5.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     77747950                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    103618087                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     127723815                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18943844                       # Number of memory references committed
system.switch_cpus1.commit.loads             11580056                       # Number of loads committed
system.switch_cpus1.commit.membars              17704                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18531352                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        114984282                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2641665                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3943613                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           266144848                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          393867707                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17503                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 290397                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          103618087                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            127723815                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    103618087                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.841737                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.841737                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.188019                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.188019                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677328166                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      207827788                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      195430287                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35408                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                87219184                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        31491572                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25630232                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2104412                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13424074                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12415383                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3245786                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        92884                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34823878                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             171980867                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           31491572                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15661169                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             36144140                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10797638                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5696119                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           31                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         17022335                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       844517                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     85321360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.482661                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.296876                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        49177220     57.64%     57.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1954989      2.29%     59.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2544975      2.98%     62.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3832386      4.49%     67.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3713997      4.35%     71.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2825398      3.31%     75.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1681553      1.97%     77.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2517082      2.95%     79.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17073760     20.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     85321360                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.361062                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.971824                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35971351                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5576483                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34845451                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       271124                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8656950                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5332122                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          263                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     205774140                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1360                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8656950                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37877964                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1033738                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1773263                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         33165438                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2814001                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     199792860                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          896                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1214613                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       884800                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           58                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    278399935                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    930473103                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    930473103                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173110475                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       105289447                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42356                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23863                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7947152                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18518478                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9812762                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       188802                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2804205                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         185692612                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40210                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        149607142                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       280132                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     60372505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    183501698                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6414                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     85321360                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.753455                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.899408                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     29854390     34.99%     34.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18679175     21.89%     56.88% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11947278     14.00%     70.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8279208      9.70%     80.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7742486      9.07%     89.66% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4112130      4.82%     94.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3040177      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       907997      1.06%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       758519      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85321360                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         735590     68.90%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.90% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        151453     14.19%     83.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       180511     16.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    124469171     83.20%     83.20% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2113629      1.41%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16898      0.01%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14767502      9.87%     94.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8239942      5.51%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     149607142                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.715301                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1067563                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007136                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    385883335                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    246106137                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    145401533                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     150674705                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       506530                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7095388                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2269                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          847                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2491138                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          509                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8656950                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         606673                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        99162                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    185732827                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1271675                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18518478                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9812762                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23312                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         75195                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          847                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1289486                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1185147                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2474633                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    146737268                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13901200                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2869870                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21951242                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20553414                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8050042                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.682397                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             145440238                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            145401533                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         93416091                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        262322254                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.667082                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356112                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101381311                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124601799                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     61131294                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33796                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2139119                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     76664410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.625289                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154268                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29711903     38.76%     38.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21939366     28.62%     67.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8109139     10.58%     77.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4635963      6.05%     84.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3856135      5.03%     89.03% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1840806      2.40%     91.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1925822      2.51%     93.94% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       809444      1.06%     95.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3835832      5.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     76664410                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101381311                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124601799                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18744712                       # Number of memory references committed
system.switch_cpus2.commit.loads             11423088                       # Number of loads committed
system.switch_cpus2.commit.membars              16898                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17870868                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112311514                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2542377                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3835832                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           258561671                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          380127613                       # The number of ROB writes
system.switch_cpus2.timesIdled                  32198                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1897824                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101381311                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124601799                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101381311                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.860308                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.860308                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.162374                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.162374                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       660336140                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      200812627                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      190053818                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33796                       # number of misc regfile writes
system.l20.replacements                         16882                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          676979                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27122                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.960512                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           13.802773                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     3.784265                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5817.835988                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4404.576973                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.001348                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000370                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.568148                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.430134                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        79055                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  79055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           17771                       # number of Writeback hits
system.l20.Writeback_hits::total                17771                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        79055                       # number of demand (read+write) hits
system.l20.demand_hits::total                   79055                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        79055                       # number of overall hits
system.l20.overall_hits::total                  79055                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16872                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16882                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16872                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16882                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16872                       # number of overall misses
system.l20.overall_misses::total                16882                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1205195                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   2197439208                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     2198644403                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1205195                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   2197439208                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      2198644403                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1205195                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   2197439208                       # number of overall miss cycles
system.l20.overall_miss_latency::total     2198644403                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        95927                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              95937                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        17771                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            17771                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        95927                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               95937                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        95927                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              95937                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.175884                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.175970                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.175884                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.175970                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.175884                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.175970                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 130241.773826                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 130236.014868                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 130241.773826                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 130236.014868                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 120519.500000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 130241.773826                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 130236.014868                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4212                       # number of writebacks
system.l20.writebacks::total                     4212                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16872                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16882                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16872                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16882                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16872                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16882                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   2038561650                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   2039672941                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   2038561650                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   2039672941                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1111291                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   2038561650                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   2039672941                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.175884                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.175970                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.175884                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.175970                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.175884                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.175970                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 120825.133357                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 120819.389942                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 120825.133357                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 120819.389942                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 111129.100000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 120825.133357                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 120819.389942                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          4124                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          318853                       # Total number of references to valid blocks.
system.l21.sampled_refs                         14364                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.198065                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          478.825963                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    15.716206                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1911.151766                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst             2.749226                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          7831.556840                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.046760                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001535                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.186636                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.000268                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.764800                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30068                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30068                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            9829                       # number of Writeback hits
system.l21.Writeback_hits::total                 9829                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30068                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30068                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30068                       # number of overall hits
system.l21.overall_hits::total                  30068                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         4107                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 4124                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         4107                       # number of demand (read+write) misses
system.l21.demand_misses::total                  4124                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         4107                       # number of overall misses
system.l21.overall_misses::total                 4124                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2510916                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    529668356                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      532179272                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2510916                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    529668356                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       532179272                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2510916                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    529668356                       # number of overall miss cycles
system.l21.overall_miss_latency::total      532179272                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           17                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        34175                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              34192                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         9829                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             9829                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           17                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        34175                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               34192                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           17                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        34175                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              34192                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.120176                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.120613                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.120176                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.120613                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.120176                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.120613                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 147700.941176                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 128967.215973                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 129044.440349                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 147700.941176                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 128967.215973                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 129044.440349                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 147700.941176                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 128967.215973                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 129044.440349                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2683                       # number of writebacks
system.l21.writebacks::total                     2683                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         4107                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            4124                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         4107                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             4124                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         4107                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            4124                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2352153                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    490968735                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    493320888                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2352153                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    490968735                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    493320888                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2352153                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    490968735                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    493320888                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.120176                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.120613                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.120176                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.120613                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.120176                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.120613                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 138361.941176                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 119544.371804                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 119621.941804                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 138361.941176                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 119544.371804                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 119621.941804                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 138361.941176                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 119544.371804                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 119621.941804                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8021                       # number of replacements
system.l22.tagsinuse                     12287.992295                       # Cycle average of tags in use
system.l22.total_refs                          596162                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20309                       # Sample count of references to valid blocks.
system.l22.avg_refs                         29.354572                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          935.429669                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     9.475754                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3695.131079                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7647.955793                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.076125                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000771                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.300711                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.622392                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        44876                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  44876                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26184                       # number of Writeback hits
system.l22.Writeback_hits::total                26184                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        44876                       # number of demand (read+write) hits
system.l22.demand_hits::total                   44876                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        44876                       # number of overall hits
system.l22.overall_hits::total                  44876                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8007                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8020                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8008                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8021                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8008                       # number of overall misses
system.l22.overall_misses::total                 8021                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2632121                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    995646337                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      998278458                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data        49930                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total        49930                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2632121                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    995696267                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       998328388                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2632121                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    995696267                       # number of overall miss cycles
system.l22.overall_miss_latency::total      998328388                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        52883                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              52896                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26184                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26184                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        52884                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               52897                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        52884                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              52897                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.151410                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.151618                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.151426                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.151634                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.151426                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.151634                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 124346.988510                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 124473.623192                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data        49930                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total        49930                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 124337.695679                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 124464.329635                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 202470.846154                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 124337.695679                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 124464.329635                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5462                       # number of writebacks
system.l22.writebacks::total                     5462                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8007                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8020                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8008                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8021                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8008                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8021                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    920151477                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    922662308                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data        40600                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total        40600                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    920192077                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    922702908                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2510831                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    920192077                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    922702908                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.151410                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.151618                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.151426                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.151634                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.151426                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.151634                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 114918.381042                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 115045.175561                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        40600                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total        40600                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 114909.100524                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 115035.894278                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 193140.846154                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 114909.100524                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 115035.894278                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.997703                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015681086                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846692.883636                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.997703                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016022                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881407                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15673425                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15673425                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15673425                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15673425                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15673425                       # number of overall hits
system.cpu0.icache.overall_hits::total       15673425                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1340555                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1340555                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1340555                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1340555                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15673436                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15673436                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15673436                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15673436                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15673436                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15673436                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 121868.636364                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 121868.636364                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 121868.636364                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1215195                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1215195                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1215195                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 121519.500000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 121519.500000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95927                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191901844                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96183                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1995.174241                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.496182                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.503818                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916001                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083999                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11637424                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11637424                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709420                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709420                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17156                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19346844                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19346844                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19346844                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19346844                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       357640                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       357640                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          105                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       357745                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        357745                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       357745                       # number of overall misses
system.cpu0.dcache.overall_misses::total       357745                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  14709013221                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  14709013221                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9297711                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9297711                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  14718310932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  14718310932                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  14718310932                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  14718310932                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11995064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11995064                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17156                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19704589                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19704589                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19704589                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19704589                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.029816                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.029816                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018155                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018155                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018155                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018155                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41127.986861                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41127.986861                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 88549.628571                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 88549.628571                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41141.905357                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41141.905357                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41141.905357                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41141.905357                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17771                       # number of writebacks
system.cpu0.dcache.writebacks::total            17771                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       261713                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       261713                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       261818                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       261818                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       261818                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       261818                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95927                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95927                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95927                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95927                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95927                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2869905913                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2869905913                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2869905913                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2869905913                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2869905913                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2869905913                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007997                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004868                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004868                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004868                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004868                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 29917.603104                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 29917.603104                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 29917.603104                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 29917.603104                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 29917.603104                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 29917.603104                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.030129                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1022840993                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2209159.812095                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    16.030129                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025689                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740433                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16490428                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16490428                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16490428                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16490428                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16490428                       # number of overall hits
system.cpu1.icache.overall_hits::total       16490428                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2903750                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2903750                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2903750                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2903750                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2903750                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2903750                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16490447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16490447                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16490447                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16490447                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16490447                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16490447                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 152828.947368                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 152828.947368                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 152828.947368                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 152828.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 152828.947368                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 152828.947368                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           17                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           17                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2528237                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2528237                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2528237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2528237                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2528237                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2528237                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 148719.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 148719.823529                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 148719.823529                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 148719.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 148719.823529                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 148719.823529                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 34175                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               165247354                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 34431                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4799.377131                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.043809                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.956191                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902515                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097485                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10742837                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10742837                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7328379                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7328379                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17732                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17732                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17704                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17704                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18071216                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18071216                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18071216                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18071216                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        68775                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        68775                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        68775                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         68775                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        68775                       # number of overall misses
system.cpu1.dcache.overall_misses::total        68775                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2338240510                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2338240510                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2338240510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2338240510                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2338240510                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2338240510                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10811612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10811612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7328379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7328379                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17732                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17704                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18139991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18139991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18139991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18139991                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006361                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003791                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003791                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 33998.407997                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33998.407997                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 33998.407997                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33998.407997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 33998.407997                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33998.407997                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9829                       # number of writebacks
system.cpu1.dcache.writebacks::total             9829                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34600                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34600                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34600                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34600                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        34175                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        34175                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        34175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        34175                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        34175                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        34175                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    765435115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    765435115                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    765435115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    765435115                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    765435115                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    765435115                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003161                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001884                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001884                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 22397.516167                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 22397.516167                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 22397.516167                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 22397.516167                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 22397.516167                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 22397.516167                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.997055                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1020245739                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2056947.054435                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.997055                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020829                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     17022318                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       17022318                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     17022318                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        17022318                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     17022318                       # number of overall hits
system.cpu2.icache.overall_hits::total       17022318                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3522120                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3522120                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3522120                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3522120                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     17022335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     17022335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     17022335                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     17022335                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     17022335                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     17022335                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 207183.529412                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 207183.529412                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 207183.529412                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2645597                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2645597                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2645597                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 203507.461538                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 203507.461538                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 52884                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               174363428                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 53140                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3281.208656                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.229830                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.770170                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911054                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088946                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10577694                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10577694                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7281828                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7281828                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17847                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17847                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16898                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16898                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17859522                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17859522                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17859522                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17859522                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       133427                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       133427                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4981                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4981                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       138408                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        138408                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       138408                       # number of overall misses
system.cpu2.dcache.overall_misses::total       138408                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   6125856502                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6125856502                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    500019132                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    500019132                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   6625875634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   6625875634                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   6625875634                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   6625875634                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10711121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10711121                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7286809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7286809                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17847                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16898                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17997930                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17997930                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17997930                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17997930                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012457                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012457                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000684                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000684                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007690                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007690                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007690                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007690                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45911.670816                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45911.670816                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 100385.290504                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 100385.290504                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 47872.056774                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 47872.056774                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 47872.056774                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 47872.056774                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2288832                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             24                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets        95368                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26184                       # number of writebacks
system.cpu2.dcache.writebacks::total            26184                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80544                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80544                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         4980                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         4980                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        85524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        85524                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        85524                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        85524                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        52883                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        52883                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        52884                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        52884                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        52884                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        52884                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1371752942                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1371752942                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data        50930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total        50930                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1371803872                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1371803872                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1371803872                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1371803872                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004937                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002938                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002938                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002938                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002938                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 25939.393416                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 25939.393416                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        50930                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        50930                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 25939.865971                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 25939.865971                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 25939.865971                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 25939.865971                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
