Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3_AR71948_AR71898 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 21 14:02:44 2023
| Host         : Telops330 running 64-bit major release  (build 9200)
| Command      : report_utilization -file d:/Telops/fir-00251-Proc/Reports/blackbird1920D/fir_00251_proc_325_blackbird1920D_utilization_placed_hier.rpt -hierarchical -hierarchical_depth 5
| Design       : fir_00251_proc_blackbird1920D
| Device       : 7k325tfbg676-1
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
|                             Instance                             |                           Module                           | Total LUTs | Logic LUTs | LUTRAMs | SRLs |   FFs  | RAMB36 | RAMB18 | DSP48 Blocks |
+------------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
| fir_00251_proc_blackbird1920D                                    |                                                      (top) |     111728 |     100638 |    3780 | 7310 | 171748 |    335 |    111 |          173 |
|   (fir_00251_proc_blackbird1920D)                                |                                                      (top) |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|   ACQ                                                            |                                         fir_00251_proc_acq |      99722 |      88672 |    3780 | 7270 | 153110 |    325 |     87 |          165 |
|     (ACQ)                                                        |                                         fir_00251_proc_acq |         46 |         46 |       0 |    0 |      0 |      0 |      0 |            0 |
|     BD                                                           |                                                 bd_wrapper |      39967 |      34606 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|       MIG_4DDR.core_wrapper_i                                    |                                          core_4DDR_wrapper |      39967 |      34606 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|         (MIG_4DDR.core_wrapper_i)                                |                                          core_4DDR_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         core_4DDR_i                                              |                                                  core_4DDR |      39967 |      34606 |    3720 | 1641 |  40471 |     67 |      9 |            5 |
|           (core_4DDR_i)                                          |                                                  core_4DDR |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           FlashReset_0                                           |                                   core_4DDR_FlashReset_0_0 |         93 |         93 |       0 |    0 |    104 |      0 |      0 |            0 |
|           GND                                                    |                                            core_4DDR_GND_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           MCU                                                    |                                            MCU_imp_1JT4G7E |       3003 |       2699 |     128 |  176 |   2820 |     26 |      0 |            5 |
|           MIG_Calibration                                        |                                MIG_Calibration_imp_10UKS8S |      23449 |      19240 |    3060 | 1149 |  25651 |     41 |      8 |            0 |
|           MIG_Code                                               |                                        MIG_Code_imp_DV7LDP |       6704 |       5983 |     516 |  205 |   5988 |      0 |      0 |            0 |
|           axi_gpio_0                                             |                                     core_4DDR_axi_gpio_0_0 |         53 |         53 |       0 |    0 |    116 |      0 |      0 |            0 |
|           axi_gps_uart                                           |                                   core_4DDR_axi_gps_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|           axi_interconnect_0                                     |                             core_4DDR_axi_interconnect_0_1 |        196 |        196 |       0 |    0 |    169 |      0 |      0 |            0 |
|           axi_lens_uart                                          |                                  core_4DDR_axi_lens_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|           axi_ndf_uart                                           |                                   core_4DDR_axi_ndf_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|           axi_peripheral                                         |                                 axi_peripheral_imp_1XOFCJ6 |       2194 |       2194 |       0 |    0 |   1493 |      0 |      0 |            0 |
|           axi_quad_spi_0                                         |                                 core_4DDR_axi_quad_spi_0_0 |        426 |        408 |      16 |    2 |    605 |      0 |      1 |            0 |
|           axi_timer_0                                            |                                    core_4DDR_axi_timer_0_0 |        293 |        293 |       0 |    0 |    241 |      0 |      0 |            0 |
|           axi_usb_uart                                           |                                   core_4DDR_axi_usb_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|           clink_uart                                             |                                     core_4DDR_clink_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|           clk_wiz_1                                              |                                      core_4DDR_clk_wiz_1_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           fpga_output_uart                                       |                               core_4DDR_fpga_output_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|           fw_uart                                                |                                        core_4DDR_fw_uart_0 |        358 |        346 |       0 |   12 |    305 |      0 |      0 |            0 |
|           intr_concact                                           |                                   core_4DDR_intr_concact_0 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           oem_uart                                               |                                       core_4DDR_oem_uart_0 |        356 |        344 |       0 |   12 |    305 |      0 |      0 |            0 |
|           pleora_uart                                            |                                    core_4DDR_pleora_uart_0 |        357 |        345 |       0 |   12 |    305 |      0 |      0 |            0 |
|           power_management                                       |                               core_4DDR_power_management_0 |         66 |         66 |       0 |    0 |    135 |      0 |      0 |            0 |
|           proc_sys_reset_1                                       |                               core_4DDR_proc_sys_reset_1_0 |         16 |         15 |       0 |    1 |     36 |      0 |      0 |            0 |
|           xadc_wiz_1                                             |                                     core_4DDR_xadc_wiz_1_0 |        259 |        259 |       0 |    0 |    368 |      0 |      0 |            0 |
|     BULK_USART                                                   |                                                      USART |        482 |        476 |       0 |    6 |    638 |      2 |      0 |            0 |
|       (BULK_USART)                                               |                                                      USART |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                                   USART_TX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|       U10                                                        |                                                 RX_COUNTER |         52 |         52 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                                 RX_COUNTER |         51 |         51 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U1A                                                      |                                             double_sync__7 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                             sync_resetn__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                                                 usart_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                     |                              usart_mmcm_usart_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                             usart_mmcm_rst |         10 |         10 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U2)                                                     |                                             usart_mmcm_rst |         10 |         10 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U1                                                       |                                             sync_reset__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                              USART_TO_AXIS |         54 |         54 |       0 |    0 |     58 |      0 |      0 |            0 |
|         (U3)                                                     |                                              USART_TO_AXIS |         53 |         53 |       0 |    0 |     56 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                             sync_resetn__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                            t_axi4_stream32_fifo__xdcDup__1 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                             t_axi4_stream32_afifo_d512_HD2 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |      t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3_HD3 |         82 |         79 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U6                                                         |                                              AXIS_TO_USART |        110 |        110 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U6)                                                     |                                              AXIS_TO_USART |        109 |        109 |       0 |    0 |     66 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                             sync_resetn__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                       t_axi4_stream32_fifo |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|         (U7)                                                     |                                       t_axi4_stream32_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d512.t_axi4_stream32_afifo_d512_inst                |                                 t_axi4_stream32_afifo_d512 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|           U0                                                     |          t_axi4_stream32_afifo_d512_fifo_generator_v13_2_3 |         83 |         80 |       0 |    3 |    169 |      1 |      0 |            0 |
|       U8                                                         |                                                   USART_RX |         23 |         23 |       0 |    0 |     19 |      0 |      0 |            0 |
|         (U8)                                                     |                                                   USART_RX |         22 |         22 |       0 |    0 |     17 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                             sync_resetn__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                                 Usart_Ctrl |         45 |         45 |       0 |    0 |     99 |      0 |      0 |            0 |
|         (U9)                                                     |                                                 Usart_Ctrl |         28 |         28 |       0 |    0 |     63 |      0 |      0 |            0 |
|         U0A                                                      |                                             sync_resetn__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                             double_sync__3 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                             double_sync__4 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                             double_sync__5 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                              gh_stretch__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U2B                                                      |                                             double_sync__6 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3C                                                      |                                      double_sync_vector__1 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U4A                                                      |                                              gh_stretch__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4B                                                      |                                              gh_stretch__3 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U4C                                                      |                                              gh_stretch__4 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|     CALIB                                                        |                                                calibration |      46411 |      41201 |       0 | 5210 |  89747 |    209 |     58 |          145 |
|       (CALIB)                                                    |                                                calibration |         69 |         69 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                              axis64_sw_2_1 |         40 |         40 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U1)                                                     |                                              axis64_sw_2_1 |         40 |         40 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__145 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                      axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U10)                                                    |                                      axis64_auto_sw_2_1__1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__144 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U11                                                        |                    t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |         50 |         50 |       0 |    0 |     48 |      1 |      0 |            0 |
|         (U11)                                                    |                    t_axi4_stream_wr64_rd64_fifo__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                             fwft_sfifo_wr66_rd66_d512_HD36 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |      fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD37 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U12                                                        |                                         axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     71 |      0 |      0 |            0 |
|         (U12)                                                    |                                         axis64_auto_sw_2_1 |         44 |         44 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                             sync_reset__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U14                                                        |                    t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U14)                                                    |                    t_axi4_stream_wr64_rd64_fifo__xdcDup__2 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                             fwft_sfifo_wr66_rd66_d512_HD59 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |      fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3_HD60 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U15                                                        |                               t_axi4_stream_wr64_rd64_fifo |         51 |         51 |       0 |    0 |     49 |      1 |      0 |            0 |
|         (U15)                                                    |                               t_axi4_stream_wr64_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr64_rd64_d512.fwft_sfifo_wr66_rd66_d512_inst       |                                  fwft_sfifo_wr66_rd66_d512 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|           U0                                                     |           fwft_sfifo_wr66_rd66_d512_fifo_generator_v13_2_3 |         47 |         47 |       0 |    0 |     48 |      1 |      0 |            0 |
|       U17                                                        |                                         calibration_common |       1646 |       1646 |       0 |    0 |   7868 |      0 |      1 |            1 |
|         (U17)                                                    |                                         calibration_common |         37 |         37 |       0 |    0 |      0 |      0 |      0 |            0 |
|         CONFIG                                                   |                                               calib_config |        193 |        193 |       0 |    0 |   4070 |      0 |      0 |            0 |
|           (CONFIG)                                               |                                               calib_config |        187 |        187 |       0 |    0 |   4048 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__227 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fpipe_stretch                                          |                                 gh_stretch__parameterized2 |          6 |          6 |       0 |    0 |      6 |      0 |      0 |            0 |
|           sync_done_clkCal                                       |                                            double_sync__15 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_done_clkMB                                        |                                            double_sync__14 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_dval                                              |                                            double_sync__13 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkCal                                     |                                            double_sync__16 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_mb_cfg_clkData                                    |                                            double_sync__19 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_nlc_lut_switch_clkCal                             |                                            double_sync__17 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_rqc_lut_switch_clkCal                             |                                            double_sync__18 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         RAM                                                      |                                            calib_param_ram |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |                         calib_param_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         SEL                                                      |                                            calib_block_sel |        906 |        906 |       0 |    0 |   2144 |      0 |      0 |            0 |
|           (SEL)                                                  |                                            calib_block_sel |        905 |        905 |       0 |    0 |   2142 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_resetn__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         SEQ                                                      |                                      calib_param_sequencer |        111 |        111 |       0 |    0 |   1000 |      0 |      0 |            0 |
|           (SEQ)                                                  |                                      calib_param_sequencer |        110 |        110 |       0 |    0 |    996 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_resetn__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sync_extracted_info_valid                              |                                            double_sync__12 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                        calib_fast_hder_gen |        120 |        120 |       0 |    0 |    273 |      0 |      0 |            0 |
|           (U1)                                                   |                                        calib_fast_hder_gen |        120 |        120 |       0 |    0 |    271 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__226 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                            ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    209 |      0 |      0 |            1 |
|           (U2)                                                   |                                            ddr_aoi_add_gen |        104 |        104 |       0 |    0 |    207 |      0 |      0 |            1 |
|           U1                                                     |                                            sync_reset__225 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U36                                                      |                                           calib_status_gen |        172 |        172 |       0 |    0 |    166 |      0 |      0 |            0 |
|           (U36)                                                  |                                           calib_status_gen |        172 |        172 |       0 |    0 |    164 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__224 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U47                                                      |                                        axil32_to_native__3 |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|           (U47)                                                  |                                        axil32_to_native__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                            sync_reset__223 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U19                                                        |                                                        AEC |        537 |        537 |       0 |    0 |    911 |      4 |      0 |            0 |
|         (U19)                                                    |                                                        AEC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                                   AEC_Ctrl |        116 |        116 |       0 |    0 |    115 |      0 |      0 |            0 |
|           (U2)                                                   |                                                   AEC_Ctrl |        112 |        112 |       0 |    0 |    108 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_resetn__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1A                                                    |                                            double_sync__10 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                              gh_stretch__parameterized6__1 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U3                                                       |                                                 AEC_CUMSUM |        133 |        133 |       0 |    0 |    298 |      0 |      0 |            0 |
|           (U3)                                                   |                                                 AEC_CUMSUM |        133 |        133 |       0 |    0 |    292 |      0 |      0 |            0 |
|           U0                                                     |                                             double_sync__8 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                             double_sync__9 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           sreset_data_gen                                        |                                             sync_reset__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                  histogram_axis_tmi_4pix_0 |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|           U0                                                     |          histogram_axis_tmi_4pix_0_histogram_axis_tmi_4pix |        265 |        265 |       0 |    0 |    346 |      4 |      0 |            0 |
|         U5                                                       |                                      aec_decimator_wrapper |         22 |         22 |       0 |    0 |    152 |      0 |      0 |            0 |
|           (U5)                                                   |                                      aec_decimator_wrapper |          1 |          1 |       0 |    0 |     42 |      0 |      0 |            0 |
|           U1                                                     |                                                  decimator |         21 |         21 |       0 |    0 |    110 |      0 |      0 |            0 |
|       U22                                                        |                                  axis64_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                     ip_axis64_fanout2_HD83 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |               ip_axis64_fanout2_top_ip_axis64_fanout2_HD84 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U25                                                        |                                     badpixel_replacer64__1 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U25)                                                    |                                     badpixel_replacer64__1 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                             sync_resetn__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U26                                                        |                                        badpixel_replacer64 |        126 |        126 |       0 |    0 |     18 |      0 |      0 |            0 |
|         (U26)                                                    |                                        badpixel_replacer64 |        125 |        125 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U0                                                       |                                             sync_resetn__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                      axis64_hder_extractor |         34 |         34 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U27)                                                    |                                      axis64_hder_extractor |         34 |         34 |       0 |    0 |    108 |      0 |      0 |            0 |
|         r0                                                       |                                             sync_reset__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                              axis64_sw_1_2 |          4 |          4 |       0 |    0 |      4 |      0 |      0 |            0 |
|         (U29)                                                    |                                              axis64_sw_1_2 |          4 |          4 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                             sync_reset__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U30                                                        |                                      axis_lut_core_a32_d32 |        277 |        275 |       0 |    2 |    353 |     16 |      3 |            0 |
|         (U30)                                                    |                                      axis_lut_core_a32_d32 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                        axil32_to_native__2 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                        axil32_to_native__2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                             sync_reset__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                       native_to_axis32__79 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                       native_to_axis32__79 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__138 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |            t_axi4_stream32_fifo__parameterized2__xdcDup__1 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |            t_axi4_stream32_fifo__parameterized2__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                                  t_axi4_stream32_sfifo_d16 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                              axis32_tuser_merge__xdcDup__1 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                              axis32_tuser_merge__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                          fwft_sfifo_w8_d16 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                              axis32_tuser_merge__xdcDup__2 |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                              axis32_tuser_merge__xdcDup__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                    fwft_sfifo_w8_d16_HD941 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                        axis32_to_native__3 |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U2)                                                   |                                        axis32_to_native__3 |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__142 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                       native_to_axis32__80 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                       native_to_axis32__80 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                             sync_reset__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                tdp_ram_w32 |        103 |        103 |       0 |    0 |     88 |     14 |      1 |            0 |
|           (U4)                                                   |                                                tdp_ram_w32 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|           U1A                                                    |                                             sync_reset__86 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                             sync_reset__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a14.U3                                             |                                         tdp_ram_w32_d16384 |         92 |         92 |       0 |    0 |     11 |     14 |      1 |            0 |
|         U6                                                       |            t_axi4_stream32_fifo__parameterized2__xdcDup__2 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U6)                                                   |            t_axi4_stream32_fifo__parameterized2__xdcDup__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                            t_axi4_stream32_sfifo_d16_HD123 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U8                                                       |                                          LUT_native_switch |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                           axis32_to_native |          3 |          3 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U9)                                                   |                                           axis32_to_native |          3 |          3 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                             sync_reset__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U31                                                        |                      axis_lut_core_a32_d32__parameterized1 |        369 |        367 |       0 |    2 |    361 |     31 |      2 |            0 |
|         (U31)                                                    |                      axis_lut_core_a32_d32__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                        axil32_to_native__1 |          4 |          4 |       0 |    0 |      7 |      0 |      0 |            0 |
|           (U1)                                                   |                                        axil32_to_native__1 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                            sync_reset__143 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                       native_to_axis32__77 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U11)                                                  |                                       native_to_axis32__77 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__136 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U12                                                      |            t_axi4_stream32_fifo__parameterized2__xdcDup__3 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U12)                                                  |            t_axi4_stream32_fifo__parameterized2__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                            t_axi4_stream32_sfifo_d16_HD145 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U13                                                      |                              axis32_tuser_merge__xdcDup__3 |         27 |         27 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U13)                                                  |                              axis32_tuser_merge__xdcDup__3 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                    fwft_sfifo_w8_d16_HD981 |         26 |         26 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U15                                                      |                                         axis32_tuser_merge |         26 |         26 |       0 |    0 |     30 |      0 |      1 |            0 |
|           (U15)                                                  |                                         axis32_tuser_merge |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           fifo                                                   |                                    fwft_sfifo_w8_d16_HD961 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|         U2                                                       |                                        axis32_to_native__1 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U2)                                                   |                                        axis32_to_native__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__140 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                       native_to_axis32__78 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           (U3)                                                   |                                       native_to_axis32__78 |          2 |          2 |       0 |    0 |     34 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__137 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                tdp_ram_w32__parameterized1 |        194 |        194 |       0 |    0 |     94 |     29 |      0 |            0 |
|           (U4)                                                   |                                tdp_ram_w32__parameterized1 |         12 |         12 |       0 |    0 |     75 |      0 |      0 |            0 |
|           U1A                                                    |                                             sync_reset__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                             sync_reset__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           gen_a15.U5                                             |                                         tdp_ram_w32_d32768 |        182 |        182 |       0 |    0 |     15 |     29 |      0 |            0 |
|         U6                                                       |            t_axi4_stream32_fifo__parameterized2__xdcDup__4 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|           (U6)                                                   |            t_axi4_stream32_fifo__parameterized2__xdcDup__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream32_sfifo_d16_inst                |                            t_axi4_stream32_sfifo_d16_HD167 |         32 |         31 |       0 |    1 |     45 |      1 |      0 |            0 |
|         U8                                                       |                                       LUT_native_switch__1 |         42 |         42 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U9                                                       |                                        axis32_to_native__2 |          3 |          3 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U9)                                                   |                                        axis32_to_native__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__141 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                         axis64_auto_sw_1_2 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U7)                                                     |                                         axis64_auto_sw_1_2 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                             sync_resetn__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.CORE_0                                         |                                calibration_core__xdcDup__1 |      21473 |      18828 |       0 | 2645 |  39805 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_0)                                     |                                calibration_core__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                             FCC__xdcDup__1 |        957 |        798 |       0 |  159 |   1908 |      3 |      3 |            6 |
|           (U1)                                                   |                                             FCC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                  fp32_axis_mult__xdcDup__1 |        188 |        142 |       0 |   46 |    410 |      0 |      0 |            2 |
|           U14                                                    |                                param_fifo_block__xdcDup__1 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U2                                                     |                                  fp32_axis_mult__xdcDup__2 |        187 |        141 |       0 |   46 |    410 |      0 |      0 |            2 |
|           U3                                                     |                                  fp32_axis_mult__xdcDup__3 |        165 |        129 |       0 |   36 |    370 |      0 |      0 |            2 |
|           U4                                                     |            t_axi4_stream32_fifo__parameterized4__xdcDup__2 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U5                                                     |                                      native_to_axis32__120 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                     |                param_fifo_block__parameterized1__xdcDup__1 |         87 |         86 |       0 |    1 |    141 |      1 |      2 |            0 |
|           U7                                                     |                                 axis_fi32tofp32__xdcDup__1 |        218 |        190 |       0 |   28 |    364 |      0 |      0 |            0 |
|         U10                                                      |                                             axis32_hole__5 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                             axis32_hole__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                 axis_fi32tofp32__parameterized1__xdcDup__1 |        180 |        153 |       0 |   27 |    316 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis_fi32tofp32_HD8314 |        180 |        153 |       0 |   27 |    316 |      0 |      0 |            0 |
|         U13                                                      |                                           ddr_data_decoder |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                  |                                           ddr_data_decoder |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                      ddr_data_decoder_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                      native_to_axis32__112 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                     |                                      native_to_axis32__113 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                     |                                      native_to_axis32__114 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                     |                                      native_to_axis32__115 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                     |                                      native_to_axis32__116 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                     |                                      native_to_axis32__117 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                     |                                            native_to_axis8 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                      |                                 axis_fi32tofp32__xdcDup__2 |        217 |        190 |       0 |   27 |    376 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis_fi32tofp32_HD8379 |        217 |        190 |       0 |   27 |    376 |      0 |      0 |            0 |
|         U15                                                      |                            t_axi4_stream16_fifo__xdcDup__1 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|           (U15)                                                  |                            t_axi4_stream16_fifo__xdcDup__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                |                           t_axi4_stream16_sfifo_d16_HD8445 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|         U16                                                      |                param_fifo_block__parameterized1__xdcDup__2 |         85 |         84 |       0 |    1 |    141 |      1 |      2 |            0 |
|           (U16)                                                  |                param_fifo_block__parameterized1__xdcDup__2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                      native_to_axis32__111 |          2 |          2 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U4                                                     |            t_axi4_stream32_fifo__parameterized6__xdcDup__2 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U6                                                     |                                            sync_reset__178 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                             |                                  fwft_sfifo_w32_d16_HD4898 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                      |                                 axis16_reg_wrap__xdcDup__1 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                       ip_axis16_reg_HD8473 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                      |                                 axis16_reg_wrap__xdcDup__2 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                       ip_axis16_reg_HD8476 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U19                                                      |                             t_axi4_stream8_fifo__xdcDup__1 |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|           (U19)                                                  |                             t_axi4_stream8_fifo__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                          t_axi4_stream8_sfifo_d2048_HD8480 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|         U2                                                       |                                             FSU__xdcDup__1 |       3646 |       3172 |       0 |  474 |   6831 |     10 |      7 |           14 |
|           U1                                                     |                              fp32_axis_subtract__xdcDup__1 |        294 |        249 |       0 |   45 |    576 |      0 |      0 |            2 |
|           U10                                                    |            t_axi4_stream32_fifo__parameterized8__xdcDup__1 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U11                                                    |                                param_fifo_block__xdcDup__2 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U12                                                    |                                param_fifo_block__xdcDup__3 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U13                                                    |                param_fifo_block__parameterized1__xdcDup__3 |         87 |         86 |       0 |    1 |    141 |      1 |      2 |            0 |
|           U14                                                    |                                   fp32_axis_add__xdcDup__1 |        294 |        248 |       0 |   46 |    576 |      0 |      0 |            2 |
|           U15                                                    |                 axis_fi32tofp32__parameterized4__xdcDup__1 |        166 |        147 |       0 |   19 |    286 |      0 |      0 |            0 |
|           U16                                                    |                 axis_fi32tofp32__parameterized6__xdcDup__1 |        207 |        187 |       0 |   20 |    344 |      0 |      0 |            0 |
|           U18                                                    |                                   fp32_axis_add__xdcDup__2 |        290 |        245 |       0 |   45 |    576 |      0 |      0 |            2 |
|           U19                                                    |                                  fp32_axis_mult__xdcDup__4 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U2                                                     |            t_axi4_stream32_fifo__parameterized8__xdcDup__2 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U22                                                    |                                  fp32_axis_mult__xdcDup__5 |        167 |        130 |       0 |   37 |    382 |      0 |      0 |            2 |
|           U24                                                    |                                  fp32_axis_mult__xdcDup__6 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|           U25                                                    |                 axis_fi32tofp32__parameterized8__xdcDup__1 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U3                                                     |                                fp32_axis_divide__xdcDup__1 |        913 |        802 |       0 |  111 |   1645 |      0 |      0 |            0 |
|           U4                                                     |                                  fp32_axis_mult__xdcDup__7 |        193 |        144 |       0 |   49 |    434 |      0 |      0 |            2 |
|           U5                                                     |            t_axi4_stream32_fifo__parameterized8__xdcDup__3 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U6                                                     |                                param_fifo_block__xdcDup__4 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U7                                                     |                param_fifo_block__parameterized1__xdcDup__4 |         87 |         86 |       0 |    1 |    141 |      1 |      2 |            0 |
|           U8                                                     |            t_axi4_stream32_fifo__parameterized8__xdcDup__4 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U9                                                     |            t_axi4_stream32_fifo__parameterized8__xdcDup__5 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|         U20                                                      |                                             pixel_bpr_flag |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                  |                                             pixel_bpr_flag |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__172 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                             axis_sync_flow |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                 axis_fp32tofi32__xdcDup__1 |        198 |        193 |       0 |    5 |    313 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                            axis_fp32tofi32round__xdcDup__1 |        198 |        193 |       0 |    5 |    313 |      0 |      0 |            0 |
|         U23                                                      |                                             axis_fi32tou16 |         29 |         29 |       0 |    0 |     40 |      0 |      0 |            0 |
|           (U23)                                                  |                                             axis_fi32tou16 |         29 |         29 |       0 |    0 |     38 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__171 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                          pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                          pixel_bad_repl__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__221 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                                axis32_hole |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                  axis32_fanout2__xdcDup__1 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis32_fanout2_HD15857 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                              axis32_sw_3_1 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                              axis32_sw_3_1 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__169 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                 axis_fp32tofi32__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                            axis_fp32tofi32round__xdcDup__2 |        201 |        194 |       0 |    7 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                             NLC__xdcDup__1 |       7496 |       6560 |       0 |  936 |  13979 |     32 |      6 |           28 |
|           (U3)                                                   |                                             NLC__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                             |                                param_fifo_block__xdcDup__5 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|           POW2_M_EXP                                             |                                param_fifo_block__xdcDup__6 |         70 |         69 |       0 |    1 |    125 |      1 |      1 |            0 |
|           RANGE_OFF                                              |                param_fifo_block__parameterized1__xdcDup__5 |         86 |         85 |       0 |    1 |    141 |      1 |      2 |            0 |
|           U1                                                     |                              fp32_axis_subtract__xdcDup__2 |        287 |        244 |       0 |   43 |    557 |      0 |      0 |            2 |
|           U10                                                    |                                  fp32_axis_mult__xdcDup__8 |        184 |        139 |       0 |   45 |    412 |      0 |      0 |            2 |
|           U11                                                    |            t_axi4_stream32_fifo__parameterized8__xdcDup__6 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U12                                                    |            t_axi4_stream32_fifo__parameterized8__xdcDup__7 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U13                                                    |            t_axi4_stream32_fifo__parameterized8__xdcDup__8 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U14                                                    |                                param_fifo_block__xdcDup__7 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U15                                                    |                               axis_lut_X_to_ADD__xdcDup__1 |       3118 |       2785 |       0 |  333 |   5633 |     18 |      0 |           10 |
|           U16                                                    |                                  axis32_fanout2__xdcDup__6 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                 axis_fi32tofp32__parameterized1__xdcDup__3 |        179 |        152 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                 axis_fi32tofp32__parameterized1__xdcDup__4 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                   fp32_axis_add__xdcDup__4 |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U22                                                    |                                        pixel_negative_flag |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U23                                                    |                                 fp32_axis_mult__xdcDup__11 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U26                                                    |                                 fp32_axis_mult__xdcDup__12 |        182 |        137 |       0 |   45 |    412 |      0 |      0 |            2 |
|           U27                                                    |                                 fp32_axis_mult__xdcDup__13 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U3                                                     |                                fp32_axis_divide__xdcDup__2 |        913 |        802 |       0 |  111 |   1645 |      0 |      0 |            0 |
|           U4                                                     |            t_axi4_stream32_fifo__parameterized8__xdcDup__9 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                  axis32_fanout2__xdcDup__7 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                              fp32_axis_subtract__xdcDup__5 |        293 |        248 |       0 |   45 |    576 |      0 |      0 |            2 |
|           U7                                                     |                                   fp32_axis_add__xdcDup__5 |        291 |        246 |       0 |   45 |    576 |      0 |      0 |            2 |
|           U8                                                     |                                 fp32_axis_mult__xdcDup__14 |        195 |        146 |       0 |   49 |    434 |      0 |      0 |            2 |
|           U9                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__10 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           Xi_fifo                                                |           t_axi4_stream32_fifo__parameterized8__xdcDup__11 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           data_fifo                                              |           t_axi4_stream32_fifo__parameterized13__xdcDup__1 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|           offset_fixtofp32                                       |                 axis_fi32tofp32__parameterized8__xdcDup__2 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|           pow2_offset_exp                                        |                                param_fifo_block__xdcDup__8 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|           range_fixtofp32                                        |                 axis_fi32tofp32__parameterized8__xdcDup__3 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|         U30                                                      |                             axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                             axis_fi32tou16__parameterized1 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__159 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                             pixel_bad_repl |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U31)                                                  |                                             pixel_bad_repl |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__158 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                             gh_edge_det__4 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                 fp32_axis_mult__xdcDup__15 |        173 |        134 |       0 |   39 |    401 |      0 |      0 |            2 |
|           (U34)                                                  |                                 fp32_axis_mult__xdcDup__15 |          0 |          0 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U1                                                     |                                   ip_fp32_axis_mult_HD4062 |        173 |        134 |       0 |   39 |    398 |      0 |      0 |            2 |
|         U35                                                      |                                           native_to_axis32 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                  |                                           native_to_axis32 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__146 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                      pixel_saturation_flag |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                  |                                      pixel_saturation_flag |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__157 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                         axis_sync_flow__14 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                       |                                             RQC__xdcDup__1 |       5576 |       4867 |       0 |  709 |  10288 |     25 |      3 |           20 |
|           (U4)                                                   |                                             RQC__xdcDup__1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                param_fifo_block__xdcDup__9 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U10                                                    |                param_fifo_block__parameterized1__xdcDup__6 |         87 |         86 |       0 |    1 |    140 |      1 |      1 |            0 |
|           U11                                                    |           t_axi4_stream32_fifo__parameterized4__xdcDup__12 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U13                                                    |           t_axi4_stream32_fifo__parameterized4__xdcDup__13 |         38 |         37 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U14                                                    |                               param_fifo_block__xdcDup__10 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U15                                                    |               axis_lut_X_to_ADD__parameterized1__xdcDup__1 |       3132 |       2796 |       0 |  336 |   5638 |     18 |      0 |           10 |
|           U16                                                    |                                 axis32_fanout2__xdcDup__12 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                 axis_fi32tofp32__parameterized1__xdcDup__6 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                 axis_fi32tofp32__parameterized1__xdcDup__7 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                fp32_axis_sqroot__xdcDup__1 |        537 |        453 |       0 |   84 |    962 |      0 |      0 |            0 |
|           U3                                                     |                                 fp32_axis_mult__xdcDup__18 |        181 |        137 |       0 |   44 |    412 |      0 |      0 |            2 |
|           U4                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__12 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                 axis32_fanout2__xdcDup__13 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                              fp32_axis_subtract__xdcDup__8 |        295 |        249 |       0 |   46 |    576 |      0 |      0 |            2 |
|           U7                                                     |                                 fp32_axis_mult__xdcDup__19 |        195 |        146 |       0 |   49 |    434 |      0 |      0 |            2 |
|           U8                                                     |                                   fp32_axis_add__xdcDup__7 |        293 |        247 |       0 |   46 |    576 |      0 |      0 |            2 |
|           U9                                                     |                                 fp32_axis_mult__xdcDup__20 |        182 |        138 |       0 |   44 |    412 |      0 |      0 |            2 |
|           Xi_fifo                                                |           t_axi4_stream32_fifo__parameterized4__xdcDup__16 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|         U40                                                      |                                      pixel_saturation_repl |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                      pixel_saturation_repl |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__150 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                 axis_fp32tofi32__xdcDup__3 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                            axis_fp32tofi32round__xdcDup__7 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                      |                                    param16_fifo__xdcDup__1 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|           blk_param_fifo0                                        |                               param_fifo_block__xdcDup__11 |         69 |         68 |       0 |    1 |    125 |      1 |      1 |            0 |
|         U49                                                      |           t_axi4_stream32_fifo__parameterized4__xdcDup__18 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                           t_axi4_stream32_sfifo_d64_HD5771 |         38 |         37 |       0 |    1 |     53 |      0 |      0 |            0 |
|         U5                                                       |                                             CFF__xdcDup__1 |       1364 |       1219 |       0 |  145 |   2476 |      3 |      2 |            2 |
|           (U5)                                                   |                                             CFF__xdcDup__1 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                param_fifo_block__parameterized4__xdcDup__1 |         78 |         77 |       0 |    1 |    133 |      1 |      1 |            0 |
|           U14                                                    |                               param_fifo_block__xdcDup__12 |         71 |         70 |       0 |    1 |    125 |      1 |      1 |            0 |
|           U4                                                     |           t_axi4_stream32_fifo__parameterized2__xdcDup__21 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|           U6                                                     |                              fp32_axis_subtract__xdcDup__9 |        286 |        243 |       0 |   43 |    552 |      0 |      0 |            2 |
|           U9                                                     |                                fp32_axis_divide__xdcDup__3 |        895 |        796 |       0 |   99 |   1621 |      0 |      0 |            0 |
|         U55                                                      |                                             gh_edge_det__5 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                 axis32_fanout2__xdcDup__14 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                   |                                 axis32_fanout2__xdcDup__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis32_fanout2_HD15860 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                 axis32_fanout2__xdcDup__15 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                   |                                 axis32_fanout2__xdcDup__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis32_fanout2_HD15863 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                fp32_axis_divide__xdcDup__4 |        913 |        802 |       0 |  111 |   1645 |      0 |      0 |            0 |
|           (U9)                                                   |                                fp32_axis_divide__xdcDup__4 |          8 |          8 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1                                                     |                                ip_fp32_axis_divide_HD14672 |        905 |        794 |       0 |  111 |   1640 |      0 |      0 |            0 |
|         data_fifo                                                |           t_axi4_stream32_fifo__parameterized4__xdcDup__20 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                           t_axi4_stream32_sfifo_d64_HD5793 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|       gen_cal_2ch.CORE_1                                         |                                           calibration_core |      21241 |      18687 |       0 | 2554 |  39388 |     76 |     26 |           72 |
|         (gen_cal_2ch.CORE_1)                                     |                                           calibration_core |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                                        FCC |        942 |        785 |       0 |  157 |   1866 |      3 |      3 |            6 |
|           (U1)                                                   |                                                        FCC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                 fp32_axis_mult__xdcDup__21 |        181 |        136 |       0 |   45 |    390 |      0 |      0 |            2 |
|           U14                                                    |                               param_fifo_block__xdcDup__13 |         69 |         68 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U2                                                     |                                 fp32_axis_mult__xdcDup__22 |        181 |        136 |       0 |   45 |    390 |      0 |      0 |            2 |
|           U3                                                     |                                 fp32_axis_mult__xdcDup__23 |        165 |        129 |       0 |   36 |    370 |      0 |      0 |            2 |
|           U4                                                     |           t_axi4_stream32_fifo__parameterized4__xdcDup__22 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U5                                                     |                                       native_to_axis32__75 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           U6                                                     |                param_fifo_block__parameterized1__xdcDup__7 |         86 |         85 |       0 |    1 |    140 |      1 |      2 |            0 |
|           U7                                                     |                                 axis_fi32tofp32__xdcDup__3 |        218 |        190 |       0 |   28 |    364 |      0 |      0 |            0 |
|         U10                                                      |                                             axis32_hole__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U11                                                      |                                             axis32_hole__3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U12                                                      |                 axis_fi32tofp32__parameterized1__xdcDup__8 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis_fi32tofp32_HD7209 |        179 |        152 |       0 |   27 |    316 |      0 |      0 |            0 |
|         U13                                                      |                                        ddr_data_decoder__2 |         19 |         19 |       0 |    0 |     92 |      0 |      0 |            0 |
|           (U13)                                                  |                                        ddr_data_decoder__2 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                   ddr_data_decoder_core__2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U2                                                     |                                       native_to_axis32__67 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U3                                                     |                                       native_to_axis32__68 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U4                                                     |                                       native_to_axis32__69 |          2 |          2 |       0 |    0 |     10 |      0 |      0 |            0 |
|           U5                                                     |                                       native_to_axis32__70 |          2 |          2 |       0 |    0 |     14 |      0 |      0 |            0 |
|           U6                                                     |                                       native_to_axis32__71 |          2 |          2 |       0 |    0 |     15 |      0 |      0 |            0 |
|           U7                                                     |                                       native_to_axis32__72 |          2 |          2 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U8                                                     |                                         native_to_axis8__2 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U14                                                      |                                            axis_fi32tofp32 |        217 |        191 |       0 |   26 |    372 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis_fi32tofp32_HD7144 |        217 |        191 |       0 |   26 |    372 |      0 |      0 |            0 |
|         U15                                                      |                                       t_axi4_stream16_fifo |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|           (U15)                                                  |                                       t_axi4_stream16_fifo |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d16.t_axi4_stream16_sfifo_d16_inst                |                                  t_axi4_stream16_sfifo_d16 |         33 |         32 |       0 |    1 |     45 |      0 |      1 |            0 |
|         U16                                                      |                param_fifo_block__parameterized1__xdcDup__8 |         85 |         84 |       0 |    1 |    140 |      1 |      2 |            0 |
|           (U16)                                                  |                param_fifo_block__parameterized1__xdcDup__8 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                       native_to_axis32__66 |          2 |          2 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U4                                                     |            t_axi4_stream32_fifo__parameterized6__xdcDup__8 |         55 |         54 |       0 |    1 |     69 |      1 |      1 |            0 |
|           U6                                                     |                                             sync_reset__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           param_fifo                                             |                                  fwft_sfifo_w32_d16_HD4518 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U17                                                      |                                 axis16_reg_wrap__xdcDup__3 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                       ip_axis16_reg_HD8470 |         15 |         15 |       0 |    0 |     39 |      0 |      0 |            0 |
|         U18                                                      |                                            axis16_reg_wrap |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|           U1                                                     |                                              ip_axis16_reg |         14 |         14 |       0 |    0 |     37 |      0 |      0 |            0 |
|         U19                                                      |                                        t_axi4_stream8_fifo |         62 |         61 |       0 |    1 |     73 |      0 |      1 |            0 |
|           (U19)                                                  |                                        t_axi4_stream8_fifo |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           sgen_d2048.t_axi4_stream8_sfifo_d2048_inst             |                                 t_axi4_stream8_sfifo_d2048 |         61 |         60 |       0 |    1 |     73 |      0 |      1 |            0 |
|         U2                                                       |                                                        FSU |       3580 |       3133 |       0 |  447 |   6734 |     10 |      7 |           14 |
|           U1                                                     |                             fp32_axis_subtract__xdcDup__10 |        281 |        240 |       0 |   41 |    560 |      0 |      0 |            2 |
|           U10                                                    |           t_axi4_stream32_fifo__parameterized8__xdcDup__14 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U11                                                    |                               param_fifo_block__xdcDup__14 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U12                                                    |                               param_fifo_block__xdcDup__15 |         71 |         70 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U13                                                    |                param_fifo_block__parameterized1__xdcDup__9 |         86 |         85 |       0 |    1 |    140 |      1 |      2 |            0 |
|           U14                                                    |                                   fp32_axis_add__xdcDup__8 |        281 |        239 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U15                                                    |                            axis_fi32tofp32__parameterized4 |        167 |        148 |       0 |   19 |    286 |      0 |      0 |            0 |
|           U16                                                    |                            axis_fi32tofp32__parameterized6 |        208 |        188 |       0 |   20 |    344 |      0 |      0 |            0 |
|           U18                                                    |                                   fp32_axis_add__xdcDup__9 |        280 |        238 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U19                                                    |                                 fp32_axis_mult__xdcDup__24 |        165 |        128 |       0 |   37 |    380 |      0 |      0 |            2 |
|           U2                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__15 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U22                                                    |                                 fp32_axis_mult__xdcDup__25 |        166 |        130 |       0 |   36 |    382 |      0 |      0 |            2 |
|           U24                                                    |                                 fp32_axis_mult__xdcDup__26 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|           U25                                                    |                 axis_fi32tofp32__parameterized8__xdcDup__4 |        166 |        147 |       0 |   19 |    290 |      0 |      0 |            0 |
|           U3                                                     |                                fp32_axis_divide__xdcDup__5 |        895 |        794 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           U4                                                     |                                 fp32_axis_mult__xdcDup__27 |        182 |        138 |       0 |   44 |    414 |      0 |      0 |            2 |
|           U5                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__16 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U6                                                     |                               param_fifo_block__xdcDup__16 |         71 |         70 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U7                                                     |               param_fifo_block__parameterized1__xdcDup__10 |         85 |         84 |       0 |    1 |    140 |      1 |      2 |            0 |
|           U8                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__17 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U9                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__18 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|         U20                                                      |                                          pixel_bpr_flag__2 |          6 |          6 |       0 |    0 |     24 |      0 |      0 |            0 |
|           (U20)                                                  |                                          pixel_bpr_flag__2 |          4 |          4 |       0 |    0 |     22 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                         axis_sync_flow__10 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U22                                                      |                                 axis_fp32tofi32__xdcDup__4 |        199 |        193 |       0 |    6 |    310 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                            axis_fp32tofi32round__xdcDup__8 |        199 |        193 |       0 |    6 |    310 |      0 |      0 |            0 |
|         U23                                                      |                                          axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     38 |      0 |      0 |            0 |
|           (U23)                                                  |                                          axis_fi32tou16__2 |         28 |         28 |       0 |    0 |     36 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U24                                                      |                                          pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U24)                                                  |                                          pixel_bad_repl__2 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__139 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U26                                                      |                                             axis32_hole__4 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U27                                                      |                                 axis32_fanout2__xdcDup__16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis32_fanout2_HD15815 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U28                                                      |                                           axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     43 |      0 |      0 |            0 |
|           (U28)                                                  |                                           axis32_sw_3_1__2 |         47 |         47 |       0 |    0 |     41 |      0 |      0 |            0 |
|           U1                                                     |                                             sync_reset__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U29                                                      |                                 axis_fp32tofi32__xdcDup__5 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                            axis_fp32tofi32round__xdcDup__9 |        203 |        194 |       0 |    9 |    322 |      0 |      0 |            0 |
|         U3                                                       |                                                        NLC |       7438 |       6528 |       0 |  910 |  13870 |     32 |      6 |           28 |
|           (U3)                                                   |                                                        NLC |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           POW2_B_EXP                                             |                               param_fifo_block__xdcDup__17 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|           POW2_M_EXP                                             |                               param_fifo_block__xdcDup__18 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|           RANGE_OFF                                              |               param_fifo_block__parameterized1__xdcDup__11 |         86 |         85 |       0 |    1 |    140 |      1 |      2 |            0 |
|           U1                                                     |                             fp32_axis_subtract__xdcDup__11 |        276 |        234 |       0 |   42 |    541 |      0 |      0 |            2 |
|           U10                                                    |                                 fp32_axis_mult__xdcDup__28 |        181 |        137 |       0 |   44 |    412 |      0 |      0 |            2 |
|           U11                                                    |           t_axi4_stream32_fifo__parameterized8__xdcDup__19 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U12                                                    |           t_axi4_stream32_fifo__parameterized8__xdcDup__20 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U13                                                    |           t_axi4_stream32_fifo__parameterized8__xdcDup__21 |         49 |         48 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U14                                                    |                               param_fifo_block__xdcDup__19 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U15                                                    |                                          axis_lut_X_to_ADD |       3128 |       2793 |       0 |  335 |   5625 |     18 |      0 |           10 |
|           U16                                                    |                                 axis32_fanout2__xdcDup__21 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                axis_fi32tofp32__parameterized1__xdcDup__10 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                axis_fi32tofp32__parameterized1__xdcDup__11 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                  fp32_axis_add__xdcDup__11 |        277 |        237 |       0 |   40 |    556 |      0 |      0 |            2 |
|           U22                                                    |                                     pixel_negative_flag__2 |          4 |          4 |       0 |    0 |     86 |      0 |      0 |            0 |
|           U23                                                    |                                 fp32_axis_mult__xdcDup__31 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|           U26                                                    |                                 fp32_axis_mult__xdcDup__32 |        182 |        138 |       0 |   44 |    412 |      0 |      0 |            2 |
|           U27                                                    |                                 fp32_axis_mult__xdcDup__33 |        164 |        128 |       0 |   36 |    380 |      0 |      0 |            2 |
|           U3                                                     |                                fp32_axis_divide__xdcDup__6 |        895 |        794 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           U4                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__22 |         47 |         46 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                 axis32_fanout2__xdcDup__22 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                             fp32_axis_subtract__xdcDup__14 |        283 |        241 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U7                                                     |                                  fp32_axis_add__xdcDup__12 |        279 |        237 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U8                                                     |                                 fp32_axis_mult__xdcDup__34 |        183 |        138 |       0 |   45 |    414 |      0 |      0 |            2 |
|           U9                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__23 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           Xi_fifo                                                |           t_axi4_stream32_fifo__parameterized8__xdcDup__24 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           data_fifo                                              |                      t_axi4_stream32_fifo__parameterized13 |         61 |         60 |       0 |    1 |     73 |      3 |      0 |            0 |
|           offset_fixtofp32                                       |                 axis_fi32tofp32__parameterized8__xdcDup__5 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|           pow2_offset_exp                                        |                               param_fifo_block__xdcDup__20 |         71 |         70 |       0 |    1 |    124 |      1 |      1 |            0 |
|           range_fixtofp32                                        |                            axis_fi32tofp32__parameterized8 |        167 |        148 |       0 |   19 |    290 |      0 |      0 |            0 |
|         U30                                                      |                          axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     46 |      0 |      0 |            0 |
|           (U30)                                                  |                          axis_fi32tou16__parameterized1__2 |         30 |         30 |       0 |    0 |     44 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U31                                                      |                                          pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U31)                                                  |                                          pixel_bad_repl__3 |          4 |          4 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U32                                                      |                                             gh_edge_det__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U34                                                      |                                 fp32_axis_mult__xdcDup__35 |        163 |        129 |       0 |   34 |    378 |      0 |      0 |            2 |
|           U1                                                     |                                   ip_fp32_axis_mult_HD2482 |        163 |        129 |       0 |   34 |    378 |      0 |      0 |            2 |
|         U35                                                      |                                       native_to_axis32__76 |          2 |          2 |       0 |    0 |     35 |      0 |      0 |            0 |
|           (U35)                                                  |                                       native_to_axis32__76 |          2 |          2 |       0 |    0 |     33 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__135 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U39                                                      |                                   pixel_saturation_flag__2 |         13 |         13 |       0 |    0 |     23 |      0 |      0 |            0 |
|           (U39)                                                  |                                   pixel_saturation_flag__2 |         11 |         11 |       0 |    0 |     21 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                          axis_sync_flow__6 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U4                                                       |                                                        RQC |       5538 |       4841 |       0 |  697 |  10222 |     25 |      3 |           20 |
|           (U4)                                                   |                                                        RQC |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                               param_fifo_block__xdcDup__21 |         68 |         67 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U10                                                    |                           param_fifo_block__parameterized1 |         86 |         85 |       0 |    1 |    139 |      1 |      1 |            0 |
|           U11                                                    |           t_axi4_stream32_fifo__parameterized4__xdcDup__32 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U13                                                    |           t_axi4_stream32_fifo__parameterized4__xdcDup__33 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           U14                                                    |                               param_fifo_block__xdcDup__22 |         69 |         68 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U15                                                    |                          axis_lut_X_to_ADD__parameterized1 |       3127 |       2790 |       0 |  337 |   5630 |     18 |      0 |           10 |
|           U16                                                    |                                 axis32_fanout2__xdcDup__27 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U17                                                    |                axis_fi32tofp32__parameterized1__xdcDup__13 |        180 |        153 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U18                                                    |                            axis_fi32tofp32__parameterized1 |        181 |        154 |       0 |   27 |    332 |      0 |      0 |            0 |
|           U2                                                     |                                           fp32_axis_sqroot |        533 |        451 |       0 |   82 |    959 |      0 |      0 |            0 |
|           U3                                                     |                                 fp32_axis_mult__xdcDup__38 |        186 |        141 |       0 |   45 |    412 |      0 |      0 |            2 |
|           U4                                                     |           t_axi4_stream32_fifo__parameterized8__xdcDup__25 |         48 |         47 |       0 |    1 |     61 |      1 |      0 |            0 |
|           U5                                                     |                                 axis32_fanout2__xdcDup__28 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U6                                                     |                             fp32_axis_subtract__xdcDup__17 |        280 |        239 |       0 |   41 |    560 |      0 |      0 |            2 |
|           U7                                                     |                                 fp32_axis_mult__xdcDup__39 |        183 |        139 |       0 |   44 |    414 |      0 |      0 |            2 |
|           U8                                                     |                                              fp32_axis_add |        282 |        240 |       0 |   42 |    560 |      0 |      0 |            2 |
|           U9                                                     |                                             fp32_axis_mult |        185 |        140 |       0 |   45 |    412 |      0 |      0 |            2 |
|           Xi_fifo                                                |           t_axi4_stream32_fifo__parameterized4__xdcDup__36 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|         U40                                                      |                                   pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U40)                                                  |                                   pixel_saturation_repl__2 |         12 |         12 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U0                                                     |                                             sync_reset__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U45                                                      |                                            axis_fp32tofi32 |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|           round_case_gen.U2                                      |                                       axis_fp32tofi32round |          8 |          8 |       0 |    0 |      8 |      0 |      0 |            0 |
|         U46                                                      |                                               param16_fifo |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|           blk_param_fifo0                                        |                               param_fifo_block__xdcDup__23 |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|         U49                                                      |           t_axi4_stream32_fifo__parameterized4__xdcDup__38 |         37 |         36 |       0 |    1 |     53 |      0 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                           t_axi4_stream32_sfifo_d64_HD5353 |         37 |         36 |       0 |    1 |     53 |      0 |      0 |            0 |
|         U5                                                       |                                                        CFF |       1338 |       1204 |       0 |  134 |   2434 |      3 |      2 |            2 |
|           (U5)                                                   |                                                        CFF |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                           param_fifo_block__parameterized4 |         79 |         78 |       0 |    1 |    132 |      1 |      1 |            0 |
|           U14                                                    |                                           param_fifo_block |         70 |         69 |       0 |    1 |    124 |      1 |      1 |            0 |
|           U4                                                     |                       t_axi4_stream32_fifo__parameterized2 |         33 |         32 |       0 |    1 |     45 |      1 |      0 |            0 |
|           U6                                                     |                                         fp32_axis_subtract |        276 |        234 |       0 |   42 |    536 |      0 |      0 |            2 |
|           U9                                                     |                                fp32_axis_divide__xdcDup__7 |        879 |        790 |       0 |   89 |   1597 |      0 |      0 |            0 |
|         U55                                                      |                                             gh_edge_det__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                 axis32_fanout2__xdcDup__29 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U7)                                                   |                                 axis32_fanout2__xdcDup__29 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis32_fanout2_HD15818 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                             axis32_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           (U8)                                                   |                                             axis32_fanout2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                  ip_axis32_fanout2_HD15812 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                           fp32_axis_divide |        895 |        794 |       0 |  101 |   1621 |      0 |      0 |            0 |
|           (U9)                                                   |                                           fp32_axis_divide |          6 |          6 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                ip_fp32_axis_divide_HD13740 |        889 |        788 |       0 |  101 |   1621 |      0 |      0 |            0 |
|         data_fifo                                                |                       t_axi4_stream32_fifo__parameterized4 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|           sgen_d64.t_axi4_stream32_sfifo_d64_inst                |                           t_axi4_stream32_sfifo_d64_HD5331 |         39 |         38 |       0 |    1 |     53 |      1 |      0 |            0 |
|       gen_cal_2ch.U16                                            |                                       axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                    ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |        ip_axis128_split_axis64_top_ip_axis128_split_axis64 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U20                                            |                    t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |         85 |         82 |       0 |    3 |    209 |      1 |      0 |            0 |
|         (gen_cal_2ch.U20)                                        |                    t_axi4_stream_wr32_rd64_fifo__xdcDup__1 |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                         fwft_afifo_wr34_rd68_d1024_HD16284 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|           U0                                                     |  fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3_HD16285 |         81 |         78 |       0 |    3 |    208 |      1 |      0 |            0 |
|       gen_cal_2ch.U23                                            |                           axis16_combine_axis32__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                           ip_axis16_combine_axis32_HD16316 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   | ip_axis16_combine_axis32_axis_combiner_v1_1_16_top_HD16317 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U4                                             |                               t_axi4_stream_wr32_rd64_fifo |         84 |         81 |       0 |    3 |    209 |      1 |      0 |            0 |
|         (gen_cal_2ch.U4)                                         |                               t_axi4_stream_wr32_rd64_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr32_rd64_d1024.fwft_afifo_wr34_rd68_d1024_inst     |                                 fwft_afifo_wr34_rd68_d1024 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|           U0                                                     |          fwft_afifo_wr34_rd68_d1024_fifo_generator_v13_2_3 |         80 |         77 |       0 |    3 |    208 |      1 |      0 |            0 |
|       gen_cal_2ch.U5                                             |                                        axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                     ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |          ip_axis32_split_axis16_top_ip_axis32_split_axis16 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       gen_cal_2ch.U6                                             |                                      axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                   ip_axis16_combine_axis32 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           inst                                                   |         ip_axis16_combine_axis32_axis_combiner_v1_1_16_top |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       gen_cal_2ch.U9                                             |                               t_axi4_stream_wr64_rd32_fifo |         49 |         46 |       0 |    3 |    123 |      1 |      0 |            0 |
|         (gen_cal_2ch.U9)                                         |                               t_axi4_stream_wr64_rd32_fifo |          4 |          4 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_wr64_rd32_d16.fwft_afifo_wr68_rd34_d16_inst         |                                   fwft_afifo_wr68_rd34_d16 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|           U0                                                     |            fwft_afifo_wr68_rd34_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      1 |      0 |            0 |
|     EHDRI                                                        |                                             EHDRI_toplevel |        162 |        162 |       0 |    0 |    263 |      0 |      1 |            0 |
|       (EHDRI)                                                    |                                             EHDRI_toplevel |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                            ehdri_index_mem |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                         ehdri_index_mem_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                   ehdri_index_mem_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U2                                                         |                                        axil32_to_native__4 |          3 |          3 |       0 |    0 |      5 |      0 |      0 |            0 |
|         (U2)                                                     |                                        axil32_to_native__4 |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                            sync_reset__251 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                 ehdri_ctrl |         98 |         98 |       0 |    0 |    184 |      0 |      0 |            0 |
|         (U3)                                                     |                                                 ehdri_ctrl |         98 |         98 |       0 |    0 |    182 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__250 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                   ehdri_SM |         60 |         60 |       0 |    0 |     74 |      0 |      0 |            0 |
|         (U4)                                                     |                                                   ehdri_SM |         60 |         60 |       0 |    0 |     72 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__249 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     EXP_CTRL                                                     |                                         exposure_time_ctrl |        180 |        180 |       0 |    0 |    338 |      0 |      0 |            0 |
|       (EXP_CTRL)                                                 |                                         exposure_time_ctrl |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                           exp_time_mb_intf |         57 |         57 |       0 |    0 |    234 |      0 |      0 |            0 |
|         (U1)                                                     |                                           exp_time_mb_intf |         57 |         57 |       0 |    0 |    232 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__291 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                           exp_time_manager |        122 |        122 |       0 |    0 |    104 |      0 |      0 |            0 |
|         (U2)                                                     |                                           exp_time_manager |        122 |        122 |       0 |    0 |    100 |      0 |      0 |            0 |
|         U1A                                                      |                                            sync_reset__290 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                            double_sync__58 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FAN                                                          |                                                  PWM_GEN_1 |         25 |         25 |       0 |    0 |     49 |      0 |      0 |            0 |
|       pwm0                                                       |                                                     gh_PWM |         16 |         16 |       0 |    0 |     25 |      0 |      0 |            0 |
|       pwm_ctrl_inst                                              |                                                   PWM_CTRL |          9 |          9 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (pwm_ctrl_inst)                                          |                                                   PWM_CTRL |          9 |          9 |       0 |    0 |     22 |      0 |      0 |            0 |
|         sync_resetn_inst                                         |                                            sync_resetn__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLAGGING                                                     |                                               flagging_top |        245 |        245 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (FLAGGING)                                                 |                                               flagging_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                       flagging_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U1)                                                     |                                       flagging_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                            sync_reset__277 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                flagging_SM |        190 |        190 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U3)                                                     |                                                flagging_SM |        189 |        189 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                            gh_edge_det__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                            double_sync__54 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__276 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                            double_sync__55 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     FLASH                                                        |                                                 Flash_intf |        410 |        410 |       0 |    0 |    398 |      8 |      0 |            0 |
|       U1                                                         |                                                 flash_ctrl |         59 |         59 |       0 |    0 |     69 |      0 |      0 |            0 |
|       U2                                                         |                                      axi_bram_ctrl_wrapper |        174 |        174 |       0 |    0 |    181 |      0 |      0 |            0 |
|         inst_ip_axi_bram_ctrl                                    |                                           ip_axi_bram_ctrl |        174 |        174 |       0 |    0 |    181 |      0 |      0 |            0 |
|           U0                                                     |                             ip_axi_bram_ctrl_axi_bram_ctrl |        174 |        174 |       0 |    0 |    181 |      0 |      0 |            0 |
|       U4                                                         |                              blk_mem_gen_w32_d8192_wrapper |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|         (U4)                                                     |                              blk_mem_gen_w32_d8192_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst_blk_mem_gen_w32_d8192                               |                                   ip_blk_mem_gen_w32_d8192 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|           U0                                                     |                ip_blk_mem_gen_w32_d8192_blk_mem_gen_v8_4_2 |         38 |         38 |       0 |    0 |      2 |      8 |      0 |            0 |
|       U5                                                         |                                               flash_output |         10 |         10 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U6                                                         |                                              flash_process |        129 |        129 |       0 |    0 |    146 |      0 |      0 |            0 |
|     GATING                                                       |                                                 gating_top |        244 |        244 |       0 |    0 |    258 |      0 |      0 |            0 |
|       (GATING)                                                   |                                                 gating_top |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U2                                                         |                                         gating_mblaze_intf |         54 |         54 |       0 |    0 |    130 |      0 |      0 |            0 |
|         (U2)                                                     |                                         gating_mblaze_intf |         54 |         54 |       0 |    0 |    128 |      0 |      0 |            0 |
|         U2                                                       |                                            sync_reset__280 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                  gating_SM |        189 |        189 |       0 |    0 |    126 |      0 |      0 |            0 |
|         (U4)                                                     |                                                  gating_SM |        188 |        188 |       0 |    0 |    120 |      0 |      0 |            0 |
|         E1                                                       |                                            gh_edge_det__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                            double_sync__56 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__279 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                            double_sync__57 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     HEADER                                                       |                                              hder_inserter |       1710 |       1691 |       0 |   19 |   4023 |     12 |     16 |            0 |
|       (HEADER)                                                   |                                              hder_inserter |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|       U1                                                         |                                        hder_insert_mb_intf |        114 |        114 |       0 |    0 |    292 |      0 |      0 |            0 |
|         (U1)                                                     |                                        hder_insert_mb_intf |         76 |         76 |       0 |    0 |    218 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__248 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         Ue1                                                      |                                                err_sync__1 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__1 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue2                                                      |                                                err_sync__2 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__2 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue3                                                      |                                                err_sync__3 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__4 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__3 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue4                                                      |                                                err_sync__4 |          4 |          4 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__5 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__4 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue5                                                      |                                                err_sync__5 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__6 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__5 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue6                                                      |                                                err_sync__6 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__7 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__6 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue7                                                      |                                                err_sync__7 |          6 |          6 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__8 |          4 |          4 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__7 |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue8                                                      |                                                err_sync__8 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                              gh_stretch__parameterized6__9 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__8 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|         Ue9                                                      |                                                err_sync__9 |          3 |          3 |       0 |    0 |      8 |      0 |      0 |            0 |
|           U1                                                     |                             gh_stretch__parameterized6__10 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           U2                                                     |                                         gh_edge_det_XCD__9 |          1 |          1 |       0 |    0 |      5 |      0 |      0 |            0 |
|       U19                                                        |                                        axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    135 |      0 |      0 |            0 |
|         (U19)                                                    |                                        axis128_auto_sw_2_1 |         75 |         75 |       0 |    0 |    133 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__240 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                              gh_stretch__parameterized4__2 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U2                                                         |                                      t_axi4_stream128_fifo |         85 |         83 |       0 |    2 |    183 |      5 |      1 |            0 |
|         (U2)                                                     |                                      t_axi4_stream128_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d1024.t_axi4_stream128_afifo_d1024_inst             |                               t_axi4_stream128_afifo_d1024 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|           U0                                                     |        t_axi4_stream128_afifo_d1024_fifo_generator_v13_2_3 |         83 |         81 |       0 |    2 |    182 |      5 |      1 |            0 |
|       U20                                                        |                            t_axi4_lite32_w_fifo__xdcDup__1 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U20)                                                    |                            t_axi4_lite32_w_fifo__xdcDup__1 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                          t_axi4_lite32_w_afifo_d16_HD16324 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16325 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|       U22                                                        |                            t_axi4_lite32_w_fifo__xdcDup__2 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U22)                                                    |                            t_axi4_lite32_w_fifo__xdcDup__2 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                          t_axi4_lite32_w_afifo_d16_HD16404 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16405 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|       U24                                                        |                            t_axi4_lite32_w_fifo__xdcDup__3 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|         (U24)                                                    |                            t_axi4_lite32_w_fifo__xdcDup__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                          t_axi4_lite32_w_afifo_d16_HD16484 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|           U0                                                     |   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16485 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|       U26                                                        |                            t_axi4_lite32_w_fifo__xdcDup__4 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                          t_axi4_lite32_w_afifo_d16_HD16564 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|           U0                                                     |   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16565 |        131 |        129 |       0 |    2 |    364 |      0 |      2 |            0 |
|       U28                                                        |                      t_axi4_stream128_fifo__parameterized1 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|         agen_d512.t_axi4_stream128_afifo_d512_inst               |                                t_axi4_stream128_afifo_d512 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|           U0                                                     |         t_axi4_stream128_afifo_d512_fifo_generator_v13_2_3 |         81 |         78 |       0 |    3 |    169 |      3 |      0 |            0 |
|       U3                                                         |                            t_axi4_lite32_w_fifo__xdcDup__5 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U3)                                                     |                            t_axi4_lite32_w_fifo__xdcDup__5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                          t_axi4_lite32_w_afifo_d16_HD16644 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16645 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|       U4                                                         |                                      hder_insert_sequencer |        326 |        326 |       0 |    0 |    368 |      0 |      1 |            0 |
|         (U4)                                                     |                                      hder_insert_sequencer |        301 |        301 |       0 |    0 |    334 |      0 |      0 |            0 |
|         U1A                                                      |                                            sync_reset__239 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                            double_sync__31 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                            double_sync__32 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                   fwft_sfifo_w8_d16_HD1001 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|           U0                                                     |            fwft_sfifo_w8_d16_fifo_generator_v13_2_3_HD1002 |         25 |         25 |       0 |    0 |     28 |      0 |      1 |            0 |
|       U5                                                         |                                               hder_reorder |         82 |         82 |       0 |    0 |    303 |      4 |      0 |            0 |
|         (U5)                                                     |                                               hder_reorder |         82 |         82 |       0 |    0 |    301 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__238 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                        dp_ram_byte_w32_d64 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|           U0                                                     |                     dp_ram_byte_w32_d64_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      4 |      0 |            0 |
|       U6                                                         |                            t_axi4_lite32_w_fifo__xdcDup__6 |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U6)                                                     |                            t_axi4_lite32_w_fifo__xdcDup__6 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                          t_axi4_lite32_w_afifo_d16_HD16724 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |   t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3_HD16725 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|       U7                                                         |                                       t_axi4_lite32_w_fifo |        136 |        134 |       0 |    2 |    368 |      0 |      2 |            0 |
|         (U7)                                                     |                                       t_axi4_lite32_w_fifo |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|         agen_d16.t_axi4_lite32_w_afifo_d16_inst                  |                                  t_axi4_lite32_w_afifo_d16 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|           U0                                                     |           t_axi4_lite32_w_afifo_d16_fifo_generator_v13_2_3 |        134 |        132 |       0 |    2 |    367 |      0 |      2 |            0 |
|     ICU                                                          |                                               ICU_toplevel |        156 |        156 |       0 |    0 |    409 |      0 |      0 |            0 |
|       U1                                                         |                                                   ICU_Ctrl |         23 |         23 |       0 |    0 |    128 |      0 |      0 |            0 |
|         (U1)                                                     |                                                   ICU_Ctrl |         22 |         22 |       0 |    0 |    126 |      0 |      0 |            0 |
|         U0A                                                      |                                            sync_resetn__31 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                     ICU_SM |        133 |        133 |       0 |    0 |    281 |      0 |      0 |            0 |
|         (U2)                                                     |                                                     ICU_SM |        132 |        132 |       0 |    0 |    279 |      0 |      0 |            0 |
|         U0A                                                      |                                            sync_resetn__30 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     IRIG                                                         |                                               expb_irig_v2 |        482 |        481 |       0 |    1 |    664 |      0 |      0 |            0 |
|       (IRIG)                                                     |                                               expb_irig_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                 irig_signal_conditioner_v2 |         69 |         69 |       0 |    0 |    129 |      0 |      0 |            0 |
|         (U1)                                                     |                                 irig_signal_conditioner_v2 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U1                                                       |                                              ad747x_driver |         18 |         18 |       0 |    0 |     52 |      0 |      0 |            0 |
|           (U1)                                                   |                                              ad747x_driver |         18 |         18 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__307 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U14                                                      |                                      adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     20 |      0 |      0 |            0 |
|           (U14)                                                  |                                      adc_sample_counter_v2 |          9 |          9 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__306 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U15                                                      |                                          adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U15)                                                  |                                          adc_sample_sel_v2 |          4 |          4 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__305 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                           adc_sample_en_v2 |          9 |          9 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U2)                                                   |                                           adc_sample_en_v2 |          9 |          9 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__304 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                    adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U3)                                                   |                                    adc_sample_averaging_v2 |         22 |         22 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__303 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                      channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      9 |      0 |      0 |            0 |
|           (U7)                                                   |                                      channel_gain_ctler_v2 |          6 |          6 |       0 |    0 |      7 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__302 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                               irig_mb_intf |         75 |         74 |       0 |    1 |    152 |      0 |      0 |            0 |
|         (U10)                                                    |                                               irig_mb_intf |         74 |         73 |       0 |    1 |    140 |      0 |      0 |            0 |
|         E1                                                       |                                            gh_edge_det__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S1                                                       |                                            double_sync__61 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S2                                                       |                                            double_sync__62 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S3                                                       |                                            double_sync__63 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         S4                                                       |                                            double_sync__64 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__301 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                     irig_clock_detector_v2 |         37 |         37 |       0 |    0 |     68 |      0 |      0 |            0 |
|         (U2)                                                     |                                     irig_clock_detector_v2 |         27 |         27 |       0 |    0 |     52 |      0 |      0 |            0 |
|         D1                                                       |                                                gh_debounce |         10 |         10 |       0 |    0 |     12 |      0 |      0 |            0 |
|         S1                                                       |                                            double_sync__60 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__300 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                     irig_alphab_decoder_v2 |        119 |        119 |       0 |    0 |     69 |      0 |      0 |            0 |
|         U1                                                       |                                      irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U1)                                                   |                                      irig_threshold_gen_v2 |         70 |         70 |       0 |    0 |     19 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__299 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                         irig_comparator_v2 |          5 |          5 |       0 |    0 |      4 |      0 |      0 |            0 |
|           (U3)                                                   |                                         irig_comparator_v2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__298 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                    irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     30 |      0 |      0 |            0 |
|           (U4)                                                   |                                    irig_alphab_detector_v2 |         31 |         31 |       0 |    0 |     28 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__297 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     14 |      0 |      0 |            0 |
|           (U5)                                                   |                                irig_alphab_decoder_ctrl_v2 |         13 |         13 |       0 |    0 |     12 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__296 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                      irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    150 |      0 |      0 |            0 |
|         (U4)                                                     |                                      irig_frame_decoder_v2 |        139 |        139 |       0 |    0 |    148 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__295 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                         irig_controller_v2 |         18 |         18 |       0 |    0 |     24 |      0 |      0 |            0 |
|         (U5)                                                     |                                         irig_controller_v2 |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__294 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                            double_sync__59 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                   irig_refclk_generator_v2 |         12 |         12 |       0 |    0 |     39 |      0 |      0 |            0 |
|         (U6)                                                     |                                   irig_refclk_generator_v2 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__293 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                          clk_divider_pulse |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|         U3                                                       |                          clk_divider_pulse__parameterized1 |          7 |          7 |       0 |    0 |     19 |      0 |      0 |            0 |
|       U7                                                         |                                              irig_reset_v2 |         12 |         12 |       0 |    0 |     33 |      0 |      0 |            0 |
|         (U7)                                                     |                                              irig_reset_v2 |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__292 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                          clk_divider_pulse__parameterized3 |          8 |          8 |       0 |    0 |     26 |      0 |      0 |            0 |
|     MGT                                                          |                                                mgt_wrapper |       2934 |       2565 |       0 |  369 |   6383 |     11 |      0 |            0 |
|       (MGT)                                                      |                                                mgt_wrapper |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       MGTS                                                       |                                                  mgt_block |       2620 |       2263 |       0 |  357 |   5644 |      4 |      0 |            0 |
|         (MGTS)                                                   |                                                  mgt_block |         10 |         10 |       0 |    0 |      1 |      0 |      0 |            0 |
|         CTRL                                                     |                                                   MGT_CTRL |         92 |         92 |       0 |    0 |    297 |      0 |      0 |            0 |
|           (CTRL)                                                 |                                                   MGT_CTRL |         91 |         91 |       0 |    0 |    143 |      0 |      0 |            0 |
|           core_sync                                              |                      double_sync_vector__parameterized1__1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           data_loopback_sync                                     |                                         double_sync_vector |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           data_pwrdown_sync                                      |                                            double_sync__36 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           exp_loopback_sync                                      |                         double_sync_vector__parameterized6 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           exp_pwrdown_sync                                       |                                            double_sync__38 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           pll_sync                                               |                         double_sync_vector__parameterized1 |          0 |          0 |       0 |    0 |     64 |      0 |      0 |            0 |
|           sync_resetn_inst                                       |                                            sync_resetn__22 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           video_loopback_sync                                    |                         double_sync_vector__parameterized4 |          0 |          0 |       0 |    0 |      6 |      0 |      0 |            0 |
|           video_pwrdown_sync                                     |                                            double_sync__37 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         DATA                                                     |                                                   data_mgt |        627 |        573 |       0 |   54 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                     data_mgt_data_mgt_core |        627 |        573 |       0 |   54 |   1350 |      1 |      0 |            0 |
|         DATA_CLOCK                                               |                                      data_mgt_clock_module |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                                 data_mgt_CLOCK_MODULE_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_COMMON                                              |                                 data_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                            data_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         DATA_RESET_LOGIC                                         |                               data_mgt_SUPPORT_RESET_LOGIC |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|           U1                                                     |                          data_mgt_SUPPORT_RESET_LOGIC_impl |          3 |          2 |       0 |    1 |     16 |      0 |      0 |            0 |
|         EXP                                                      |                                                    exp_mgt |       1259 |       1012 |       0 |  247 |   2630 |      2 |      0 |            0 |
|           inst                                                   |                                       exp_mgt_exp_mgt_core |       1259 |       1012 |       0 |  247 |   2630 |      2 |      0 |            0 |
|         EXP_COMMON                                               |                                  exp_mgt_gt_common_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|           U1                                                     |                             exp_mgt_gt_common_wrapper_impl |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         gen_mgt_2ch.VIDEO                                        |                                                  video_mgt |        629 |        574 |       0 |   55 |   1350 |      1 |      0 |            0 |
|           inst                                                   |                                   video_mgt_video_mgt_core |        629 |        574 |       0 |   55 |   1350 |      1 |      0 |            0 |
|       U1                                                         |                                                   mgt_init |         18 |         18 |       0 |    0 |     20 |      0 |      0 |            0 |
|       U3                                                         |                                          mgt_stream_merger |        246 |        237 |       0 |    9 |    615 |      4 |      0 |            0 |
|         (U3)                                                     |                                          mgt_stream_merger |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|         EXP_FIFO                                                 |                             t_axi4_stream_wr128_rd128_fifo |         82 |         79 |       0 |    3 |    205 |      2 |      0 |            0 |
|           (EXP_FIFO)                                             |                             t_axi4_stream_wr128_rd128_fifo |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr128_rd128_d512.fwft_afifo_wr130_rd130_d512_inst |                                fwft_afifo_wr130_rd130_d512 |         80 |         77 |       0 |    3 |    205 |      2 |      0 |            0 |
|         dont_merge_streams.DATA_FIFO                             |    t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |         81 |         78 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.DATA_FIFO)                         |    t_axi4_stream_wr64_rd64_fifo__parameterized2__xdcDup__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                          fwft_afifo_wr66_rd66_d512_HD16805 |         79 |         76 |       0 |    3 |    205 |      1 |      0 |            0 |
|         dont_merge_streams.VIDEO_FIFO                            |               t_axi4_stream_wr64_rd64_fifo__parameterized2 |         81 |         78 |       0 |    3 |    205 |      1 |      0 |            0 |
|           (dont_merge_streams.VIDEO_FIFO)                        |               t_axi4_stream_wr64_rd64_fifo__parameterized2 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|           agen_wr64_rd64_d512.fwft_afifo_wr66_rd66_d512_inst     |                                  fwft_afifo_wr66_rd66_d512 |         80 |         77 |       0 |    3 |    205 |      1 |      0 |            0 |
|       U4                                                         |                      t_axi4_stream128_fifo__parameterized3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|         agen_d16.t_axi4_stream128_afifo_d16_inst                 |                                 t_axi4_stream128_afifo_d16 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|           U0                                                     |          t_axi4_stream128_afifo_d16_fifo_generator_v13_2_3 |         50 |         47 |       0 |    3 |    104 |      3 |      0 |            0 |
|     SFW_INTF                                                     |                                                        SFW |        544 |        544 |       0 |    0 |    654 |      0 |      1 |            0 |
|       (SFW_INTF)                                                 |                                                        SFW |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                             SFW_Processing |        273 |        273 |       0 |    0 |     59 |      0 |      0 |            0 |
|         (U1)                                                     |                                             SFW_Processing |        272 |        272 |       0 |    0 |     55 |      0 |      0 |            0 |
|         doube_sync_gen                                           |                                            double_sync__66 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                            sync_resetn__35 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                             trig_pulse_cdc |          1 |          1 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U2                                                         |                                                 fw_decoder |        117 |        117 |       0 |    0 |    103 |      0 |      0 |            0 |
|         (U2)                                                     |                                                 fw_decoder |        116 |        116 |       0 |    0 |    101 |      0 |      0 |            0 |
|         reset_synchronize                                        |                                            sync_resetn__34 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                                   SFW_Ctrl |         53 |         53 |       0 |    0 |    373 |      0 |      0 |            0 |
|         (U3)                                                     |                                                   SFW_Ctrl |         52 |         52 |       0 |    0 |    371 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                            sync_resetn__33 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                         axil32_addr_demux4 |         54 |         54 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                           axil32_to_native |          3 |          3 |       0 |    0 |      6 |      0 |      0 |            0 |
|         (U5)                                                     |                                           axil32_to_native |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|         sync_reset_inst                                          |                                            sync_reset__308 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                           sdp_ram_w32_d128 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|         U0                                                       |                        sdp_ram_w32_d128_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           inst_blk_mem_gen                                       |                  sdp_ram_w32_d128_blk_mem_gen_v8_4_2_synth |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U8                                                         |                                         SFW_ACQUISITION_SM |         43 |         43 |       0 |    0 |    110 |      0 |      0 |            0 |
|         (U8)                                                     |                                         SFW_ACQUISITION_SM |         42 |         42 |       0 |    0 |    106 |      0 |      0 |            0 |
|         double_sync_gen                                          |                                            double_sync__65 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sreset_ctrl_gen                                          |                                            sync_resetn__32 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     STARTUP_HARDWARE                                             |                                            Startup_HW_Test |         18 |         18 |       0 |    0 |     26 |      0 |      0 |            0 |
|       (STARTUP_HARDWARE)                                         |                                            Startup_HW_Test |         17 |         17 |       0 |    0 |     24 |      0 |      0 |            0 |
|       U0                                                         |                                                sync_resetn |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|     TRIG                                                         |                                                   trig_gen |       1740 |       1740 |       0 |    0 |   1739 |      0 |      0 |            0 |
|       (TRIG)                                                     |                                                   trig_gen |          7 |          7 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                       trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    444 |      0 |      0 |            0 |
|         (U1)                                                     |                                       trig_gen_mblaze_intf |        380 |        380 |       0 |    0 |    442 |      0 |      0 |            0 |
|         U2                                                       |                                            sync_reset__274 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                             trig_gen_ctler |        371 |        371 |       0 |    0 |    364 |      0 |      0 |            0 |
|         U1                                                       |                                              trig_delay__1 |        108 |        108 |       0 |    0 |    141 |      0 |      0 |            0 |
|           (U1)                                                   |                                              trig_delay__1 |          2 |          2 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1                                                     |                                       delay_measurement__1 |         10 |         10 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U3                                                     |                                            sync_reset__271 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                            min_max_ctrl__9 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|         U2                                                       |                                        trig_gen_ctler_core |        186 |        186 |       0 |    0 |    150 |      0 |      0 |            0 |
|           (U2)                                                   |                                        trig_gen_ctler_core |        186 |        186 |       0 |    0 |    148 |      0 |      0 |            0 |
|           comp_sync_reset                                        |                                            sync_reset__269 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                            double_sync__51 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                              progr_clk_div |         77 |         77 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U4)                                                   |                                              progr_clk_div |         77 |         77 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__268 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                            double_sync__52 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                               trig_stamper |        147 |        147 |       0 |    0 |    239 |      0 |      0 |            0 |
|         U2                                                       |                                            sync_reset__267 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                         trig_stamper_ctler |        147 |        147 |       0 |    0 |    237 |      0 |      0 |            0 |
|           (U4)                                                   |                                         trig_stamper_ctler |        142 |        142 |       0 |    0 |    225 |      0 |      0 |            0 |
|           E2                                                     |                                             gh_edge_det__9 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E3                                                     |                                            gh_edge_det__10 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E4                                                     |                                            gh_edge_det__11 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E5                                                     |                                            gh_edge_det__12 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           E6                                                     |                                            gh_edge_det__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           S1                                                     |                                            double_sync__50 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U6                                                         |                                           trig_conditioner |         53 |         53 |       0 |    0 |     86 |      0 |      0 |            0 |
|         (U6)                                                     |                                           trig_conditioner |         53 |         53 |       0 |    0 |     84 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__266 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                            double_sync__53 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U11                                                     |                                            trig_period_8ch |        782 |        782 |       0 |    0 |    604 |      0 |      0 |            0 |
|         (g0.U11)                                                 |                                            trig_period_8ch |          9 |          9 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U1                                                       |                                         period_duration__1 |          5 |          5 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                         period_duration__1 |          5 |          5 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__264 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U10                                                      |                                            min_max_ctrl__1 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U10)                                                  |                                            min_max_ctrl__1 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__281 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                            min_max_ctrl__2 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U11)                                                  |                                            min_max_ctrl__2 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__282 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                            sync_reset__265 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                            min_max_ctrl__3 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                            min_max_ctrl__3 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__283 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                            min_max_ctrl__4 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U5)                                                   |                                            min_max_ctrl__4 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__284 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                            min_max_ctrl__5 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U6)                                                   |                                            min_max_ctrl__5 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__285 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                            min_max_ctrl__6 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U7)                                                   |                                            min_max_ctrl__6 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__286 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                            min_max_ctrl__7 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U8)                                                   |                                            min_max_ctrl__7 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__287 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                                            min_max_ctrl__8 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U9)                                                   |                                            min_max_ctrl__8 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__288 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U11                                                          |                                      axil32_addr_demux4__1 |         89 |         89 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                           |                                          Buffering_wrapper |       2241 |       2190 |      48 |    3 |   3350 |     10 |      0 |           14 |
|       (U2)                                                       |                                          Buffering_wrapper |          3 |          3 |       0 |    0 |      3 |      0 |      0 |            0 |
|       U1                                                         |                                             axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                          ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst                                                   |                    ip_axis64_fanout2_top_ip_axis64_fanout2 |          5 |          5 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                           axis64_sw_2_1__parameterized1__1 |        190 |        190 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U2)                                                     |                           axis64_sw_2_1__parameterized1__1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__247 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                   axis64_img_boundaries__3 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                   axis64_img_boundaries__3 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_resetn__20 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                   axis64_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                   axis64_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_resetn__19 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                              axis64_reg__6 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                              axis64_reg__6 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__246 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                              axis64_reg__5 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                              axis64_reg__5 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__245 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                              axis64_reg__4 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                              axis64_reg__4 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__244 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U20                                                        |                                             axis64_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U20)                                                    |                                             axis64_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_resetn__21 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                              axis64_sw_2_1__parameterized1 |        190 |        190 |       0 |    0 |    422 |      0 |      0 |            0 |
|         (U3)                                                     |                              axis64_sw_2_1__parameterized1 |         72 |         72 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__237 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                   axis64_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                   axis64_img_boundaries__1 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_resetn__18 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done1                            |                                      axis64_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done1)                        |                                      axis64_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_resetn__17 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S0                                               |                                              axis64_reg__2 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S0)                                           |                                              axis64_reg__2 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__242 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S1                                               |                                              axis64_reg__3 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S1)                                           |                                              axis64_reg__3 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__243 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen.S_out                                            |                                                 axis64_reg |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (reg_gen.S_out)                                        |                                                 axis64_reg |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__228 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                                  Buffering |       1723 |       1672 |      48 |    3 |   2263 |      6 |      0 |           14 |
|         (U4)                                                     |                                                  Buffering |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         BUF_CTRL                                                 |                                             Buffering_Ctrl |         82 |         82 |       0 |    0 |    472 |      0 |      0 |            0 |
|           (BUF_CTRL)                                             |                                             Buffering_Ctrl |         70 |         70 |       0 |    0 |    443 |      0 |      0 |            0 |
|           U0A                                                    |                                            sync_resetn__16 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                            double_sync__25 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                            double_sync__26 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1D                                                    |                                                  Pulse_gen |          4 |          4 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U1E                                                    |                                            double_sync__27 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3B                                                    |                                            double_sync__28 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3C                                                    |                                            double_sync__29 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3D                                                    |                                            double_sync__30 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3E                                                    |                                                 sync_pulse |          2 |          2 |       0 |    0 |      5 |      0 |      0 |            0 |
|           U3F                                                    |                                              gh_stretch__5 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         FSM                                                      |                                              BUFFERING_FSM |       1241 |       1241 |       0 |    0 |    912 |      0 |      0 |           14 |
|           (FSM)                                                  |                                              BUFFERING_FSM |       1241 |       1241 |       0 |    0 |    908 |      0 |      0 |           14 |
|           WL_sync                                                |                                            double_sync__24 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           inst_sync_reset                                        |                                            sync_reset__236 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U11                                                      |                                         axil32_to_native96 |         39 |         39 |       0 |    0 |     54 |      0 |      0 |            0 |
|           (U11)                                                  |                                         axil32_to_native96 |         39 |         39 |       0 |    0 |     52 |      0 |      0 |            0 |
|           sync_reset_inst                                        |                                            sync_reset__235 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U13                                                      |                                       t_axi4_stream64_fifo |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|           agen_d16.t_axi4_stream64_afifo_d16_inst                |                                  t_axi4_stream64_afifo_d16 |         88 |         40 |      48 |    0 |    218 |      0 |      0 |            0 |
|         U2                                                       |                                       axis128_hole_sync__1 |         91 |         91 |       0 |    0 |    336 |      0 |      0 |            0 |
|           (U2)                                                   |                                       axis128_hole_sync__1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__234 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                             axis128_reg__1 |         86 |         86 |       0 |    0 |    330 |      0 |      0 |            0 |
|           detect_eof.detect_frame_done0                          |                                  axis128_img_boundaries__1 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         U4                                                       |                                           buffer_table_ram |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|           U0                                                     |                        buffer_table_ram_blk_mem_gen_v8_4_2 |          0 |          0 |       0 |    0 |      0 |      3 |      0 |            0 |
|         U5                                                       |                                            flow_controller |         80 |         80 |       0 |    0 |     94 |      0 |      0 |            0 |
|           (U5)                                                   |                                            flow_controller |         79 |         79 |       0 |    0 |     88 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_resetn__13 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1B                                                    |                                            double_sync__22 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1C                                                    |                                            double_sync__23 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U7                                                       |                                          shift_registers_x |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                     axis128_hder_extractor |         30 |         30 |       0 |    0 |     31 |      0 |      0 |            0 |
|           (U8)                                                   |                                     axis128_hder_extractor |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           r0                                                     |                                            sync_reset__232 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U9                                                       |                      t_axi4_stream128_fifo__parameterized5 |         69 |         66 |       0 |    3 |    144 |      3 |      0 |            0 |
|           (U9)                                                   |                      t_axi4_stream128_fifo__parameterized5 |          2 |          2 |       0 |    0 |      1 |      0 |      0 |            0 |
|           agen_d128.t_axi4_stream128_afifo_d128_inst             |                                t_axi4_stream128_afifo_d128 |         67 |         64 |       0 |    3 |    143 |      3 |      0 |            0 |
|       U5                                                         |                              t_axi4_stream_wr64_rd128_fifo |         30 |         30 |       0 |    0 |     30 |      2 |      0 |            0 |
|         (U5)                                                     |                              t_axi4_stream_wr64_rd128_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr64_rd128_d32.fwft_sfifo_wr66_rd132_d32_inst       |                                  fwft_sfifo_wr66_rd132_d32 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|           U0                                                     |           fwft_sfifo_wr66_rd132_d32_fifo_generator_v13_2_3 |         27 |         27 |       0 |    0 |     30 |      2 |      0 |            0 |
|       U6                                                         |                              t_axi4_stream_wr128_rd64_fifo |         31 |         31 |       0 |    0 |     34 |      2 |      0 |            0 |
|         (U6)                                                     |                              t_axi4_stream_wr128_rd64_fifo |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         sgen_wr128_rd64_d32.fwft_sfifo_wr132_rd66_d32_inst       |                                  fwft_sfifo_wr132_rd66_d32 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|           U0                                                     |           fwft_sfifo_wr132_rd66_d32_fifo_generator_v13_2_3 |         28 |         28 |       0 |    0 |     34 |      2 |      0 |            0 |
|       U7                                                         |                                                moi_handler |         26 |         26 |       0 |    0 |     31 |      0 |      0 |            0 |
|         U10                                                      |                                        moi_source_selector |          4 |          4 |       0 |    0 |     10 |      0 |      0 |            0 |
|           (U10)                                                  |                                        moi_source_selector |          4 |          4 |       0 |    0 |      6 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__231 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                            double_sync__21 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |                                               moi_flag_gen |         22 |         22 |       0 |    0 |     21 |      0 |      0 |            0 |
|           (U6)                                                   |                                               moi_flag_gen |         20 |         20 |       0 |    0 |     13 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__230 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                            double_sync__20 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U3                                                     |                                             gh_edge_det__6 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U4                                                     |                                             gh_edge_det__7 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                           axis64_hole_sync |         41 |         41 |       0 |    0 |    140 |      0 |      0 |            0 |
|         (U9)                                                     |                                           axis64_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__229 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                              axis64_reg__1 |         38 |         38 |       0 |    0 |    137 |      0 |      0 |            0 |
|           (U2)                                                   |                                              axis64_reg__1 |         38 |         38 |       0 |    0 |    135 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__241 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U3                                                           |                                                axil32_mux2 |         11 |         11 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U4                                                           |                                                FrameBuffer |       1224 |       1219 |       0 |    5 |   2759 |      6 |      2 |            0 |
|       (U4)                                                       |                                                FrameBuffer |         37 |         37 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                               fb_ctrl_intf |        167 |        167 |       0 |    0 |    313 |      0 |      0 |            0 |
|         (U1)                                                     |                                               fb_ctrl_intf |        167 |        167 |       0 |    0 |    311 |      0 |      0 |            0 |
|         U2                                                       |                                            sync_reset__262 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                            ext_buff_switch |        279 |        279 |       0 |    0 |    543 |      0 |      0 |            0 |
|         (U7)                                                     |                                            ext_buff_switch |        136 |        136 |       0 |    0 |      6 |      0 |      0 |            0 |
|         U2                                                       |                                            sync_resetn__28 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                            double_sync__49 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.U7                                            |                                     axis128_img_boundaries |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.U7)                                        |                                     axis128_img_boundaries |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_resetn__26 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U5                                             |                                             axis128_reg__3 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U5)                                         |                                             axis128_reg__3 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__261 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         reg_gen_t.U6                                             |                                                axis128_reg |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (reg_gen_t.U6)                                         |                                                axis128_reg |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__258 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                          axis128_hole_sync |         75 |         75 |       0 |    0 |    271 |      0 |      0 |            0 |
|         (U8)                                                     |                                          axis128_hole_sync |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__259 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                             axis128_reg__2 |         70 |         70 |       0 |    0 |    265 |      0 |      0 |            0 |
|           (U2)                                                   |                                             axis128_reg__2 |         70 |         70 |       0 |    0 |    263 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__260 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         detect_eof.detect_frame_done0                            |                                  axis128_img_boundaries__2 |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|           (detect_eof.detect_frame_done0)                        |                                  axis128_img_boundaries__2 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_resetn__27 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                            axis128_tid_gen |          2 |          2 |       0 |    0 |      3 |      0 |      0 |            0 |
|         (U9)                                                     |                                            axis128_tid_gen |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_resetn__25 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.READ_FR                                                 |                                          axis64_frame_rate |         68 |         68 |       0 |    0 |    155 |      0 |      0 |            0 |
|         (g0.READ_FR)                                             |                                          axis64_frame_rate |         67 |         67 |       0 |    0 |    153 |      0 |      0 |            0 |
|         reset                                                    |                                            sync_resetn__24 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U10                                                     |              t_axi4_stream_wr128_rd64_fifo__parameterized1 |         48 |         45 |       0 |    3 |    122 |      2 |      0 |            0 |
|         (g0.U10)                                                 |              t_axi4_stream_wr128_rd64_fifo__parameterized1 |          3 |          3 |       0 |    0 |      0 |      0 |      0 |            0 |
|         agen_wr128_rd64_d16.fwft_afifo_wr132_rd66_d16_inst       |                                  fwft_afifo_wr132_rd66_d16 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|           U0                                                     |           fwft_afifo_wr132_rd66_d16_fifo_generator_v13_2_3 |         45 |         42 |       0 |    3 |    122 |      2 |      0 |            0 |
|       g0.U2                                                      |                                         axis128_frame_rate |         67 |         67 |       0 |    0 |    154 |      0 |      0 |            0 |
|         (g0.U2)                                                  |                                         axis128_frame_rate |         66 |         66 |       0 |    0 |    152 |      0 |      0 |            0 |
|         reset                                                    |                                            sync_resetn__23 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|       g0.U4                                                      |             t_axi4_stream_wr128_rd128_fifo__parameterized1 |         39 |         39 |       0 |    0 |     41 |      2 |      0 |            0 |
|         (g0.U4)                                                  |             t_axi4_stream_wr128_rd128_fifo__parameterized1 |          5 |          5 |       0 |    0 |      1 |      0 |      0 |            0 |
|         sgen_wr128_rd128_d128.fwft_sfifo_wr130_rd130_d128_inst   |                                fwft_sfifo_wr130_rd130_d128 |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|           U0                                                     |         fwft_sfifo_wr130_rd130_d128_fifo_generator_v13_2_3 |         34 |         34 |       0 |    0 |     40 |      2 |      0 |            0 |
|       g0.U5                                                      |                                                 reader_fsm |        305 |        303 |       0 |    2 |    454 |      2 |      2 |            0 |
|         (g0.U5)                                                  |                                                 reader_fsm |        237 |        237 |       0 |    0 |    354 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__257 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                            double_sync__45 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                            double_sync__46 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                            double_sync__47 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1D                                                      |                                            double_sync__48 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6                                                       |            t_axi4_stream64_fifo__parameterized1__xdcDup__1 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|           sgen_d16.t_axi4_stream64_sfifo_d16_inst                |                          t_axi4_stream64_sfifo_d16_HD16837 |         35 |         34 |       0 |    1 |     45 |      1 |      1 |            0 |
|         U8                                                       |                       t_axi4_stream64_fifo__parameterized1 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|           sgen_d16.t_axi4_stream64_sfifo_d16_inst                |                                  t_axi4_stream64_sfifo_d16 |         33 |         32 |       0 |    1 |     45 |      1 |      1 |            0 |
|       g0.U6                                                      |                                                 writer_fsm |        137 |        137 |       0 |    0 |    703 |      0 |      0 |            0 |
|         (g0.U6)                                                  |                                                 writer_fsm |        127 |        127 |       0 |    0 |    685 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__256 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1A                                                      |                                            double_sync__42 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                            double_sync__43 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1C                                                      |                                            double_sync__44 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3A                                                      |                                              gh_stretch__6 |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|         U3B                                                      |                                                 gh_stretch |          5 |          5 |       0 |    0 |      5 |      0 |      0 |            0 |
|     U6                                                           |                                                 adc_switch |          4 |          4 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U7                                                           |                                            adc_readout_top |        415 |        387 |      12 |   16 |    683 |      0 |      0 |            1 |
|       (U7)                                                       |                                            adc_readout_top |         16 |         16 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                        adc_readout_mb_intf |         20 |         20 |       0 |    0 |    177 |      0 |      0 |            0 |
|         (U1)                                                     |                                        adc_readout_mb_intf |         20 |         20 |       0 |    0 |    173 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__255 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_cfg_valid                                           |                                            double_sync__35 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                                adc_readout |        344 |        316 |      12 |   16 |    399 |      0 |      0 |            1 |
|         (U2)                                                     |                                                adc_readout |        318 |        302 |       0 |   16 |    369 |      0 |      0 |            1 |
|         U1                                                       |                                            sync_reset__254 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         conversion_trigger                                       |                                             gh_edge_det__8 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_INT                                                 |                                            double_sync__34 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         sync_data_out                                            |                                              data_cdc_sync |         25 |         13 |      12 |    0 |     24 |      0 |      0 |            0 |
|           fifo                                                   |                                           gh_fifo_async_sr |         25 |         13 |      12 |    0 |     22 |      0 |      0 |            0 |
|           sync_rst                                               |                                            double_sync__33 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                              ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     51 |      0 |      0 |            0 |
|         (U3)                                                     |                              ad747x_driver__parameterized1 |         16 |         16 |       0 |    0 |     49 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__253 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                              ad798x_driver |         19 |         19 |       0 |    0 |     56 |      0 |      0 |            0 |
|         (U4)                                                     |                                              ad798x_driver |         19 |         19 |       0 |    0 |     54 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__252 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     USB                                                          |                                                   USB_CTRL |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|   CLINK                                                          |                                        bb1920_deserializer |       7222 |       7210 |       0 |   12 |   9104 |      0 |      4 |            0 |
|     (CLINK)                                                      |                                        bb1920_deserializer |          6 |          6 |       0 |    0 |    158 |      0 |      0 |            0 |
|     CH0                                                          |                                          scd_proxy2_serdes |       1718 |       1718 |       0 |    0 |   1993 |      0 |      0 |            0 |
|       (CH0)                                                      |                                          scd_proxy2_serdes |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U14                                                        |                                               dcm_reset__1 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U27                                                        |                                         iserdes_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U29                                                        |                                         iserdes_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                         |                                          idelay_wrapper__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U32                                                        |                                         iserdes_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U35                                                        |                                         iserdes_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                                         |                                          idelay_wrapper__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                              gh_stretch__parameterized4__3 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U6                                                         |                                         scd_proxy2_dout__1 |         62 |         62 |       0 |    0 |    119 |      0 |      0 |            0 |
|         (U6)                                                     |                                         scd_proxy2_dout__1 |         62 |         62 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__330 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U73                                                        |                                 clink_signals_validator__9 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                      high_duration_meas__9 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                      high_duration_meas__9 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__329 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                  clink_validator_ctrler__9 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                  clink_validator_ctrler__9 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__328 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U74                                                        |                                       clink_calibration__1 |        243 |        243 |       0 |    0 |    211 |      0 |      0 |            0 |
|         (U74)                                                    |                                       clink_calibration__1 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                        clink_delay_ctrl__1 |        226 |        226 |       0 |    0 |    190 |      0 |      0 |            0 |
|           (U1)                                                   |                                        clink_delay_ctrl__1 |        226 |        226 |       0 |    0 |    188 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__327 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                      clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                      clink_bitslip_ctrl__1 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__326 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U75                                                        |                                   clink_delay_validator__1 |       1243 |       1243 |       0 |    0 |   1453 |      0 |      0 |            0 |
|         U1                                                       |                                clink_signals_validator__18 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__18 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__18 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U2                                                       |                                clink_signals_validator__17 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__17 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__17 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U3                                                       |                                clink_signals_validator__16 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__16 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__16 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U4                                                       |                                clink_signals_validator__15 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__15 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__15 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U5                                                       |                                clink_signals_validator__14 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__14 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__14 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                       |                                clink_signals_validator__13 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__13 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__13 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U7                                                       |                              clink_delay_validator_core__1 |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U7)                                                   |                              clink_delay_validator_core__1 |         30 |         30 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__401 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                clink_signals_validator__12 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__12 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__12 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         g0.U9                                                    |                                clink_signals_validator__11 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__11 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__11 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|       U8                                                         |                                          idelay_wrapper__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                          idelay_wrapper__4 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       g0.U18                                                     |                                  clink_serdes8_clk_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     CH1                                                          |                       scd_proxy2_serdes__parameterized1__1 |       1716 |       1716 |       0 |    0 |   1993 |      0 |      0 |            0 |
|       (CH1)                                                      |                       scd_proxy2_serdes__parameterized1__1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U14                                                        |                                               dcm_reset__3 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U27                                                        |                                        iserdes_wrapper__15 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U29                                                        |                                        iserdes_wrapper__14 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                         |                                         idelay_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U32                                                        |                                        iserdes_wrapper__13 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U35                                                        |                                        iserdes_wrapper__12 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                                         |                                         idelay_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                              gh_stretch__parameterized4__5 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U6                                                         |                                         scd_proxy2_dout__3 |         62 |         62 |       0 |    0 |    119 |      0 |      0 |            0 |
|         (U6)                                                     |                                         scd_proxy2_dout__3 |         62 |         62 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__435 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U73                                                        |                                clink_signals_validator__27 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                     high_duration_meas__27 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                     high_duration_meas__27 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__434 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                 clink_validator_ctrler__27 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                 clink_validator_ctrler__27 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__433 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U74                                                        |                                       clink_calibration__3 |        243 |        243 |       0 |    0 |    211 |      0 |      0 |            0 |
|         (U74)                                                    |                                       clink_calibration__3 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                        clink_delay_ctrl__3 |        226 |        226 |       0 |    0 |    190 |      0 |      0 |            0 |
|           (U1)                                                   |                                        clink_delay_ctrl__3 |        226 |        226 |       0 |    0 |    188 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__432 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                      clink_bitslip_ctrl__3 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                      clink_bitslip_ctrl__3 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__431 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U75                                                        |                                   clink_delay_validator__2 |       1241 |       1241 |       0 |    0 |   1453 |      0 |      0 |            0 |
|         U1                                                       |                                clink_signals_validator__26 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__26 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__26 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U2                                                       |                                clink_signals_validator__25 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__25 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__25 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U3                                                       |                                clink_signals_validator__24 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__24 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__24 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U4                                                       |                                clink_signals_validator__23 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__23 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__23 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U5                                                       |                                clink_signals_validator__22 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__22 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__22 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                       |                                clink_signals_validator__21 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__21 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__21 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U7                                                       |                              clink_delay_validator_core__2 |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U7)                                                   |                              clink_delay_validator_core__2 |         30 |         30 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__418 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                clink_signals_validator__20 |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__20 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__20 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         g0.U9                                                    |                                clink_signals_validator__19 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__19 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__19 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|       U8                                                         |                                          idelay_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                          idelay_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U2                                                           |                                scd_proxy2_dsync__xdcDup__1 |        173 |        167 |       0 |    6 |    487 |      0 |      2 |            0 |
|       (U2)                                                       |                                scd_proxy2_dsync__xdcDup__1 |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U0A                                                        |                                            sync_reset__342 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U0B                                                        |                                            double_sync__68 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                                         |                                fwft_afifo_w36_d512_HD16895 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|         U0                                                       |         fwft_afifo_w36_d512_fifo_generator_v13_2_3_HD16896 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|           inst_fifo_gen                                          |   fwft_afifo_w36_d512_fifo_generator_v13_2_3_synth_HD16897 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|       U2                                                         |                                fwft_afifo_w36_d512_HD16927 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|         U0                                                       |         fwft_afifo_w36_d512_fifo_generator_v13_2_3_HD16928 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|           inst_fifo_gen                                          |   fwft_afifo_w36_d512_fifo_generator_v13_2_3_synth_HD16929 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|     U5                                                           |                          scd_proxy2_serdes__parameterized1 |       1718 |       1718 |       0 |    0 |   1993 |      0 |      0 |            0 |
|       (U5)                                                       |                          scd_proxy2_serdes__parameterized1 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U14                                                        |                                               dcm_reset__2 |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U27                                                        |                                         iserdes_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U29                                                        |                                         iserdes_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                         |                                          idelay_wrapper__5 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U32                                                        |                                         iserdes_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U35                                                        |                                         iserdes_wrapper__8 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                                         |                                          idelay_wrapper__6 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                              gh_stretch__parameterized4__4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U6                                                         |                                         scd_proxy2_dout__2 |         62 |         62 |       0 |    0 |    119 |      0 |      0 |            0 |
|         (U6)                                                     |                                         scd_proxy2_dout__2 |         62 |         62 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__335 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U73                                                        |                                clink_signals_validator__10 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                     high_duration_meas__10 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                     high_duration_meas__10 |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__334 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                 clink_validator_ctrler__10 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                 clink_validator_ctrler__10 |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__333 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U74                                                        |                                       clink_calibration__2 |        243 |        243 |       0 |    0 |    211 |      0 |      0 |            0 |
|         (U74)                                                    |                                       clink_calibration__2 |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                        clink_delay_ctrl__2 |        226 |        226 |       0 |    0 |    190 |      0 |      0 |            0 |
|           (U1)                                                   |                                        clink_delay_ctrl__2 |        226 |        226 |       0 |    0 |    188 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__332 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                      clink_bitslip_ctrl__2 |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                      clink_bitslip_ctrl__2 |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__331 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U75                                                        |                                   clink_delay_validator__3 |       1243 |       1243 |       0 |    0 |   1453 |      0 |      0 |            0 |
|         U1                                                       |                                clink_signals_validator__35 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__35 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__35 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U2                                                       |                                clink_signals_validator__34 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__34 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__34 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U3                                                       |                                clink_signals_validator__33 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__33 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__33 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U4                                                       |                                clink_signals_validator__32 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__32 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__32 |        146 |        146 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U5                                                       |                                clink_signals_validator__31 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__31 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__31 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                       |                                clink_signals_validator__30 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__30 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__30 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U7                                                       |                              clink_delay_validator_core__3 |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U7)                                                   |                              clink_delay_validator_core__3 |         30 |         30 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__440 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                clink_signals_validator__29 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__29 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__29 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         g0.U9                                                    |                                clink_signals_validator__28 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                     high_duration_meas__28 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                 clink_validator_ctrler__28 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|       U8                                                         |                                          idelay_wrapper__7 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                                             idelay_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U6                                                           |                          scd_proxy2_serdes__parameterized3 |       1718 |       1718 |       0 |    0 |   1993 |      0 |      0 |            0 |
|       (U6)                                                       |                          scd_proxy2_serdes__parameterized3 |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U14                                                        |                                                  dcm_reset |         13 |         13 |       0 |    0 |     28 |      0 |      0 |            0 |
|       U27                                                        |                                         iserdes_wrapper__9 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U29                                                        |                                        iserdes_wrapper__10 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U3                                                         |                          idelay_wrapper__parameterized2__1 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U32                                                        |                                        iserdes_wrapper__11 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U35                                                        |                                            iserdes_wrapper |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U4                                                         |                          idelay_wrapper__parameterized2__2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U5                                                         |                                 gh_stretch__parameterized4 |          3 |          3 |       0 |    0 |      4 |      0 |      0 |            0 |
|       U6                                                         |                                            scd_proxy2_dout |         62 |         62 |       0 |    0 |    119 |      0 |      0 |            0 |
|         (U6)                                                     |                                            scd_proxy2_dout |         62 |         62 |       0 |    0 |    117 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__340 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U73                                                        |                                    clink_signals_validator |        150 |        150 |       0 |    0 |    178 |      0 |      0 |            0 |
|         U1                                                       |                                         high_duration_meas |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           (U1)                                                   |                                         high_duration_meas |          5 |          5 |       0 |    0 |     16 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__339 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                     clink_validator_ctrler |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|           (U2)                                                   |                                     clink_validator_ctrler |        147 |        147 |       0 |    0 |    158 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__338 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U74                                                        |                                          clink_calibration |        243 |        243 |       0 |    0 |    211 |      0 |      0 |            0 |
|         (U74)                                                    |                                          clink_calibration |          1 |          1 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           clink_delay_ctrl |        226 |        226 |       0 |    0 |    190 |      0 |      0 |            0 |
|           (U1)                                                   |                                           clink_delay_ctrl |        226 |        226 |       0 |    0 |    188 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__337 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                         clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     19 |      0 |      0 |            0 |
|           (U4)                                                   |                                         clink_bitslip_ctrl |         16 |         16 |       0 |    0 |     17 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__336 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U75                                                        |                                      clink_delay_validator |       1245 |       1245 |       0 |    0 |   1453 |      0 |      0 |            0 |
|         U1                                                       |                                 clink_signals_validator__1 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__1 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__1 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U2                                                       |                                 clink_signals_validator__2 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__2 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__2 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U3                                                       |                                 clink_signals_validator__3 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__3 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__3 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U4                                                       |                                 clink_signals_validator__4 |        151 |        151 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__4 |          4 |          4 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__4 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U5                                                       |                                 clink_signals_validator__5 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__5 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__5 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U6                                                       |                                 clink_signals_validator__6 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__6 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__6 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         U7                                                       |                                 clink_delay_validator_core |         30 |         30 |       0 |    0 |     29 |      0 |      0 |            0 |
|           (U7)                                                   |                                 clink_delay_validator_core |         30 |         30 |       0 |    0 |     27 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__325 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U8                                                       |                                 clink_signals_validator__7 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__7 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__7 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|         g0.U9                                                    |                                 clink_signals_validator__8 |        152 |        152 |       0 |    0 |    178 |      0 |      0 |            0 |
|           U1                                                     |                                      high_duration_meas__8 |          5 |          5 |       0 |    0 |     18 |      0 |      0 |            0 |
|           U2                                                     |                                  clink_validator_ctrler__8 |        147 |        147 |       0 |    0 |    160 |      0 |      0 |            0 |
|       U8                                                         |                          idelay_wrapper__parameterized2__3 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U9                                                         |                             idelay_wrapper__parameterized2 |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U8                                                           |                                           scd_proxy2_dsync |        173 |        167 |       0 |    6 |    487 |      0 |      2 |            0 |
|       (U8)                                                       |                                           scd_proxy2_dsync |         11 |         11 |       0 |    0 |     73 |      0 |      0 |            0 |
|       U0A                                                        |                                            sync_reset__341 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U0B                                                        |                                            double_sync__67 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1                                                         |                                        fwft_afifo_w36_d512 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|         U0                                                       |                 fwft_afifo_w36_d512_fifo_generator_v13_2_3 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|           inst_fifo_gen                                          |           fwft_afifo_w36_d512_fifo_generator_v13_2_3_synth |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|       U2                                                         |                                fwft_afifo_w36_d512_HD16863 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|         U0                                                       |         fwft_afifo_w36_d512_fifo_generator_v13_2_3_HD16864 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|           inst_fifo_gen                                          |   fwft_afifo_w36_d512_fifo_generator_v13_2_3_synth_HD16865 |         81 |         78 |       0 |    3 |    205 |      0 |      1 |            0 |
|   FPA                                                            |                                            scd_proxy2_intf |       4785 |       4757 |       0 |   28 |   9534 |     10 |     20 |            8 |
|     (FPA)                                                        |                                            scd_proxy2_intf |          4 |          4 |       0 |    0 |     72 |      0 |      0 |            0 |
|     U1                                                           |                                        fpa_trig_controller |        154 |        154 |       0 |    0 |    104 |      0 |      0 |            0 |
|       (U1)                                                       |                                        fpa_trig_controller |        154 |        154 |       0 |    0 |     94 |      0 |      0 |            0 |
|       U1A                                                        |                                            sync_reset__382 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                            double_sync__93 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                            double_sync__94 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                            double_sync__95 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                        |                                            double_sync__96 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U19                                                          |                                         scd_proxy2_io_intf |         44 |         44 |       0 |    0 |     63 |      0 |      0 |            0 |
|       (U19)                                                      |                                         scd_proxy2_io_intf |         44 |         44 |       0 |    0 |     61 |      0 |      0 |            0 |
|       U1                                                         |                                            sync_reset__343 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U1A                                                          |                                            double_sync__99 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U2                                                           |                                         fpa_intf_sequencer |         25 |         25 |       0 |    0 |     31 |      0 |      0 |            0 |
|       (U2)                                                       |                                         fpa_intf_sequencer |         25 |         25 |       0 |    0 |     25 |      0 |      0 |            0 |
|       U1A                                                        |                                            sync_reset__370 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                            double_sync__91 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                            double_sync__92 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U21                                                          |                                     fpa_trig_precontroller |         34 |         34 |       0 |    0 |     52 |      0 |      0 |            0 |
|       (U21)                                                      |                                     fpa_trig_precontroller |         16 |         16 |       0 |    0 |     18 |      0 |      0 |            0 |
|       U0A                                                        |                              gh_stretch__parameterized8__1 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U0B                                                        |                                 gh_stretch__parameterized8 |          9 |          9 |       0 |    0 |     13 |      0 |      0 |            0 |
|       U1A                                                        |                                            sync_reset__369 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                            double_sync__88 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                            double_sync__89 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                            double_sync__90 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U24                                                          |                                          scd_proxy2_clocks |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|       Gen_BB1920_8CHN.U1                                         |                                          bb1920D_clks_mmcm |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         inst                                                     |                bb1920D_clks_mmcm_bb1920D_clks_mmcm_clk_wiz |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|     U26                                                          |                                        fpa_watchdog_module |        271 |        271 |       0 |    0 |    526 |      0 |      0 |            0 |
|       (U26)                                                      |                                        fpa_watchdog_module |          2 |          2 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                            edge_counter__1 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U1)                                                     |                                            edge_counter__1 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__393 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           double_sync__102 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                            edge_counter__2 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U10)                                                    |                                            edge_counter__2 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__394 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           double_sync__103 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                            edge_counter__3 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U2)                                                     |                                            edge_counter__3 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__395 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           double_sync__104 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U27                                                        |                                           double_sync__101 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U29                                                        |                                                double_sync |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U3                                                         |                                            edge_counter__4 |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U3)                                                     |                                            edge_counter__4 |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__396 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           double_sync__105 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U4                                                         |                                       fpa_data_cnt_min_max |         43 |         43 |       0 |    0 |    137 |      0 |      0 |            0 |
|         U1                                                       |                                               fpa_data_cnt |          4 |          4 |       0 |    0 |     41 |      0 |      0 |            0 |
|           (U1)                                                   |                                               fpa_data_cnt |          4 |          4 |       0 |    0 |     39 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__390 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                           fpa_min_max_ctrl |         39 |         39 |       0 |    0 |     96 |      0 |      0 |            0 |
|           (U4)                                                   |                                           fpa_min_max_ctrl |         39 |         39 |       0 |    0 |     94 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__389 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U5                                                         |                                               edge_counter |          3 |          3 |       0 |    0 |     21 |      0 |      0 |            0 |
|         (U5)                                                     |                                               edge_counter |          3 |          3 |       0 |    0 |     17 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__388 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                           double_sync__100 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U7                                                         |                                                 trig_delay |        106 |        106 |       0 |    0 |    141 |      0 |      0 |            0 |
|         (U7)                                                     |                                                 trig_delay |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                          delay_measurement |          8 |          8 |       0 |    0 |     71 |      0 |      0 |            0 |
|           (U1)                                                   |                                          delay_measurement |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__386 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                            gh_edge_det__19 |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|           U3                                                     |                                                gh_edge_det |          1 |          1 |       0 |    0 |      1 |      0 |      0 |            0 |
|         U3                                                       |                                            sync_reset__387 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                               min_max_ctrl |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                               min_max_ctrl |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__383 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U8                                                         |                                                trig_period |        105 |        105 |       0 |    0 |    139 |      0 |      0 |            0 |
|         (U8)                                                     |                                                trig_period |          3 |          3 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                            period_duration |          6 |          6 |       0 |    0 |     69 |      0 |      0 |            0 |
|           (U1)                                                   |                                            period_duration |          6 |          6 |       0 |    0 |     67 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__384 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                            sync_reset__385 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                           min_max_ctrl__10 |         96 |         96 |       0 |    0 |     66 |      0 |      0 |            0 |
|           (U4)                                                   |                                           min_max_ctrl__10 |         96 |         96 |       0 |    0 |     64 |      0 |      0 |            0 |
|           U1A                                                    |                                            sync_reset__392 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U33                                                          |              t_axi4_stream_wr64_rd128_fifo__parameterized1 |         81 |         78 |       0 |    3 |    192 |      2 |      0 |            0 |
|       (U33)                                                      |              t_axi4_stream_wr64_rd128_fifo__parameterized1 |          3 |          3 |       0 |    0 |      1 |      0 |      0 |            0 |
|       agen_wr64_rd128_d512.fwft_afifo_wr66_rd132_d512_inst       |                                 fwft_afifo_wr66_rd132_d512 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|         U0                                                       |          fwft_afifo_wr66_rd132_d512_fifo_generator_v13_2_3 |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|           inst_fifo_gen                                          |    fwft_afifo_wr66_rd132_d512_fifo_generator_v13_2_3_synth |         78 |         75 |       0 |    3 |    191 |      2 |      0 |            0 |
|     U4                                                           |                                     scd_proxy2_mblaze_intf |        692 |        687 |       0 |    5 |   2042 |      0 |      0 |            4 |
|       (U4)                                                       |                                     scd_proxy2_mblaze_intf |        692 |        687 |       0 |    5 |   2040 |      0 |      0 |            4 |
|       U1                                                         |                                            sync_reset__368 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U5                                                           |                                       scd_proxy2_hw_driver |       1032 |       1029 |       0 |    3 |   2747 |      0 |      5 |            0 |
|       (U5)                                                       |                                       scd_proxy2_hw_driver |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|       U1                                                         |                                     scd_proxy2_prog_ctrler |        625 |        625 |       0 |    0 |   2130 |      0 |      0 |            0 |
|         (U1)                                                     |                                     scd_proxy2_prog_ctrler |        613 |        613 |       0 |    0 |   2115 |      0 |      0 |            0 |
|         U1A                                                      |                                            double_sync__79 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                            sync_reset__366 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U6A                                                      |                                          fpa_progr_clk_div |         12 |         12 |       0 |    0 |     11 |      0 |      0 |            0 |
|           (U6A)                                                  |                                          fpa_progr_clk_div |         12 |         12 |       0 |    0 |      9 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__365 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1A                                                        |                                            double_sync__80 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                            double_sync__81 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1C                                                        |                                            double_sync__82 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1D                                                        |                                            double_sync__83 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1E                                                        |                                            double_sync__84 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1F                                                        |                                            double_sync__85 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1H                                                        |                                            double_sync__87 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U2                                                         |                                      scd_proxy2_serial_com |        239 |        239 |       0 |    0 |    261 |      0 |      0 |            0 |
|         (U2)                                                     |                                      scd_proxy2_serial_com |        231 |        231 |       0 |    0 |    248 |      0 |      0 |            0 |
|         U1A                                                      |                                            sync_reset__364 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                            double_sync__78 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                                Clk_Divider |          8 |          8 |       0 |    0 |      9 |      0 |      0 |            0 |
|       U3                                                         |                                  dfpa_cfg_dpram__xdcDup__1 |         11 |         11 |       0 |    0 |     45 |      0 |      1 |            0 |
|         (U3)                                                     |                                  dfpa_cfg_dpram__xdcDup__1 |         11 |         11 |       0 |    0 |     41 |      0 |      0 |            0 |
|         U1A                                                      |                                            sync_reset__362 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1B                                                      |                                            sync_reset__363 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                   tdp_ram_w8_d2048_HD16960 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|           U0                                                     |                tdp_ram_w8_d2048_blk_mem_gen_v8_4_2_HD16961 |          0 |          0 |       0 |    0 |      0 |      0 |      1 |            0 |
|       U6                                                         |                                         uart_block_tel2000 |         98 |         98 |       0 |    0 |    148 |      0 |      2 |            0 |
|         (U6)                                                     |                                         uart_block_tel2000 |          1 |          1 |       0 |    0 |      0 |      0 |      0 |            0 |
|         FIFO_RX                                                  |                                               sfifo_w8_d64 |         29 |         29 |       0 |    0 |     44 |      0 |      1 |            0 |
|           U0                                                     |                        sfifo_w8_d64_fifo_generator_v13_2_3 |         29 |         29 |       0 |    0 |     44 |      0 |      1 |            0 |
|         FIFO_TX                                                  |                                 sfifo_w8_d64_no_output_reg |         28 |         28 |       0 |    0 |     42 |      0 |      1 |            0 |
|           U0                                                     |          sfifo_w8_d64_no_output_reg_fifo_generator_v13_2_3 |         28 |         28 |       0 |    0 |     42 |      0 |      1 |            0 |
|         UART                                                     |                                                      UARTS |         40 |         40 |       0 |    0 |     62 |      0 |      0 |            0 |
|       U7                                                         |                                             dfpa_cfg_dpram |         10 |         10 |       0 |    0 |     27 |      0 |      1 |            0 |
|         (U7)                                                     |                                             dfpa_cfg_dpram |          9 |          9 |       0 |    0 |     23 |      0 |      0 |            0 |
|         U1B                                                      |                                            sync_reset__361 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                           tdp_ram_w8_d2048 |          1 |          1 |       0 |    0 |      2 |      0 |      1 |            0 |
|           U0                                                     |                        tdp_ram_w8_d2048_blk_mem_gen_v8_4_2 |          1 |          1 |       0 |    0 |      2 |      0 |      1 |            0 |
|       U8                                                         |                                            sync_reset__367 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U9                                                         |                                      dfpa_cfg_dpram_writer |         48 |         45 |       0 |    3 |    120 |      0 |      1 |            0 |
|         (U9)                                                     |                                      dfpa_cfg_dpram_writer |          0 |          0 |       0 |    0 |      0 |      0 |      0 |            0 |
|         U2                                                       |                                         fwft_afifo_w32_d16 |         48 |         45 |       0 |    3 |    120 |      0 |      1 |            0 |
|           U0                                                     |                  fwft_afifo_w32_d16_fifo_generator_v13_2_3 |         48 |         45 |       0 |    3 |    120 |      0 |      1 |            0 |
|     U6                                                           |                                             fpa_status_gen |        346 |        346 |       0 |    0 |     69 |      0 |      0 |            0 |
|       (U6)                                                       |                                             fpa_status_gen |        346 |        346 |       0 |    0 |     65 |      0 |      0 |            0 |
|       U1A                                                        |                                            sync_reset__358 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U1B                                                        |                                            sync_reset__359 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|     U7                                                           |                                        dfpa_hardw_stat_gen |        210 |        208 |       0 |    2 |    245 |      0 |      0 |            0 |
|       (U7)                                                       |                                        dfpa_hardw_stat_gen |          3 |          3 |       0 |    0 |     23 |      0 |      0 |            0 |
|       U1                                                         |                                                 sync_reset |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|       U10                                                        |                                              signal_filter |         13 |         11 |       0 |    2 |     12 |      0 |      0 |            0 |
|       U2                                                         |                                              brd_id_reader |        194 |        194 |       0 |    0 |    208 |      0 |      0 |            0 |
|         (U2)                                                     |                                              brd_id_reader |        166 |        166 |       0 |    0 |    177 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__391 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                Clk_Divider__parameterized1 |         28 |         28 |       0 |    0 |     29 |      0 |      0 |            0 |
|     U9                                                           |                                       scd_proxy2_data_ctrl |       1892 |       1877 |       0 |   15 |   3389 |      8 |     15 |            4 |
|       U1                                                         |                             scd_proxy2_dval_gen__xdcDup__1 |        604 |        604 |       0 |    0 |    768 |      1 |      5 |            0 |
|         U1                                                       |                            scd_proxy2_real_data__xdcDup__1 |        194 |        194 |       0 |    0 |    300 |      1 |      4 |            0 |
|           (U1)                                                   |                            scd_proxy2_real_data__xdcDup__1 |         19 |         19 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__357 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                            double_sync__77 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           Ue                                                     |                                 fwft_sfifo_w3_d256_HD16968 |         44 |         44 |       0 |    0 |     53 |      0 |      0 |            0 |
|           fifo0                                                  |                                  fwft_sfifo_w3_d16_HD17097 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|           fifo1                                                  |                                  fwft_sfifo_w3_d16_HD17117 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           fifo2                                                  |                                 fwft_sfifo_w72_d16_HD17199 |         25 |         25 |       0 |    0 |     28 |      1 |      0 |            0 |
|           fifo3                                                  |                                  fwft_sfifo_w3_d16_HD17137 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           fifo4                                                  |                                  fwft_sfifo_w3_d16_HD17157 |         26 |         26 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U2                                                       |                                              afpa_flow_mux |         39 |         39 |       0 |    0 |     77 |      0 |      0 |            0 |
|           (U2)                                                   |                                              afpa_flow_mux |         39 |         39 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U0A                                                    |                                            sync_reset__351 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                            double_sync__71 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                            double_sync__72 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                              afpa_diag_data_gen__xdcDup__1 |        371 |        371 |       0 |    0 |    391 |      0 |      1 |            0 |
|           (U4)                                                   |                              afpa_diag_data_gen__xdcDup__1 |        102 |        102 |       0 |    0 |    137 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__356 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                            double_sync__75 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                            double_sync__76 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                       fpa_diag_line_gen__6 |         57 |         57 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                       fpa_diag_line_gen__7 |         51 |         51 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                       fpa_diag_line_gen__8 |         52 |         52 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                          fpa_diag_line_gen |         53 |         53 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U4                                                     |                                Clk_Divider__parameterized3 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                  fwft_sfifo_w3_d16_HD17077 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U17                                                        |                                        scd_proxy2_line_mux |        250 |        244 |       0 |    6 |    494 |      2 |      2 |            0 |
|         (U17)                                                    |                                        scd_proxy2_line_mux |         85 |         85 |       0 |    0 |     82 |      0 |      0 |            0 |
|         U1                                                       |                                            sync_reset__354 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2A                                                      |                                        fwft_afifo_w76_d512 |         82 |         79 |       0 |    3 |    205 |      1 |      1 |            0 |
|           U0                                                     |                 fwft_afifo_w76_d512_fifo_generator_v13_2_3 |         82 |         79 |       0 |    3 |    205 |      1 |      1 |            0 |
|         U2B                                                      |                                fwft_afifo_w76_d512_HD17220 |         83 |         80 |       0 |    3 |    205 |      1 |      1 |            0 |
|           U0                                                     |         fwft_afifo_w76_d512_fifo_generator_v13_2_3_HD17221 |         83 |         80 |       0 |    3 |    205 |      1 |      1 |            0 |
|       U18                                                        |                                       afpa_data_dispatcher |        205 |        199 |       0 |    6 |    667 |      2 |      1 |            4 |
|         (U18)                                                    |                                       afpa_data_dispatcher |        115 |        112 |       0 |    3 |    462 |      0 |      0 |            4 |
|         U0B                                                      |                                            sync_reset__353 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U0C                                                      |                                            double_sync__74 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                        fwft_afifo_w96_d128 |         65 |         62 |       0 |    3 |    172 |      1 |      1 |            0 |
|           U0                                                     |                 fwft_afifo_w96_d128_fifo_generator_v13_2_3 |         65 |         62 |       0 |    3 |    172 |      1 |      1 |            0 |
|         U2                                                       |                                         fwft_sfifo_w72_d16 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|           U0                                                     |                  fwft_sfifo_w72_d16_fifo_generator_v13_2_3 |         25 |         25 |       0 |    0 |     29 |      1 |      0 |            0 |
|       U2                                                         |                                        scd_proxy2_dval_gen |        605 |        605 |       0 |    0 |    768 |      1 |      5 |            0 |
|         U1                                                       |                                       scd_proxy2_real_data |        196 |        196 |       0 |    0 |    300 |      1 |      4 |            0 |
|           (U1)                                                   |                                       scd_proxy2_real_data |         19 |         19 |       0 |    0 |     83 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__352 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                            double_sync__73 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           Ue                                                     |                                         fwft_sfifo_w3_d256 |         44 |         44 |       0 |    0 |     53 |      0 |      0 |            0 |
|           fifo0                                                  |                                  fwft_sfifo_w3_d16_HD16997 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           fifo1                                                  |                                  fwft_sfifo_w3_d16_HD17017 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           fifo2                                                  |                                 fwft_sfifo_w72_d16_HD17179 |         25 |         25 |       0 |    0 |     28 |      1 |      0 |            0 |
|           fifo3                                                  |                                  fwft_sfifo_w3_d16_HD17037 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|           fifo4                                                  |                                  fwft_sfifo_w3_d16_HD17057 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|         U2                                                       |                                           afpa_flow_mux__2 |         39 |         39 |       0 |    0 |     77 |      0 |      0 |            0 |
|           (U2)                                                   |                                           afpa_flow_mux__2 |         39 |         39 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U0A                                                    |                                            sync_reset__381 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                            double_sync__98 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0C                                                    |                                            double_sync__97 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                         afpa_diag_data_gen |        370 |        370 |       0 |    0 |    391 |      0 |      1 |            0 |
|           (U4)                                                   |                                         afpa_diag_data_gen |        102 |        102 |       0 |    0 |    137 |      0 |      0 |            0 |
|           U0                                                     |                                            sync_reset__350 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0A                                                    |                                            double_sync__69 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U0B                                                    |                                            double_sync__70 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U1[0].diag_line_ii                                     |                                       fpa_diag_line_gen__2 |         56 |         56 |       0 |    0 |     50 |      0 |      0 |            0 |
|           U1[1].diag_line_ii                                     |                                       fpa_diag_line_gen__3 |         51 |         51 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1[2].diag_line_ii                                     |                                       fpa_diag_line_gen__4 |         52 |         52 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U1[3].diag_line_ii                                     |                                       fpa_diag_line_gen__5 |         53 |         53 |       0 |    0 |     45 |      0 |      0 |            0 |
|           U4                                                     |                             Clk_Divider__parameterized3__2 |         29 |         29 |       0 |    0 |     30 |      0 |      0 |            0 |
|           Ue                                                     |                                          fwft_sfifo_w3_d16 |         27 |         27 |       0 |    0 |     33 |      0 |      1 |            0 |
|       U5                                                         |                                scd_proxy2_dummy_dispatcher |         67 |         64 |       0 |    3 |    234 |      1 |      1 |            0 |
|         (U5)                                                     |                                scd_proxy2_dummy_dispatcher |          1 |          1 |       0 |    0 |     61 |      0 |      0 |            0 |
|         U0                                                       |                                            sync_reset__347 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U1                                                       |                                fwft_afifo_w96_d128_HD17255 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|           U0                                                     |         fwft_afifo_w96_d128_fifo_generator_v13_2_3_HD17256 |         66 |         63 |       0 |    3 |    171 |      1 |      1 |            0 |
|       U8                                                         |                                        scd_proxy2_cropping |        161 |        161 |       0 |    0 |    458 |      1 |      1 |            0 |
|         U1                                                       |                                         scd_proxy2_pix_pos |         10 |         10 |       0 |    0 |     89 |      0 |      0 |            0 |
|           (U1)                                                   |                                         scd_proxy2_pix_pos |         10 |         10 |       0 |    0 |     87 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__346 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U2                                                       |                                      scd_proxy2_pix_sel__1 |         13 |         13 |       0 |    0 |    149 |      0 |      0 |            0 |
|           (U2)                                                   |                                      scd_proxy2_pix_sel__1 |         13 |         13 |       0 |    0 |    147 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__371 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U3                                                       |                                      scd_proxy2_pix_sel__2 |         13 |         13 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U3)                                                   |                                      scd_proxy2_pix_sel__2 |         13 |         13 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__372 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U4                                                       |                                         scd_proxy2_pix_sel |         13 |         13 |       0 |    0 |     13 |      0 |      0 |            0 |
|           (U4)                                                   |                                         scd_proxy2_pix_sel |         13 |         13 |       0 |    0 |     11 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__345 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|         U5                                                       |                                   scd_proxy2_cropping_core |        112 |        112 |       0 |    0 |    194 |      1 |      1 |            0 |
|           (U5)                                                   |                                   scd_proxy2_cropping_core |          5 |          5 |       0 |    0 |     71 |      0 |      0 |            0 |
|           U1                                                     |                                            sync_reset__344 |          0 |          0 |       0 |    0 |      2 |      0 |      0 |            0 |
|           U2                                                     |                                        fwft_sfifo_w72_d512 |         54 |         54 |       0 |    0 |     58 |      1 |      0 |            0 |
|           U3                                                     |                                        fwft_sfifo_w4_d1024 |         53 |         53 |       0 |    0 |     63 |      0 |      1 |            0 |
+------------------------------------------------------------------+------------------------------------------------------------+------------+------------+---------+------+--------+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


