ğŸ–¥ï¸ RTL + UVM IP Library

A complete SystemVerilog RTL + UVM verification library containing fundamental building blocks, protocols, and SoC-level projects.
This repo is structured tier-wise to cover combinational, sequential, memory, buses, protocols, and SoC integrations, each with:

âœ… Synthesizable RTL (SystemVerilog)

âœ… UVM Testbench (transaction â†’ driver â†’ monitor â†’ scoreboard â†’ coverage)

âœ… Assertions (SVA) for protocol checks

âœ… Documentation (schematics, block diagrams, PDFs)

âœ… Simulation results (waveforms, coverage reports)

ğŸ“‚ Repository Structure
uvm-projects
â”‚â”€â”€ docs/                  # Notes, schematics, reports
â”‚â”€â”€ common/                # Packages, interfaces, utilities
â”‚
â”‚â”€â”€ combinational/         # Adders, muxes, encoders, decoders
â”‚   â”œâ”€â”€ full_adder/
â”‚   â”œâ”€â”€ carry_select_adder/
â”‚   â”œâ”€â”€ booth_multiplier/
â”‚   â””â”€â”€ ...
â”‚
â”‚â”€â”€ sequential/            # Counters, FSMs, flip-flops
â”‚   â”œâ”€â”€ bcd_counter/
â”‚   â”œâ”€â”€ moore_fsm/
â”‚   â”œâ”€â”€ traffic_light_controller/
â”‚   â””â”€â”€ ...
â”‚
â”‚â”€â”€ memory/                # Caches, SRAM, DRAM controllers
â”‚   â”œâ”€â”€ direct_mapped_cache/
â”‚   â”œâ”€â”€ dual_port_sram/
â”‚   â”œâ”€â”€ generic_dram_controller/
â”‚   â””â”€â”€ ...
â”‚
â”‚â”€â”€ bus_protocols/         # AXI, APB, TileLink, PCIe
â”‚   â”œâ”€â”€ axi_protocol_monitor/
â”‚   â”œâ”€â”€ apb_controller/
â”‚   â”œâ”€â”€ tilelink/
â”‚   â””â”€â”€ ...
â”‚
â”‚â”€â”€ interfaces/            # Serial & parallel interfaces
â”‚   â”œâ”€â”€ uart_tx_rx/
â”‚   â”œâ”€â”€ spi_master_slave/
â”‚   â”œâ”€â”€ i2c_master_slave/
â”‚   â”œâ”€â”€ ethernet_mac/
â”‚   â””â”€â”€ usb/
â”‚
â”‚â”€â”€ soc_projects/          # Integration-level projects
â”‚   â”œâ”€â”€ simple_soc/
â”‚   â”œâ”€â”€ riscV_soc/
â”‚   â””â”€â”€ ...
â”‚
â”‚â”€â”€ results/               # Waveforms, coverage, reports
â”‚   â”œâ”€â”€ waveform/
â”‚   â”œâ”€â”€ uvm_results/
â”‚   â””â”€â”€ coverage_reports/
â”‚
â”‚â”€â”€ README.md              # Overview of repo

ğŸš€ Getting Started
Prerequisites

Simulator: Mentor Questa / Synopsys VCS / Cadence Xcelium / Aldec Riviera / EDA Playground

Synthesis: Xilinx Vivado / Synopsys Design Compiler (optional)

Languages: SystemVerilog, UVM 1.2 / IEEE UVM 1800.2

Run Simulation
# Example (QuestaSim)
vlog -sv combinational/full_adder/*.sv tb/full_adder_tb.sv +incdir+common
vsim -c work.full_adder_tb -do "run -all; quit"

Run UVM Test
vlog -sv +incdir+common +incdir+uvm_src *.sv
vsim -uvmdebug -do "run -all"

ğŸ“Š Coverage & Verification Goals
Category	Blocks Implemented	Coverage Goal
Combinational	Adders, Multipliers, Shifters	95%+
Sequential	Counters, FSMs, Shift Regs	95%+
Memory	SRAM, DRAM, Cache	90%+
Bus Protocols	AXI, APB, TileLink, PCIe	90%+
Interfaces	UART, SPI, I2C, USB, Ethernet	90%+
SoC Projects	4 mini SoCs	Full regression
ğŸ“‘ Documentation

Each block includes:

ğŸ“˜ RTL Design Spec

ğŸ“ FSM diagrams / Block Diagrams

ğŸ§ª UVM Test Plan

ğŸ“ˆ Waveforms & Coverage Reports
