#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1a2c9b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1a2cb40 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1a1f2d0 .functor NOT 1, L_0x1a7bf20, C4<0>, C4<0>, C4<0>;
L_0x1a7bd00 .functor XOR 2, L_0x1a7bba0, L_0x1a7bc60, C4<00>, C4<00>;
L_0x1a7be10 .functor XOR 2, L_0x1a7bd00, L_0x1a7bd70, C4<00>, C4<00>;
v0x1a772d0_0 .net *"_ivl_10", 1 0, L_0x1a7bd70;  1 drivers
v0x1a773d0_0 .net *"_ivl_12", 1 0, L_0x1a7be10;  1 drivers
v0x1a774b0_0 .net *"_ivl_2", 1 0, L_0x1a7a690;  1 drivers
v0x1a77570_0 .net *"_ivl_4", 1 0, L_0x1a7bba0;  1 drivers
v0x1a77650_0 .net *"_ivl_6", 1 0, L_0x1a7bc60;  1 drivers
v0x1a77780_0 .net *"_ivl_8", 1 0, L_0x1a7bd00;  1 drivers
v0x1a77860_0 .net "a", 0 0, v0x1a74080_0;  1 drivers
v0x1a77900_0 .net "b", 0 0, v0x1a74120_0;  1 drivers
v0x1a779a0_0 .net "c", 0 0, v0x1a741c0_0;  1 drivers
v0x1a77a40_0 .var "clk", 0 0;
v0x1a77ae0_0 .net "d", 0 0, v0x1a74300_0;  1 drivers
v0x1a77b80_0 .net "out_pos_dut", 0 0, L_0x1a7ba20;  1 drivers
v0x1a77c20_0 .net "out_pos_ref", 0 0, L_0x1a79150;  1 drivers
v0x1a77cc0_0 .net "out_sop_dut", 0 0, L_0x1a7a0b0;  1 drivers
v0x1a77d60_0 .net "out_sop_ref", 0 0, L_0x1a4e830;  1 drivers
v0x1a77e00_0 .var/2u "stats1", 223 0;
v0x1a77ea0_0 .var/2u "strobe", 0 0;
v0x1a77f40_0 .net "tb_match", 0 0, L_0x1a7bf20;  1 drivers
v0x1a78010_0 .net "tb_mismatch", 0 0, L_0x1a1f2d0;  1 drivers
v0x1a780b0_0 .net "wavedrom_enable", 0 0, v0x1a745d0_0;  1 drivers
v0x1a78180_0 .net "wavedrom_title", 511 0, v0x1a74670_0;  1 drivers
L_0x1a7a690 .concat [ 1 1 0 0], L_0x1a79150, L_0x1a4e830;
L_0x1a7bba0 .concat [ 1 1 0 0], L_0x1a79150, L_0x1a4e830;
L_0x1a7bc60 .concat [ 1 1 0 0], L_0x1a7ba20, L_0x1a7a0b0;
L_0x1a7bd70 .concat [ 1 1 0 0], L_0x1a79150, L_0x1a4e830;
L_0x1a7bf20 .cmp/eeq 2, L_0x1a7a690, L_0x1a7be10;
S_0x1a2ccd0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1a2cb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a1f6b0 .functor AND 1, v0x1a741c0_0, v0x1a74300_0, C4<1>, C4<1>;
L_0x1a1fa90 .functor NOT 1, v0x1a74080_0, C4<0>, C4<0>, C4<0>;
L_0x1a1fe70 .functor NOT 1, v0x1a74120_0, C4<0>, C4<0>, C4<0>;
L_0x1a200f0 .functor AND 1, L_0x1a1fa90, L_0x1a1fe70, C4<1>, C4<1>;
L_0x1a375d0 .functor AND 1, L_0x1a200f0, v0x1a741c0_0, C4<1>, C4<1>;
L_0x1a4e830 .functor OR 1, L_0x1a1f6b0, L_0x1a375d0, C4<0>, C4<0>;
L_0x1a785d0 .functor NOT 1, v0x1a74120_0, C4<0>, C4<0>, C4<0>;
L_0x1a78640 .functor OR 1, L_0x1a785d0, v0x1a74300_0, C4<0>, C4<0>;
L_0x1a78750 .functor AND 1, v0x1a741c0_0, L_0x1a78640, C4<1>, C4<1>;
L_0x1a78810 .functor NOT 1, v0x1a74080_0, C4<0>, C4<0>, C4<0>;
L_0x1a788e0 .functor OR 1, L_0x1a78810, v0x1a74120_0, C4<0>, C4<0>;
L_0x1a78950 .functor AND 1, L_0x1a78750, L_0x1a788e0, C4<1>, C4<1>;
L_0x1a78ad0 .functor NOT 1, v0x1a74120_0, C4<0>, C4<0>, C4<0>;
L_0x1a78b40 .functor OR 1, L_0x1a78ad0, v0x1a74300_0, C4<0>, C4<0>;
L_0x1a78a60 .functor AND 1, v0x1a741c0_0, L_0x1a78b40, C4<1>, C4<1>;
L_0x1a78cd0 .functor NOT 1, v0x1a74080_0, C4<0>, C4<0>, C4<0>;
L_0x1a78dd0 .functor OR 1, L_0x1a78cd0, v0x1a74300_0, C4<0>, C4<0>;
L_0x1a78e90 .functor AND 1, L_0x1a78a60, L_0x1a78dd0, C4<1>, C4<1>;
L_0x1a79040 .functor XNOR 1, L_0x1a78950, L_0x1a78e90, C4<0>, C4<0>;
v0x1a1ec00_0 .net *"_ivl_0", 0 0, L_0x1a1f6b0;  1 drivers
v0x1a1f000_0 .net *"_ivl_12", 0 0, L_0x1a785d0;  1 drivers
v0x1a1f3e0_0 .net *"_ivl_14", 0 0, L_0x1a78640;  1 drivers
v0x1a1f7c0_0 .net *"_ivl_16", 0 0, L_0x1a78750;  1 drivers
v0x1a1fba0_0 .net *"_ivl_18", 0 0, L_0x1a78810;  1 drivers
v0x1a1ff80_0 .net *"_ivl_2", 0 0, L_0x1a1fa90;  1 drivers
v0x1a20200_0 .net *"_ivl_20", 0 0, L_0x1a788e0;  1 drivers
v0x1a725f0_0 .net *"_ivl_24", 0 0, L_0x1a78ad0;  1 drivers
v0x1a726d0_0 .net *"_ivl_26", 0 0, L_0x1a78b40;  1 drivers
v0x1a727b0_0 .net *"_ivl_28", 0 0, L_0x1a78a60;  1 drivers
v0x1a72890_0 .net *"_ivl_30", 0 0, L_0x1a78cd0;  1 drivers
v0x1a72970_0 .net *"_ivl_32", 0 0, L_0x1a78dd0;  1 drivers
v0x1a72a50_0 .net *"_ivl_36", 0 0, L_0x1a79040;  1 drivers
L_0x7efcf22f9018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1a72b10_0 .net *"_ivl_38", 0 0, L_0x7efcf22f9018;  1 drivers
v0x1a72bf0_0 .net *"_ivl_4", 0 0, L_0x1a1fe70;  1 drivers
v0x1a72cd0_0 .net *"_ivl_6", 0 0, L_0x1a200f0;  1 drivers
v0x1a72db0_0 .net *"_ivl_8", 0 0, L_0x1a375d0;  1 drivers
v0x1a72e90_0 .net "a", 0 0, v0x1a74080_0;  alias, 1 drivers
v0x1a72f50_0 .net "b", 0 0, v0x1a74120_0;  alias, 1 drivers
v0x1a73010_0 .net "c", 0 0, v0x1a741c0_0;  alias, 1 drivers
v0x1a730d0_0 .net "d", 0 0, v0x1a74300_0;  alias, 1 drivers
v0x1a73190_0 .net "out_pos", 0 0, L_0x1a79150;  alias, 1 drivers
v0x1a73250_0 .net "out_sop", 0 0, L_0x1a4e830;  alias, 1 drivers
v0x1a73310_0 .net "pos0", 0 0, L_0x1a78950;  1 drivers
v0x1a733d0_0 .net "pos1", 0 0, L_0x1a78e90;  1 drivers
L_0x1a79150 .functor MUXZ 1, L_0x7efcf22f9018, L_0x1a78950, L_0x1a79040, C4<>;
S_0x1a73550 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1a2cb40;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1a74080_0 .var "a", 0 0;
v0x1a74120_0 .var "b", 0 0;
v0x1a741c0_0 .var "c", 0 0;
v0x1a74260_0 .net "clk", 0 0, v0x1a77a40_0;  1 drivers
v0x1a74300_0 .var "d", 0 0;
v0x1a743f0_0 .var/2u "fail", 0 0;
v0x1a74490_0 .var/2u "fail1", 0 0;
v0x1a74530_0 .net "tb_match", 0 0, L_0x1a7bf20;  alias, 1 drivers
v0x1a745d0_0 .var "wavedrom_enable", 0 0;
v0x1a74670_0 .var "wavedrom_title", 511 0;
E_0x1a2b320/0 .event negedge, v0x1a74260_0;
E_0x1a2b320/1 .event posedge, v0x1a74260_0;
E_0x1a2b320 .event/or E_0x1a2b320/0, E_0x1a2b320/1;
S_0x1a73880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1a73550;
 .timescale -12 -12;
v0x1a73ac0_0 .var/2s "i", 31 0;
E_0x1a2b1c0 .event posedge, v0x1a74260_0;
S_0x1a73bc0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1a73550;
 .timescale -12 -12;
v0x1a73dc0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1a73ea0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1a73550;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1a74850 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1a2cb40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1a79300 .functor NOT 1, v0x1a74080_0, C4<0>, C4<0>, C4<0>;
L_0x1a79390 .functor NOT 1, v0x1a74120_0, C4<0>, C4<0>, C4<0>;
L_0x1a79530 .functor AND 1, L_0x1a79300, L_0x1a79390, C4<1>, C4<1>;
L_0x1a79640 .functor AND 1, L_0x1a79530, v0x1a741c0_0, C4<1>, C4<1>;
L_0x1a79840 .functor NOT 1, v0x1a74300_0, C4<0>, C4<0>, C4<0>;
L_0x1a799c0 .functor AND 1, L_0x1a79640, L_0x1a79840, C4<1>, C4<1>;
L_0x1a79b10 .functor AND 1, v0x1a74080_0, v0x1a74120_0, C4<1>, C4<1>;
L_0x1a79c90 .functor AND 1, L_0x1a79b10, v0x1a741c0_0, C4<1>, C4<1>;
L_0x1a79da0 .functor AND 1, L_0x1a79c90, v0x1a74300_0, C4<1>, C4<1>;
L_0x1a79e60 .functor OR 1, L_0x1a799c0, L_0x1a79da0, C4<0>, C4<0>;
L_0x1a79fd0 .functor NOT 1, v0x1a74120_0, C4<0>, C4<0>, C4<0>;
L_0x1a7a040 .functor AND 1, v0x1a74080_0, L_0x1a79fd0, C4<1>, C4<1>;
L_0x1a7a120 .functor AND 1, L_0x1a7a040, v0x1a741c0_0, C4<1>, C4<1>;
L_0x1a7a1e0 .functor AND 1, L_0x1a7a120, v0x1a74300_0, C4<1>, C4<1>;
L_0x1a7a0b0 .functor OR 1, L_0x1a79e60, L_0x1a7a1e0, C4<0>, C4<0>;
L_0x1a7a410 .functor NOT 1, v0x1a74080_0, C4<0>, C4<0>, C4<0>;
L_0x1a7a510 .functor NOT 1, v0x1a741c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7a580 .functor OR 1, L_0x1a7a410, L_0x1a7a510, C4<0>, C4<0>;
L_0x1a7a730 .functor OR 1, L_0x1a7a580, v0x1a74300_0, C4<0>, C4<0>;
L_0x1a7a7f0 .functor NOT 1, v0x1a74080_0, C4<0>, C4<0>, C4<0>;
L_0x1a7a910 .functor OR 1, L_0x1a7a7f0, v0x1a74120_0, C4<0>, C4<0>;
L_0x1a7a9d0 .functor NOT 1, v0x1a741c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7ab00 .functor OR 1, L_0x1a7a910, L_0x1a7a9d0, C4<0>, C4<0>;
L_0x1a7ac10 .functor AND 1, L_0x1a7a730, L_0x1a7ab00, C4<1>, C4<1>;
L_0x1a7adf0 .functor OR 1, v0x1a74080_0, v0x1a74120_0, C4<0>, C4<0>;
L_0x1a7ae60 .functor NOT 1, v0x1a741c0_0, C4<0>, C4<0>, C4<0>;
L_0x1a7afb0 .functor OR 1, L_0x1a7adf0, L_0x1a7ae60, C4<0>, C4<0>;
L_0x1a7b0c0 .functor OR 1, L_0x1a7afb0, v0x1a74300_0, C4<0>, C4<0>;
L_0x1a7b270 .functor AND 1, L_0x1a7ac10, L_0x1a7b0c0, C4<1>, C4<1>;
L_0x1a7b380 .functor NOT 1, v0x1a74120_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b4f0 .functor OR 1, v0x1a74080_0, L_0x1a7b380, C4<0>, C4<0>;
L_0x1a7b5b0 .functor OR 1, L_0x1a7b4f0, v0x1a741c0_0, C4<0>, C4<0>;
L_0x1a7b780 .functor NOT 1, v0x1a74300_0, C4<0>, C4<0>, C4<0>;
L_0x1a7b7f0 .functor OR 1, L_0x1a7b5b0, L_0x1a7b780, C4<0>, C4<0>;
L_0x1a7ba20 .functor AND 1, L_0x1a7b270, L_0x1a7b7f0, C4<1>, C4<1>;
v0x1a74a10_0 .net *"_ivl_0", 0 0, L_0x1a79300;  1 drivers
v0x1a74af0_0 .net *"_ivl_10", 0 0, L_0x1a799c0;  1 drivers
v0x1a74bd0_0 .net *"_ivl_12", 0 0, L_0x1a79b10;  1 drivers
v0x1a74cc0_0 .net *"_ivl_14", 0 0, L_0x1a79c90;  1 drivers
v0x1a74da0_0 .net *"_ivl_16", 0 0, L_0x1a79da0;  1 drivers
v0x1a74ed0_0 .net *"_ivl_18", 0 0, L_0x1a79e60;  1 drivers
v0x1a74fb0_0 .net *"_ivl_2", 0 0, L_0x1a79390;  1 drivers
v0x1a75090_0 .net *"_ivl_20", 0 0, L_0x1a79fd0;  1 drivers
v0x1a75170_0 .net *"_ivl_22", 0 0, L_0x1a7a040;  1 drivers
v0x1a752e0_0 .net *"_ivl_24", 0 0, L_0x1a7a120;  1 drivers
v0x1a753c0_0 .net *"_ivl_26", 0 0, L_0x1a7a1e0;  1 drivers
v0x1a754a0_0 .net *"_ivl_30", 0 0, L_0x1a7a410;  1 drivers
v0x1a75580_0 .net *"_ivl_32", 0 0, L_0x1a7a510;  1 drivers
v0x1a75660_0 .net *"_ivl_34", 0 0, L_0x1a7a580;  1 drivers
v0x1a75740_0 .net *"_ivl_36", 0 0, L_0x1a7a730;  1 drivers
v0x1a75820_0 .net *"_ivl_38", 0 0, L_0x1a7a7f0;  1 drivers
v0x1a75900_0 .net *"_ivl_4", 0 0, L_0x1a79530;  1 drivers
v0x1a75af0_0 .net *"_ivl_40", 0 0, L_0x1a7a910;  1 drivers
v0x1a75bd0_0 .net *"_ivl_42", 0 0, L_0x1a7a9d0;  1 drivers
v0x1a75cb0_0 .net *"_ivl_44", 0 0, L_0x1a7ab00;  1 drivers
v0x1a75d90_0 .net *"_ivl_46", 0 0, L_0x1a7ac10;  1 drivers
v0x1a75e70_0 .net *"_ivl_48", 0 0, L_0x1a7adf0;  1 drivers
v0x1a75f50_0 .net *"_ivl_50", 0 0, L_0x1a7ae60;  1 drivers
v0x1a76030_0 .net *"_ivl_52", 0 0, L_0x1a7afb0;  1 drivers
v0x1a76110_0 .net *"_ivl_54", 0 0, L_0x1a7b0c0;  1 drivers
v0x1a761f0_0 .net *"_ivl_56", 0 0, L_0x1a7b270;  1 drivers
v0x1a762d0_0 .net *"_ivl_58", 0 0, L_0x1a7b380;  1 drivers
v0x1a763b0_0 .net *"_ivl_6", 0 0, L_0x1a79640;  1 drivers
v0x1a76490_0 .net *"_ivl_60", 0 0, L_0x1a7b4f0;  1 drivers
v0x1a76570_0 .net *"_ivl_62", 0 0, L_0x1a7b5b0;  1 drivers
v0x1a76650_0 .net *"_ivl_64", 0 0, L_0x1a7b780;  1 drivers
v0x1a76730_0 .net *"_ivl_66", 0 0, L_0x1a7b7f0;  1 drivers
v0x1a76810_0 .net *"_ivl_8", 0 0, L_0x1a79840;  1 drivers
v0x1a76b00_0 .net "a", 0 0, v0x1a74080_0;  alias, 1 drivers
v0x1a76ba0_0 .net "b", 0 0, v0x1a74120_0;  alias, 1 drivers
v0x1a76c90_0 .net "c", 0 0, v0x1a741c0_0;  alias, 1 drivers
v0x1a76d80_0 .net "d", 0 0, v0x1a74300_0;  alias, 1 drivers
v0x1a76e70_0 .net "out_pos", 0 0, L_0x1a7ba20;  alias, 1 drivers
v0x1a76f30_0 .net "out_sop", 0 0, L_0x1a7a0b0;  alias, 1 drivers
S_0x1a770b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1a2cb40;
 .timescale -12 -12;
E_0x1a149f0 .event anyedge, v0x1a77ea0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1a77ea0_0;
    %nor/r;
    %assign/vec4 v0x1a77ea0_0, 0;
    %wait E_0x1a149f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1a73550;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a743f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a74490_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1a73550;
T_4 ;
    %wait E_0x1a2b320;
    %load/vec4 v0x1a74530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1a743f0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1a73550;
T_5 ;
    %wait E_0x1a2b1c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %wait E_0x1a2b1c0;
    %load/vec4 v0x1a743f0_0;
    %store/vec4 v0x1a74490_0, 0, 1;
    %fork t_1, S_0x1a73880;
    %jmp t_0;
    .scope S_0x1a73880;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a73ac0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1a73ac0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1a2b1c0;
    %load/vec4 v0x1a73ac0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a73ac0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1a73ac0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1a73550;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1a2b320;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1a74300_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a741c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1a74120_0, 0;
    %assign/vec4 v0x1a74080_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1a743f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1a74490_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1a2cb40;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a77a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a77ea0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1a2cb40;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1a77a40_0;
    %inv;
    %store/vec4 v0x1a77a40_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1a2cb40;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1a74260_0, v0x1a78010_0, v0x1a77860_0, v0x1a77900_0, v0x1a779a0_0, v0x1a77ae0_0, v0x1a77d60_0, v0x1a77cc0_0, v0x1a77c20_0, v0x1a77b80_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1a2cb40;
T_9 ;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1a2cb40;
T_10 ;
    %wait E_0x1a2b320;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a77e00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a77e00_0, 4, 32;
    %load/vec4 v0x1a77f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a77e00_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1a77e00_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a77e00_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1a77d60_0;
    %load/vec4 v0x1a77d60_0;
    %load/vec4 v0x1a77cc0_0;
    %xor;
    %load/vec4 v0x1a77d60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a77e00_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a77e00_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1a77c20_0;
    %load/vec4 v0x1a77c20_0;
    %load/vec4 v0x1a77b80_0;
    %xor;
    %load/vec4 v0x1a77c20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a77e00_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1a77e00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a77e00_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can55_depth0/human/ece241_2013_q2/iter0/response42/top_module.sv";
