
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//unshare_clang_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401988 <.init>:
  401988:	stp	x29, x30, [sp, #-16]!
  40198c:	mov	x29, sp
  401990:	bl	401f30 <ferror@plt+0x60>
  401994:	ldp	x29, x30, [sp], #16
  401998:	ret

Disassembly of section .plt:

00000000004019a0 <memcpy@plt-0x20>:
  4019a0:	stp	x16, x30, [sp, #-16]!
  4019a4:	adrp	x16, 416000 <ferror@plt+0x14130>
  4019a8:	ldr	x17, [x16, #4088]
  4019ac:	add	x16, x16, #0xff8
  4019b0:	br	x17
  4019b4:	nop
  4019b8:	nop
  4019bc:	nop

00000000004019c0 <memcpy@plt>:
  4019c0:	adrp	x16, 417000 <ferror@plt+0x15130>
  4019c4:	ldr	x17, [x16]
  4019c8:	add	x16, x16, #0x0
  4019cc:	br	x17

00000000004019d0 <_exit@plt>:
  4019d0:	adrp	x16, 417000 <ferror@plt+0x15130>
  4019d4:	ldr	x17, [x16, #8]
  4019d8:	add	x16, x16, #0x8
  4019dc:	br	x17

00000000004019e0 <setuid@plt>:
  4019e0:	adrp	x16, 417000 <ferror@plt+0x15130>
  4019e4:	ldr	x17, [x16, #16]
  4019e8:	add	x16, x16, #0x10
  4019ec:	br	x17

00000000004019f0 <strtoul@plt>:
  4019f0:	adrp	x16, 417000 <ferror@plt+0x15130>
  4019f4:	ldr	x17, [x16, #24]
  4019f8:	add	x16, x16, #0x18
  4019fc:	br	x17

0000000000401a00 <strlen@plt>:
  401a00:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a04:	ldr	x17, [x16, #32]
  401a08:	add	x16, x16, #0x20
  401a0c:	br	x17

0000000000401a10 <fputs@plt>:
  401a10:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a14:	ldr	x17, [x16, #40]
  401a18:	add	x16, x16, #0x28
  401a1c:	br	x17

0000000000401a20 <exit@plt>:
  401a20:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a24:	ldr	x17, [x16, #48]
  401a28:	add	x16, x16, #0x30
  401a2c:	br	x17

0000000000401a30 <dup@plt>:
  401a30:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a34:	ldr	x17, [x16, #56]
  401a38:	add	x16, x16, #0x38
  401a3c:	br	x17

0000000000401a40 <mount@plt>:
  401a40:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a44:	ldr	x17, [x16, #64]
  401a48:	add	x16, x16, #0x40
  401a4c:	br	x17

0000000000401a50 <__libc_current_sigrtmax@plt>:
  401a50:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a54:	ldr	x17, [x16, #72]
  401a58:	add	x16, x16, #0x48
  401a5c:	br	x17

0000000000401a60 <execl@plt>:
  401a60:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a64:	ldr	x17, [x16, #80]
  401a68:	add	x16, x16, #0x50
  401a6c:	br	x17

0000000000401a70 <strtoimax@plt>:
  401a70:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a74:	ldr	x17, [x16, #88]
  401a78:	add	x16, x16, #0x58
  401a7c:	br	x17

0000000000401a80 <getegid@plt>:
  401a80:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a84:	ldr	x17, [x16, #96]
  401a88:	add	x16, x16, #0x60
  401a8c:	br	x17

0000000000401a90 <strtod@plt>:
  401a90:	adrp	x16, 417000 <ferror@plt+0x15130>
  401a94:	ldr	x17, [x16, #104]
  401a98:	add	x16, x16, #0x68
  401a9c:	br	x17

0000000000401aa0 <geteuid@plt>:
  401aa0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401aa4:	ldr	x17, [x16, #112]
  401aa8:	add	x16, x16, #0x70
  401aac:	br	x17

0000000000401ab0 <pipe@plt>:
  401ab0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ab4:	ldr	x17, [x16, #120]
  401ab8:	add	x16, x16, #0x78
  401abc:	br	x17

0000000000401ac0 <__cxa_atexit@plt>:
  401ac0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ac4:	ldr	x17, [x16, #128]
  401ac8:	add	x16, x16, #0x80
  401acc:	br	x17

0000000000401ad0 <fputc@plt>:
  401ad0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ad4:	ldr	x17, [x16, #136]
  401ad8:	add	x16, x16, #0x88
  401adc:	br	x17

0000000000401ae0 <kill@plt>:
  401ae0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ae4:	ldr	x17, [x16, #144]
  401ae8:	add	x16, x16, #0x90
  401aec:	br	x17

0000000000401af0 <unshare@plt>:
  401af0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401af4:	ldr	x17, [x16, #152]
  401af8:	add	x16, x16, #0x98
  401afc:	br	x17

0000000000401b00 <fork@plt>:
  401b00:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b04:	ldr	x17, [x16, #160]
  401b08:	add	x16, x16, #0xa0
  401b0c:	br	x17

0000000000401b10 <snprintf@plt>:
  401b10:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b14:	ldr	x17, [x16, #168]
  401b18:	add	x16, x16, #0xa8
  401b1c:	br	x17

0000000000401b20 <localeconv@plt>:
  401b20:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b24:	ldr	x17, [x16, #176]
  401b28:	add	x16, x16, #0xb0
  401b2c:	br	x17

0000000000401b30 <capset@plt>:
  401b30:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b34:	ldr	x17, [x16, #184]
  401b38:	add	x16, x16, #0xb8
  401b3c:	br	x17

0000000000401b40 <fileno@plt>:
  401b40:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b44:	ldr	x17, [x16, #192]
  401b48:	add	x16, x16, #0xc0
  401b4c:	br	x17

0000000000401b50 <fclose@plt>:
  401b50:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b54:	ldr	x17, [x16, #200]
  401b58:	add	x16, x16, #0xc8
  401b5c:	br	x17

0000000000401b60 <getpid@plt>:
  401b60:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b64:	ldr	x17, [x16, #208]
  401b68:	add	x16, x16, #0xd0
  401b6c:	br	x17

0000000000401b70 <fopen@plt>:
  401b70:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b74:	ldr	x17, [x16, #216]
  401b78:	add	x16, x16, #0xd8
  401b7c:	br	x17

0000000000401b80 <malloc@plt>:
  401b80:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b84:	ldr	x17, [x16, #224]
  401b88:	add	x16, x16, #0xe0
  401b8c:	br	x17

0000000000401b90 <open@plt>:
  401b90:	adrp	x16, 417000 <ferror@plt+0x15130>
  401b94:	ldr	x17, [x16, #232]
  401b98:	add	x16, x16, #0xe8
  401b9c:	br	x17

0000000000401ba0 <__isoc99_fscanf@plt>:
  401ba0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ba4:	ldr	x17, [x16, #240]
  401ba8:	add	x16, x16, #0xf0
  401bac:	br	x17

0000000000401bb0 <strncmp@plt>:
  401bb0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401bb4:	ldr	x17, [x16, #248]
  401bb8:	add	x16, x16, #0xf8
  401bbc:	br	x17

0000000000401bc0 <bindtextdomain@plt>:
  401bc0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401bc4:	ldr	x17, [x16, #256]
  401bc8:	add	x16, x16, #0x100
  401bcc:	br	x17

0000000000401bd0 <__libc_current_sigrtmin@plt>:
  401bd0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401bd4:	ldr	x17, [x16, #264]
  401bd8:	add	x16, x16, #0x108
  401bdc:	br	x17

0000000000401be0 <__libc_start_main@plt>:
  401be0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401be4:	ldr	x17, [x16, #272]
  401be8:	add	x16, x16, #0x110
  401bec:	br	x17

0000000000401bf0 <fgetc@plt>:
  401bf0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401bf4:	ldr	x17, [x16, #280]
  401bf8:	add	x16, x16, #0x118
  401bfc:	br	x17

0000000000401c00 <__xpg_basename@plt>:
  401c00:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c04:	ldr	x17, [x16, #288]
  401c08:	add	x16, x16, #0x120
  401c0c:	br	x17

0000000000401c10 <strcasecmp@plt>:
  401c10:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c14:	ldr	x17, [x16, #296]
  401c18:	add	x16, x16, #0x128
  401c1c:	br	x17

0000000000401c20 <strdup@plt>:
  401c20:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c24:	ldr	x17, [x16, #304]
  401c28:	add	x16, x16, #0x130
  401c2c:	br	x17

0000000000401c30 <close@plt>:
  401c30:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c34:	ldr	x17, [x16, #312]
  401c38:	add	x16, x16, #0x138
  401c3c:	br	x17

0000000000401c40 <__gmon_start__@plt>:
  401c40:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c44:	ldr	x17, [x16, #320]
  401c48:	add	x16, x16, #0x140
  401c4c:	br	x17

0000000000401c50 <write@plt>:
  401c50:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c54:	ldr	x17, [x16, #328]
  401c58:	add	x16, x16, #0x148
  401c5c:	br	x17

0000000000401c60 <strtoumax@plt>:
  401c60:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c64:	ldr	x17, [x16, #336]
  401c68:	add	x16, x16, #0x150
  401c6c:	br	x17

0000000000401c70 <abort@plt>:
  401c70:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c74:	ldr	x17, [x16, #344]
  401c78:	add	x16, x16, #0x158
  401c7c:	br	x17

0000000000401c80 <setgid@plt>:
  401c80:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c84:	ldr	x17, [x16, #352]
  401c88:	add	x16, x16, #0x160
  401c8c:	br	x17

0000000000401c90 <textdomain@plt>:
  401c90:	adrp	x16, 417000 <ferror@plt+0x15130>
  401c94:	ldr	x17, [x16, #360]
  401c98:	add	x16, x16, #0x168
  401c9c:	br	x17

0000000000401ca0 <getopt_long@plt>:
  401ca0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ca4:	ldr	x17, [x16, #368]
  401ca8:	add	x16, x16, #0x170
  401cac:	br	x17

0000000000401cb0 <execvp@plt>:
  401cb0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401cb4:	ldr	x17, [x16, #376]
  401cb8:	add	x16, x16, #0x178
  401cbc:	br	x17

0000000000401cc0 <strcmp@plt>:
  401cc0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401cc4:	ldr	x17, [x16, #384]
  401cc8:	add	x16, x16, #0x180
  401ccc:	br	x17

0000000000401cd0 <warn@plt>:
  401cd0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401cd4:	ldr	x17, [x16, #392]
  401cd8:	add	x16, x16, #0x188
  401cdc:	br	x17

0000000000401ce0 <__ctype_b_loc@plt>:
  401ce0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ce4:	ldr	x17, [x16, #400]
  401ce8:	add	x16, x16, #0x190
  401cec:	br	x17

0000000000401cf0 <strtol@plt>:
  401cf0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401cf4:	ldr	x17, [x16, #408]
  401cf8:	add	x16, x16, #0x198
  401cfc:	br	x17

0000000000401d00 <chdir@plt>:
  401d00:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d04:	ldr	x17, [x16, #416]
  401d08:	add	x16, x16, #0x1a0
  401d0c:	br	x17

0000000000401d10 <free@plt>:
  401d10:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d14:	ldr	x17, [x16, #424]
  401d18:	add	x16, x16, #0x1a8
  401d1c:	br	x17

0000000000401d20 <strncasecmp@plt>:
  401d20:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d24:	ldr	x17, [x16, #432]
  401d28:	add	x16, x16, #0x1b0
  401d2c:	br	x17

0000000000401d30 <nanosleep@plt>:
  401d30:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d34:	ldr	x17, [x16, #440]
  401d38:	add	x16, x16, #0x1b8
  401d3c:	br	x17

0000000000401d40 <vasprintf@plt>:
  401d40:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d44:	ldr	x17, [x16, #448]
  401d48:	add	x16, x16, #0x1c0
  401d4c:	br	x17

0000000000401d50 <strndup@plt>:
  401d50:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d54:	ldr	x17, [x16, #456]
  401d58:	add	x16, x16, #0x1c8
  401d5c:	br	x17

0000000000401d60 <strspn@plt>:
  401d60:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d64:	ldr	x17, [x16, #464]
  401d68:	add	x16, x16, #0x1d0
  401d6c:	br	x17

0000000000401d70 <strchr@plt>:
  401d70:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d74:	ldr	x17, [x16, #472]
  401d78:	add	x16, x16, #0x1d8
  401d7c:	br	x17

0000000000401d80 <setgroups@plt>:
  401d80:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d84:	ldr	x17, [x16, #480]
  401d88:	add	x16, x16, #0x1e0
  401d8c:	br	x17

0000000000401d90 <fflush@plt>:
  401d90:	adrp	x16, 417000 <ferror@plt+0x15130>
  401d94:	ldr	x17, [x16, #488]
  401d98:	add	x16, x16, #0x1e8
  401d9c:	br	x17

0000000000401da0 <strcpy@plt>:
  401da0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401da4:	ldr	x17, [x16, #496]
  401da8:	add	x16, x16, #0x1f0
  401dac:	br	x17

0000000000401db0 <chroot@plt>:
  401db0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401db4:	ldr	x17, [x16, #504]
  401db8:	add	x16, x16, #0x1f8
  401dbc:	br	x17

0000000000401dc0 <warnx@plt>:
  401dc0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401dc4:	ldr	x17, [x16, #512]
  401dc8:	add	x16, x16, #0x200
  401dcc:	br	x17

0000000000401dd0 <read@plt>:
  401dd0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401dd4:	ldr	x17, [x16, #520]
  401dd8:	add	x16, x16, #0x208
  401ddc:	br	x17

0000000000401de0 <memchr@plt>:
  401de0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401de4:	ldr	x17, [x16, #528]
  401de8:	add	x16, x16, #0x210
  401dec:	br	x17

0000000000401df0 <dcgettext@plt>:
  401df0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401df4:	ldr	x17, [x16, #536]
  401df8:	add	x16, x16, #0x218
  401dfc:	br	x17

0000000000401e00 <capget@plt>:
  401e00:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e04:	ldr	x17, [x16, #544]
  401e08:	add	x16, x16, #0x220
  401e0c:	br	x17

0000000000401e10 <errx@plt>:
  401e10:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e14:	ldr	x17, [x16, #552]
  401e18:	add	x16, x16, #0x228
  401e1c:	br	x17

0000000000401e20 <strcspn@plt>:
  401e20:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e24:	ldr	x17, [x16, #560]
  401e28:	add	x16, x16, #0x230
  401e2c:	br	x17

0000000000401e30 <printf@plt>:
  401e30:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e34:	ldr	x17, [x16, #568]
  401e38:	add	x16, x16, #0x238
  401e3c:	br	x17

0000000000401e40 <__assert_fail@plt>:
  401e40:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e44:	ldr	x17, [x16, #576]
  401e48:	add	x16, x16, #0x240
  401e4c:	br	x17

0000000000401e50 <__errno_location@plt>:
  401e50:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e54:	ldr	x17, [x16, #584]
  401e58:	add	x16, x16, #0x248
  401e5c:	br	x17

0000000000401e60 <getenv@plt>:
  401e60:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e64:	ldr	x17, [x16, #592]
  401e68:	add	x16, x16, #0x250
  401e6c:	br	x17

0000000000401e70 <__xstat@plt>:
  401e70:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e74:	ldr	x17, [x16, #600]
  401e78:	add	x16, x16, #0x258
  401e7c:	br	x17

0000000000401e80 <prctl@plt>:
  401e80:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e84:	ldr	x17, [x16, #608]
  401e88:	add	x16, x16, #0x260
  401e8c:	br	x17

0000000000401e90 <waitpid@plt>:
  401e90:	adrp	x16, 417000 <ferror@plt+0x15130>
  401e94:	ldr	x17, [x16, #616]
  401e98:	add	x16, x16, #0x268
  401e9c:	br	x17

0000000000401ea0 <fprintf@plt>:
  401ea0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ea4:	ldr	x17, [x16, #624]
  401ea8:	add	x16, x16, #0x270
  401eac:	br	x17

0000000000401eb0 <err@plt>:
  401eb0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401eb4:	ldr	x17, [x16, #632]
  401eb8:	add	x16, x16, #0x278
  401ebc:	br	x17

0000000000401ec0 <setlocale@plt>:
  401ec0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ec4:	ldr	x17, [x16, #640]
  401ec8:	add	x16, x16, #0x280
  401ecc:	br	x17

0000000000401ed0 <ferror@plt>:
  401ed0:	adrp	x16, 417000 <ferror@plt+0x15130>
  401ed4:	ldr	x17, [x16, #648]
  401ed8:	add	x16, x16, #0x288
  401edc:	br	x17

Disassembly of section .text:

0000000000401ee0 <.text>:
  401ee0:	mov	x29, #0x0                   	// #0
  401ee4:	mov	x30, #0x0                   	// #0
  401ee8:	mov	x5, x0
  401eec:	ldr	x1, [sp]
  401ef0:	add	x2, sp, #0x8
  401ef4:	mov	x6, sp
  401ef8:	movz	x0, #0x0, lsl #48
  401efc:	movk	x0, #0x0, lsl #32
  401f00:	movk	x0, #0x40, lsl #16
  401f04:	movk	x0, #0x2030
  401f08:	movz	x3, #0x0, lsl #48
  401f0c:	movk	x3, #0x0, lsl #32
  401f10:	movk	x3, #0x40, lsl #16
  401f14:	movk	x3, #0x5210
  401f18:	movz	x4, #0x0, lsl #48
  401f1c:	movk	x4, #0x0, lsl #32
  401f20:	movk	x4, #0x40, lsl #16
  401f24:	movk	x4, #0x5290
  401f28:	bl	401be0 <__libc_start_main@plt>
  401f2c:	bl	401c70 <abort@plt>
  401f30:	adrp	x0, 416000 <ferror@plt+0x14130>
  401f34:	ldr	x0, [x0, #4064]
  401f38:	cbz	x0, 401f40 <ferror@plt+0x70>
  401f3c:	b	401c40 <__gmon_start__@plt>
  401f40:	ret
  401f44:	adrp	x0, 417000 <ferror@plt+0x15130>
  401f48:	add	x0, x0, #0x368
  401f4c:	adrp	x1, 417000 <ferror@plt+0x15130>
  401f50:	add	x1, x1, #0x368
  401f54:	cmp	x0, x1
  401f58:	b.eq	401f8c <ferror@plt+0xbc>  // b.none
  401f5c:	stp	x29, x30, [sp, #-32]!
  401f60:	mov	x29, sp
  401f64:	adrp	x0, 405000 <ferror@plt+0x3130>
  401f68:	ldr	x0, [x0, #720]
  401f6c:	str	x0, [sp, #24]
  401f70:	mov	x1, x0
  401f74:	cbz	x1, 401f84 <ferror@plt+0xb4>
  401f78:	adrp	x0, 417000 <ferror@plt+0x15130>
  401f7c:	add	x0, x0, #0x368
  401f80:	blr	x1
  401f84:	ldp	x29, x30, [sp], #32
  401f88:	ret
  401f8c:	ret
  401f90:	adrp	x0, 417000 <ferror@plt+0x15130>
  401f94:	add	x0, x0, #0x368
  401f98:	adrp	x1, 417000 <ferror@plt+0x15130>
  401f9c:	add	x1, x1, #0x368
  401fa0:	sub	x0, x0, x1
  401fa4:	lsr	x1, x0, #63
  401fa8:	add	x0, x1, x0, asr #3
  401fac:	cmp	xzr, x0, asr #1
  401fb0:	b.eq	401fe8 <ferror@plt+0x118>  // b.none
  401fb4:	stp	x29, x30, [sp, #-32]!
  401fb8:	mov	x29, sp
  401fbc:	asr	x1, x0, #1
  401fc0:	adrp	x0, 405000 <ferror@plt+0x3130>
  401fc4:	ldr	x0, [x0, #728]
  401fc8:	str	x0, [sp, #24]
  401fcc:	mov	x2, x0
  401fd0:	cbz	x2, 401fe0 <ferror@plt+0x110>
  401fd4:	adrp	x0, 417000 <ferror@plt+0x15130>
  401fd8:	add	x0, x0, #0x368
  401fdc:	blr	x2
  401fe0:	ldp	x29, x30, [sp], #32
  401fe4:	ret
  401fe8:	ret
  401fec:	adrp	x0, 417000 <ferror@plt+0x15130>
  401ff0:	ldrb	w0, [x0, #912]
  401ff4:	cbnz	w0, 402018 <ferror@plt+0x148>
  401ff8:	stp	x29, x30, [sp, #-16]!
  401ffc:	mov	x29, sp
  402000:	bl	401f44 <ferror@plt+0x74>
  402004:	adrp	x0, 417000 <ferror@plt+0x15130>
  402008:	mov	w1, #0x1                   	// #1
  40200c:	strb	w1, [x0, #912]
  402010:	ldp	x29, x30, [sp], #16
  402014:	ret
  402018:	ret
  40201c:	stp	x29, x30, [sp, #-16]!
  402020:	mov	x29, sp
  402024:	bl	401f90 <ferror@plt+0xc0>
  402028:	ldp	x29, x30, [sp], #16
  40202c:	ret
  402030:	sub	sp, sp, #0xe0
  402034:	stp	x29, x30, [sp, #128]
  402038:	add	x29, sp, #0x80
  40203c:	stp	x28, x27, [sp, #144]
  402040:	stp	x26, x25, [sp, #160]
  402044:	stp	x24, x23, [sp, #176]
  402048:	stp	x22, x21, [sp, #192]
  40204c:	stp	x20, x19, [sp, #208]
  402050:	mov	x19, x1
  402054:	mov	w20, w0
  402058:	stur	wzr, [x29, #-4]
  40205c:	bl	401aa0 <geteuid@plt>
  402060:	str	w0, [sp]
  402064:	bl	401a80 <getegid@plt>
  402068:	adrp	x1, 405000 <ferror@plt+0x3130>
  40206c:	str	w0, [sp, #4]
  402070:	add	x1, x1, #0xbc5
  402074:	mov	w0, #0x6                   	// #6
  402078:	bl	401ec0 <setlocale@plt>
  40207c:	adrp	x21, 405000 <ferror@plt+0x3130>
  402080:	add	x21, x21, #0x760
  402084:	adrp	x1, 405000 <ferror@plt+0x3130>
  402088:	add	x1, x1, #0x76b
  40208c:	mov	x0, x21
  402090:	bl	401bc0 <bindtextdomain@plt>
  402094:	mov	x0, x21
  402098:	bl	401c90 <textdomain@plt>
  40209c:	bl	402900 <ferror@plt+0xa30>
  4020a0:	mov	w9, #0xffffffff            	// #-1
  4020a4:	str	w9, [sp, #28]
  4020a8:	adrp	x24, 405000 <ferror@plt+0x3130>
  4020ac:	adrp	x28, 405000 <ferror@plt+0x3130>
  4020b0:	adrp	x26, 405000 <ferror@plt+0x3130>
  4020b4:	mov	w9, #0x4000                	// #16384
  4020b8:	mov	w27, wzr
  4020bc:	mov	w8, wzr
  4020c0:	mov	w21, wzr
  4020c4:	add	x24, x24, #0x77d
  4020c8:	add	x28, x28, #0x3f0
  4020cc:	add	x26, x26, #0x2e0
  4020d0:	adrp	x25, 417000 <ferror@plt+0x15130>
  4020d4:	movk	w9, #0x4, lsl #16
  4020d8:	stur	wzr, [x29, #-52]
  4020dc:	stp	xzr, xzr, [sp, #56]
  4020e0:	stp	xzr, xzr, [sp, #40]
  4020e4:	stp	xzr, xzr, [sp, #8]
  4020e8:	stur	wzr, [x29, #-56]
  4020ec:	str	x9, [sp, #32]
  4020f0:	b	402100 <ferror@plt+0x230>
  4020f4:	mov	w0, #0x20000000            	// #536870912
  4020f8:	bl	40291c <ferror@plt+0xa4c>
  4020fc:	mov	w8, w23
  402100:	mov	w0, w20
  402104:	mov	x1, x19
  402108:	mov	x2, x24
  40210c:	mov	x3, x28
  402110:	mov	x4, xzr
  402114:	mov	w23, w8
  402118:	bl	401ca0 <getopt_long@plt>
  40211c:	add	w8, w0, #0x1
  402120:	cmp	w8, #0x85
  402124:	b.hi	402720 <ferror@plt+0x850>  // b.pmore
  402128:	adr	x9, 402100 <ferror@plt+0x230>
  40212c:	ldrh	w10, [x26, x8, lsl #1]
  402130:	add	x9, x9, x10, lsl #2
  402134:	mov	w8, #0x1                   	// #1
  402138:	br	x9
  40213c:	ldr	x1, [x25, #880]
  402140:	orr	w21, w21, #0x2000000
  402144:	mov	w8, w23
  402148:	cbz	x1, 402100 <ferror@plt+0x230>
  40214c:	mov	w0, #0x2000000             	// #33554432
  402150:	b	4020f8 <ferror@plt+0x228>
  402154:	ldr	x1, [x25, #880]
  402158:	orr	w21, w21, #0x20000000
  40215c:	mov	w8, w23
  402160:	cbz	x1, 402100 <ferror@plt+0x230>
  402164:	b	4020f4 <ferror@plt+0x224>
  402168:	ldr	x0, [x25, #880]
  40216c:	bl	4029d8 <ferror@plt+0xb08>
  402170:	str	x0, [sp, #32]
  402174:	mov	w8, w23
  402178:	b	402100 <ferror@plt+0x230>
  40217c:	ldr	x1, [x25, #880]
  402180:	orr	w21, w21, #0x10000000
  402184:	mov	w8, w23
  402188:	cbz	x1, 402100 <ferror@plt+0x230>
  40218c:	mov	w0, #0x10000000            	// #268435456
  402190:	b	4020f8 <ferror@plt+0x228>
  402194:	ldr	x22, [x25, #880]
  402198:	adrp	x1, 405000 <ferror@plt+0x3130>
  40219c:	mov	w2, #0x5                   	// #5
  4021a0:	mov	x0, xzr
  4021a4:	add	x1, x1, #0x7f2
  4021a8:	bl	401df0 <dcgettext@plt>
  4021ac:	mov	x1, x0
  4021b0:	mov	x0, x22
  4021b4:	bl	403f88 <ferror@plt+0x20b8>
  4021b8:	mov	w8, #0x1                   	// #1
  4021bc:	str	x0, [sp, #16]
  4021c0:	str	w8, [sp, #60]
  4021c4:	mov	w8, w23
  4021c8:	b	402100 <ferror@plt+0x230>
  4021cc:	ldr	x8, [x25, #880]
  4021d0:	str	x8, [sp, #48]
  4021d4:	mov	w8, w23
  4021d8:	b	402100 <ferror@plt+0x230>
  4021dc:	ldr	x8, [x25, #880]
  4021e0:	str	x8, [sp, #40]
  4021e4:	mov	w8, w23
  4021e8:	b	402100 <ferror@plt+0x230>
  4021ec:	ldr	x0, [x25, #880]
  4021f0:	mov	w8, #0x1                   	// #1
  4021f4:	mov	w9, #0x9                   	// #9
  4021f8:	stur	w9, [x29, #-52]
  4021fc:	cbz	x0, 402100 <ferror@plt+0x230>
  402200:	bl	404f68 <ferror@plt+0x3098>
  402204:	mov	w8, #0x1                   	// #1
  402208:	stur	w0, [x29, #-52]
  40220c:	tbz	w0, #31, 402100 <ferror@plt+0x230>
  402210:	b	4027b8 <ferror@plt+0x8e8>
  402214:	ldr	x1, [x25, #880]
  402218:	orr	w21, w21, #0x8000000
  40221c:	mov	w8, w23
  402220:	cbz	x1, 402100 <ferror@plt+0x230>
  402224:	mov	w0, #0x8000000             	// #134217728
  402228:	b	4020f8 <ferror@plt+0x228>
  40222c:	bl	405184 <ferror@plt+0x32b4>
  402230:	mov	w8, #0x1                   	// #1
  402234:	stur	w8, [x29, #-56]
  402238:	mov	w8, w23
  40223c:	b	402100 <ferror@plt+0x230>
  402240:	ldr	x22, [x25, #880]
  402244:	adrp	x1, 405000 <ferror@plt+0x3130>
  402248:	mov	w2, #0x5                   	// #5
  40224c:	mov	x0, xzr
  402250:	add	x1, x1, #0x806
  402254:	bl	401df0 <dcgettext@plt>
  402258:	mov	x1, x0
  40225c:	mov	x0, x22
  402260:	bl	403f88 <ferror@plt+0x20b8>
  402264:	mov	w8, #0x1                   	// #1
  402268:	str	x0, [sp, #8]
  40226c:	str	w8, [sp, #56]
  402270:	mov	w8, w23
  402274:	b	402100 <ferror@plt+0x230>
  402278:	ldr	x1, [x25, #880]
  40227c:	orr	w21, w21, #0x40000000
  402280:	mov	w8, w23
  402284:	cbz	x1, 402100 <ferror@plt+0x230>
  402288:	mov	w0, #0x40000000            	// #1073741824
  40228c:	b	4020f8 <ferror@plt+0x228>
  402290:	cmp	w27, #0x1
  402294:	b.eq	402798 <ferror@plt+0x8c8>  // b.none
  402298:	orr	w21, w21, #0x10000000
  40229c:	mov	w27, #0x2                   	// #2
  4022a0:	mov	w8, w23
  4022a4:	b	402100 <ferror@plt+0x230>
  4022a8:	cmp	w27, #0x2
  4022ac:	b.eq	402798 <ferror@plt+0x8c8>  // b.none
  4022b0:	orr	w21, w21, #0x10000000
  4022b4:	mov	w27, #0x1                   	// #1
  4022b8:	mov	w8, w23
  4022bc:	b	402100 <ferror@plt+0x230>
  4022c0:	ldr	x1, [x25, #880]
  4022c4:	orr	w21, w21, #0x20000
  4022c8:	mov	w8, w23
  4022cc:	cbz	x1, 402100 <ferror@plt+0x230>
  4022d0:	mov	w0, #0x20000               	// #131072
  4022d4:	b	4020f8 <ferror@plt+0x228>
  4022d8:	ldr	x8, [x25, #880]
  4022dc:	adrp	x9, 405000 <ferror@plt+0x3130>
  4022e0:	add	x9, x9, #0x793
  4022e4:	orr	w21, w21, #0x20000
  4022e8:	cmp	x8, #0x0
  4022ec:	csel	x8, x9, x8, eq  // eq = none
  4022f0:	str	x8, [sp, #64]
  4022f4:	mov	w8, w23
  4022f8:	b	402100 <ferror@plt+0x230>
  4022fc:	ldr	x0, [x25, #880]
  402300:	bl	402964 <ferror@plt+0xa94>
  402304:	str	w0, [sp, #28]
  402308:	mov	w8, w23
  40230c:	b	402100 <ferror@plt+0x230>
  402310:	ldr	x1, [x25, #880]
  402314:	orr	w21, w21, #0x4000000
  402318:	mov	w8, w23
  40231c:	cbz	x1, 402100 <ferror@plt+0x230>
  402320:	mov	w0, #0x4000000             	// #67108864
  402324:	b	4020f8 <ferror@plt+0x228>
  402328:	adrp	x22, 417000 <ferror@plt+0x15130>
  40232c:	tbz	w21, #17, 402344 <ferror@plt+0x474>
  402330:	ldr	w8, [x22, #916]
  402334:	cbz	w8, 402344 <ferror@plt+0x474>
  402338:	sub	x0, x29, #0x4
  40233c:	sub	x1, x29, #0xc
  402340:	bl	402da8 <ferror@plt+0xed8>
  402344:	mov	w0, w21
  402348:	bl	401af0 <unshare@plt>
  40234c:	cmn	w0, #0x1
  402350:	b.eq	4027dc <ferror@plt+0x90c>  // b.none
  402354:	ldr	w8, [x22, #916]
  402358:	cbz	w8, 4023fc <ferror@plt+0x52c>
  40235c:	tbz	w21, #17, 4023e4 <ferror@plt+0x514>
  402360:	ldur	w24, [x29, #-4]
  402364:	cbz	w24, 4023e4 <ferror@plt+0x514>
  402368:	ldur	w0, [x29, #-8]
  40236c:	mov	w8, #0x6                   	// #6
  402370:	sub	x1, x29, #0x30
  402374:	mov	w2, #0x1                   	// #1
  402378:	sturb	w8, [x29, #-48]
  40237c:	bl	402ea8 <ferror@plt+0xfd8>
  402380:	ldur	w0, [x29, #-8]
  402384:	bl	401c30 <close@plt>
  402388:	mov	w8, #0xffffffff            	// #-1
  40238c:	stur	w8, [x29, #-8]
  402390:	b	4023a8 <ferror@plt+0x4d8>
  402394:	bl	401e50 <__errno_location@plt>
  402398:	ldr	w8, [x0]
  40239c:	cmp	w8, #0x4
  4023a0:	b.ne	40278c <ferror@plt+0x8bc>  // b.any
  4023a4:	tbz	w28, #31, 4023f0 <ferror@plt+0x520>
  4023a8:	sub	x1, x29, #0x10
  4023ac:	mov	w0, w24
  4023b0:	mov	w2, wzr
  4023b4:	bl	401e90 <waitpid@plt>
  4023b8:	mov	w28, w0
  4023bc:	tbnz	w0, #31, 402394 <ferror@plt+0x4c4>
  4023c0:	ldur	w8, [x29, #-16]
  4023c4:	tst	w8, #0x7f
  4023c8:	b.ne	4023a4 <ferror@plt+0x4d4>  // b.any
  4023cc:	mov	w9, #0xff                  	// #255
  4023d0:	tst	w9, w8, lsr #8
  4023d4:	ubfx	w0, w8, #8, #8
  4023d8:	cset	w8, eq  // eq = none
  4023dc:	tbnz	w8, #0, 4023fc <ferror@plt+0x52c>
  4023e0:	b	402438 <ferror@plt+0x568>
  4023e4:	bl	401b60 <getpid@plt>
  4023e8:	bl	402f4c <ferror@plt+0x107c>
  4023ec:	b	4023fc <ferror@plt+0x52c>
  4023f0:	mov	w0, wzr
  4023f4:	mov	w8, #0x1                   	// #1
  4023f8:	tbz	w8, #0, 402438 <ferror@plt+0x568>
  4023fc:	cbz	w23, 402458 <ferror@plt+0x588>
  402400:	bl	401b00 <fork@plt>
  402404:	stur	w0, [x29, #-4]
  402408:	cbz	w0, 402458 <ferror@plt+0x588>
  40240c:	cmn	w0, #0x1
  402410:	b.eq	402800 <ferror@plt+0x930>  // b.none
  402414:	sub	x1, x29, #0x10
  402418:	mov	w2, wzr
  40241c:	bl	401e90 <waitpid@plt>
  402420:	cmn	w0, #0x1
  402424:	b.eq	40278c <ferror@plt+0x8bc>  // b.none
  402428:	ldur	w8, [x29, #-16]
  40242c:	ands	w9, w8, #0x7f
  402430:	b.ne	402894 <ferror@plt+0x9c4>  // b.any
  402434:	ubfx	w0, w8, #8, #8
  402438:	ldp	x20, x19, [sp, #208]
  40243c:	ldp	x22, x21, [sp, #192]
  402440:	ldp	x24, x23, [sp, #176]
  402444:	ldp	x26, x25, [sp, #160]
  402448:	ldp	x28, x27, [sp, #144]
  40244c:	ldp	x29, x30, [sp, #128]
  402450:	add	sp, sp, #0xe0
  402454:	ret
  402458:	ldur	w1, [x29, #-52]
  40245c:	cbz	w1, 40246c <ferror@plt+0x59c>
  402460:	mov	w0, #0x1                   	// #1
  402464:	bl	401e80 <prctl@plt>
  402468:	tbnz	w0, #31, 40280c <ferror@plt+0x93c>
  40246c:	cbz	w27, 402518 <ferror@plt+0x648>
  402470:	cmp	w27, #0x2
  402474:	b.eq	4024cc <ferror@plt+0x5fc>  // b.none
  402478:	ldr	x22, [sp, #64]
  40247c:	ldp	x24, x23, [sp, #40]
  402480:	ldr	x25, [sp, #32]
  402484:	cmp	w27, #0x1
  402488:	b.ne	402538 <ferror@plt+0x668>  // b.any
  40248c:	ldr	w8, [sp, #28]
  402490:	cmp	w8, #0x1
  402494:	b.eq	4028c4 <ferror@plt+0x9f4>  // b.none
  402498:	mov	w0, wzr
  40249c:	bl	403004 <ferror@plt+0x1134>
  4024a0:	ldr	w2, [sp]
  4024a4:	adrp	x0, 405000 <ferror@plt+0x3130>
  4024a8:	add	x0, x0, #0x8ed
  4024ac:	mov	w1, wzr
  4024b0:	bl	4030b8 <ferror@plt+0x11e8>
  4024b4:	ldr	w2, [sp, #4]
  4024b8:	adrp	x0, 405000 <ferror@plt+0x3130>
  4024bc:	add	x0, x0, #0x900
  4024c0:	mov	w1, wzr
  4024c4:	bl	4030b8 <ferror@plt+0x11e8>
  4024c8:	b	402538 <ferror@plt+0x668>
  4024cc:	ldr	w8, [sp, #28]
  4024d0:	cmp	w8, #0x1
  4024d4:	b.eq	4028d0 <ferror@plt+0xa00>  // b.none
  4024d8:	mov	w0, wzr
  4024dc:	bl	403004 <ferror@plt+0x1134>
  4024e0:	ldr	w1, [sp]
  4024e4:	adrp	x0, 405000 <ferror@plt+0x3130>
  4024e8:	add	x0, x0, #0x8ed
  4024ec:	mov	w2, w1
  4024f0:	bl	4030b8 <ferror@plt+0x11e8>
  4024f4:	ldr	w1, [sp, #4]
  4024f8:	adrp	x0, 405000 <ferror@plt+0x3130>
  4024fc:	add	x0, x0, #0x900
  402500:	mov	w2, w1
  402504:	bl	4030b8 <ferror@plt+0x11e8>
  402508:	ldr	x22, [sp, #64]
  40250c:	ldp	x24, x23, [sp, #40]
  402510:	ldr	x25, [sp, #32]
  402514:	b	402538 <ferror@plt+0x668>
  402518:	ldr	w8, [sp, #28]
  40251c:	ldr	x22, [sp, #64]
  402520:	ldp	x24, x23, [sp, #40]
  402524:	ldr	x25, [sp, #32]
  402528:	cmn	w8, #0x1
  40252c:	b.eq	402538 <ferror@plt+0x668>  // b.none
  402530:	ldr	w0, [sp, #28]
  402534:	bl	403004 <ferror@plt+0x1134>
  402538:	cbz	x25, 402548 <ferror@plt+0x678>
  40253c:	tbz	w21, #17, 402548 <ferror@plt+0x678>
  402540:	mov	x0, x25
  402544:	bl	40316c <ferror@plt+0x129c>
  402548:	cbz	x23, 402568 <ferror@plt+0x698>
  40254c:	mov	x0, x23
  402550:	bl	401db0 <chroot@plt>
  402554:	cbnz	w0, 40281c <ferror@plt+0x94c>
  402558:	adrp	x8, 405000 <ferror@plt+0x3130>
  40255c:	add	x8, x8, #0x980
  402560:	cmp	x24, #0x0
  402564:	csel	x24, x8, x24, eq  // eq = none
  402568:	cbz	x24, 402578 <ferror@plt+0x6a8>
  40256c:	mov	x0, x24
  402570:	bl	401d00 <chdir@plt>
  402574:	cbnz	w0, 402840 <ferror@plt+0x970>
  402578:	cbz	x22, 4025c4 <ferror@plt+0x6f4>
  40257c:	cbnz	x23, 4025a4 <ferror@plt+0x6d4>
  402580:	adrp	x0, 405000 <ferror@plt+0x3130>
  402584:	mov	w3, #0x4000                	// #16384
  402588:	add	x0, x0, #0x997
  40258c:	movk	w3, #0x4, lsl #16
  402590:	mov	x1, x22
  402594:	mov	x2, xzr
  402598:	mov	x4, xzr
  40259c:	bl	401a40 <mount@plt>
  4025a0:	cbnz	w0, 4028dc <ferror@plt+0xa0c>
  4025a4:	adrp	x0, 405000 <ferror@plt+0x3130>
  4025a8:	add	x0, x0, #0x71c
  4025ac:	mov	w3, #0xe                   	// #14
  4025b0:	mov	x1, x22
  4025b4:	mov	x2, x0
  4025b8:	mov	x4, xzr
  4025bc:	bl	401a40 <mount@plt>
  4025c0:	cbnz	w0, 402864 <ferror@plt+0x994>
  4025c4:	ldr	w8, [sp, #56]
  4025c8:	cbz	w8, 4025e8 <ferror@plt+0x718>
  4025cc:	mov	x0, xzr
  4025d0:	mov	x1, xzr
  4025d4:	bl	401d80 <setgroups@plt>
  4025d8:	cbnz	w0, 402870 <ferror@plt+0x9a0>
  4025dc:	ldr	x0, [sp, #8]
  4025e0:	bl	401c80 <setgid@plt>
  4025e4:	tbnz	w0, #31, 40287c <ferror@plt+0x9ac>
  4025e8:	ldr	w8, [sp, #60]
  4025ec:	cbz	w8, 4025fc <ferror@plt+0x72c>
  4025f0:	ldr	x0, [sp, #16]
  4025f4:	bl	4019e0 <setuid@plt>
  4025f8:	tbnz	w0, #31, 402888 <ferror@plt+0x9b8>
  4025fc:	ldur	w8, [x29, #-56]
  402600:	cbz	w8, 4026c4 <ferror@plt+0x7f4>
  402604:	tbz	w21, #28, 4026c4 <ferror@plt+0x7f4>
  402608:	mov	w8, #0x522                 	// #1314
  40260c:	movk	w8, #0x2008, lsl #16
  402610:	sub	x0, x29, #0x18
  402614:	sub	x1, x29, #0x30
  402618:	stp	xzr, xzr, [x29, #-48]
  40261c:	stp	xzr, x8, [x29, #-32]
  402620:	bl	401e00 <capget@plt>
  402624:	tbnz	w0, #31, 4027e8 <ferror@plt+0x918>
  402628:	ldur	w8, [x29, #-44]
  40262c:	ldur	w9, [x29, #-32]
  402630:	sub	x0, x29, #0x18
  402634:	sub	x1, x29, #0x30
  402638:	stur	w8, [x29, #-40]
  40263c:	stur	w9, [x29, #-28]
  402640:	bl	401b30 <capset@plt>
  402644:	tbnz	w0, #31, 4027f4 <ferror@plt+0x924>
  402648:	ldur	w8, [x29, #-36]
  40264c:	ldur	w22, [x29, #-48]
  402650:	mov	w21, wzr
  402654:	mov	w23, #0x1                   	// #1
  402658:	bfi	x22, x8, #32, #32
  40265c:	b	40266c <ferror@plt+0x79c>
  402660:	add	w21, w21, #0x1
  402664:	cmp	w21, #0x40
  402668:	b.eq	4026c4 <ferror@plt+0x7f4>  // b.none
  40266c:	bl	405184 <ferror@plt+0x32b4>
  402670:	cmp	w21, w0
  402674:	b.gt	402660 <ferror@plt+0x790>
  402678:	lsl	w8, w23, w21
  40267c:	sxtw	x8, w8
  402680:	tst	x22, x8
  402684:	b.eq	402660 <ferror@plt+0x790>  // b.none
  402688:	mov	w0, #0x2f                  	// #47
  40268c:	mov	w1, #0x2                   	// #2
  402690:	mov	w2, w21
  402694:	mov	w3, wzr
  402698:	mov	w4, wzr
  40269c:	bl	401e80 <prctl@plt>
  4026a0:	tbz	w0, #31, 402660 <ferror@plt+0x790>
  4026a4:	adrp	x1, 405000 <ferror@plt+0x3130>
  4026a8:	add	x1, x1, #0x9f6
  4026ac:	mov	w2, #0x5                   	// #5
  4026b0:	mov	x0, xzr
  4026b4:	bl	401df0 <dcgettext@plt>
  4026b8:	mov	x1, x0
  4026bc:	mov	w0, #0x1                   	// #1
  4026c0:	bl	401eb0 <err@plt>
  4026c4:	adrp	x21, 417000 <ferror@plt+0x15130>
  4026c8:	ldrsw	x8, [x21, #888]
  4026cc:	cmp	w8, w20
  4026d0:	b.ge	40271c <ferror@plt+0x84c>  // b.tcont
  4026d4:	add	x1, x19, x8, lsl #3
  4026d8:	ldr	x0, [x1]
  4026dc:	bl	401cb0 <execvp@plt>
  4026e0:	bl	401e50 <__errno_location@plt>
  4026e4:	ldr	w8, [x0]
  4026e8:	adrp	x1, 405000 <ferror@plt+0x3130>
  4026ec:	add	x1, x1, #0xa13
  4026f0:	mov	w2, #0x5                   	// #5
  4026f4:	cmp	w8, #0x2
  4026f8:	mov	w8, #0x7e                  	// #126
  4026fc:	mov	x0, xzr
  402700:	cinc	w20, w8, eq  // eq = none
  402704:	bl	401df0 <dcgettext@plt>
  402708:	ldrsw	x8, [x21, #888]
  40270c:	mov	x1, x0
  402710:	mov	w0, w20
  402714:	ldr	x2, [x19, x8, lsl #3]
  402718:	bl	401eb0 <err@plt>
  40271c:	bl	404e3c <ferror@plt+0x2f6c>
  402720:	adrp	x8, 417000 <ferror@plt+0x15130>
  402724:	ldr	x19, [x8, #872]
  402728:	adrp	x1, 405000 <ferror@plt+0x3130>
  40272c:	add	x1, x1, #0x838
  402730:	mov	w2, #0x5                   	// #5
  402734:	mov	x0, xzr
  402738:	bl	401df0 <dcgettext@plt>
  40273c:	adrp	x8, 417000 <ferror@plt+0x15130>
  402740:	ldr	x2, [x8, #904]
  402744:	mov	x1, x0
  402748:	mov	x0, x19
  40274c:	bl	401ea0 <fprintf@plt>
  402750:	mov	w0, #0x1                   	// #1
  402754:	bl	401a20 <exit@plt>
  402758:	bl	402a50 <ferror@plt+0xb80>
  40275c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402760:	add	x1, x1, #0x81a
  402764:	mov	w2, #0x5                   	// #5
  402768:	mov	x0, xzr
  40276c:	bl	401df0 <dcgettext@plt>
  402770:	adrp	x8, 417000 <ferror@plt+0x15130>
  402774:	ldr	x1, [x8, #904]
  402778:	adrp	x2, 405000 <ferror@plt+0x3130>
  40277c:	add	x2, x2, #0x826
  402780:	bl	401e30 <printf@plt>
  402784:	mov	w0, wzr
  402788:	bl	401a20 <exit@plt>
  40278c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402790:	add	x1, x1, #0x86e
  402794:	b	4026ac <ferror@plt+0x7dc>
  402798:	adrp	x1, 405000 <ferror@plt+0x3130>
  40279c:	add	x1, x1, #0x799
  4027a0:	mov	w2, #0x5                   	// #5
  4027a4:	mov	x0, xzr
  4027a8:	bl	401df0 <dcgettext@plt>
  4027ac:	mov	x1, x0
  4027b0:	mov	w0, #0x1                   	// #1
  4027b4:	bl	401e10 <errx@plt>
  4027b8:	adrp	x1, 405000 <ferror@plt+0x3130>
  4027bc:	add	x1, x1, #0x7df
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	mov	x0, xzr
  4027c8:	bl	401df0 <dcgettext@plt>
  4027cc:	ldr	x2, [x25, #880]
  4027d0:	mov	x1, x0
  4027d4:	mov	w0, #0x1                   	// #1
  4027d8:	bl	401e10 <errx@plt>
  4027dc:	adrp	x1, 405000 <ferror@plt+0x3130>
  4027e0:	add	x1, x1, #0x85f
  4027e4:	b	4026ac <ferror@plt+0x7dc>
  4027e8:	adrp	x1, 405000 <ferror@plt+0x3130>
  4027ec:	add	x1, x1, #0x9da
  4027f0:	b	4026ac <ferror@plt+0x7dc>
  4027f4:	adrp	x1, 405000 <ferror@plt+0x3130>
  4027f8:	add	x1, x1, #0x9e8
  4027fc:	b	4026ac <ferror@plt+0x7dc>
  402800:	adrp	x1, 405000 <ferror@plt+0x3130>
  402804:	add	x1, x1, #0x87d
  402808:	b	4026ac <ferror@plt+0x7dc>
  40280c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402810:	add	x1, x1, #0x89b
  402814:	mov	w0, #0x1                   	// #1
  402818:	bl	401eb0 <err@plt>
  40281c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402820:	add	x1, x1, #0x95b
  402824:	mov	w2, #0x5                   	// #5
  402828:	mov	x0, xzr
  40282c:	bl	401df0 <dcgettext@plt>
  402830:	mov	x1, x0
  402834:	mov	w0, #0x1                   	// #1
  402838:	mov	x2, x23
  40283c:	bl	401eb0 <err@plt>
  402840:	adrp	x1, 405000 <ferror@plt+0x3130>
  402844:	add	x1, x1, #0x982
  402848:	mov	w2, #0x5                   	// #5
  40284c:	mov	x0, xzr
  402850:	bl	401df0 <dcgettext@plt>
  402854:	mov	x1, x0
  402858:	mov	w0, #0x1                   	// #1
  40285c:	mov	x2, x24
  402860:	bl	401eb0 <err@plt>
  402864:	adrp	x1, 405000 <ferror@plt+0x3130>
  402868:	add	x1, x1, #0x99d
  40286c:	b	4028e4 <ferror@plt+0xa14>
  402870:	adrp	x1, 405000 <ferror@plt+0x3130>
  402874:	add	x1, x1, #0x9ad
  402878:	b	4026ac <ferror@plt+0x7dc>
  40287c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402880:	add	x1, x1, #0x9be
  402884:	b	4026ac <ferror@plt+0x7dc>
  402888:	adrp	x1, 405000 <ferror@plt+0x3130>
  40288c:	add	x1, x1, #0x9cc
  402890:	b	4026ac <ferror@plt+0x7dc>
  402894:	mov	w8, #0x1000000             	// #16777216
  402898:	add	w8, w8, w9, lsl #24
  40289c:	mov	w9, #0x2000000             	// #33554432
  4028a0:	cmp	w8, w9
  4028a4:	b.lt	4028b8 <ferror@plt+0x9e8>  // b.tstop
  4028a8:	bl	401b60 <getpid@plt>
  4028ac:	ldur	w8, [x29, #-16]
  4028b0:	and	w1, w8, #0x7f
  4028b4:	bl	401ae0 <kill@plt>
  4028b8:	adrp	x1, 405000 <ferror@plt+0x3130>
  4028bc:	add	x1, x1, #0x889
  4028c0:	b	4026ac <ferror@plt+0x7dc>
  4028c4:	adrp	x1, 405000 <ferror@plt+0x3130>
  4028c8:	add	x1, x1, #0x8a8
  4028cc:	b	4027a0 <ferror@plt+0x8d0>
  4028d0:	adrp	x1, 405000 <ferror@plt+0x3130>
  4028d4:	add	x1, x1, #0x913
  4028d8:	b	4027a0 <ferror@plt+0x8d0>
  4028dc:	adrp	x1, 405000 <ferror@plt+0x3130>
  4028e0:	add	x1, x1, #0x99c
  4028e4:	mov	w2, #0x5                   	// #5
  4028e8:	mov	x0, xzr
  4028ec:	bl	401df0 <dcgettext@plt>
  4028f0:	mov	x1, x0
  4028f4:	mov	w0, #0x1                   	// #1
  4028f8:	mov	x2, x22
  4028fc:	bl	401eb0 <err@plt>
  402900:	stp	x29, x30, [sp, #-16]!
  402904:	adrp	x0, 403000 <ferror@plt+0x1130>
  402908:	add	x0, x0, #0x1c4
  40290c:	mov	x29, sp
  402910:	bl	405298 <ferror@plt+0x33c8>
  402914:	ldp	x29, x30, [sp], #16
  402918:	ret
  40291c:	adrp	x8, 417000 <ferror@plt+0x15130>
  402920:	ldr	x8, [x8, #680]
  402924:	cbz	x8, 402948 <ferror@plt+0xa78>
  402928:	adrp	x8, 417000 <ferror@plt+0x15130>
  40292c:	add	x8, x8, #0x2b0
  402930:	ldur	w9, [x8, #-16]
  402934:	cmp	w9, w0
  402938:	b.eq	40294c <ferror@plt+0xa7c>  // b.none
  40293c:	ldr	x9, [x8, #16]
  402940:	add	x8, x8, #0x18
  402944:	cbnz	x9, 402930 <ferror@plt+0xa60>
  402948:	ret
  40294c:	adrp	x9, 417000 <ferror@plt+0x15130>
  402950:	ldr	w10, [x9, #916]
  402954:	str	x1, [x8]
  402958:	add	w8, w10, #0x1
  40295c:	str	w8, [x9, #916]
  402960:	ret
  402964:	stp	x29, x30, [sp, #-48]!
  402968:	str	x21, [sp, #16]
  40296c:	adrp	x21, 405000 <ferror@plt+0x3130>
  402970:	stp	x20, x19, [sp, #32]
  402974:	mov	x19, x0
  402978:	mov	x20, xzr
  40297c:	add	x21, x21, #0x6b0
  402980:	mov	x29, sp
  402984:	ldr	x1, [x21, x20, lsl #3]
  402988:	mov	x0, x19
  40298c:	bl	401cc0 <strcmp@plt>
  402990:	cbz	w0, 4029c4 <ferror@plt+0xaf4>
  402994:	add	x20, x20, #0x1
  402998:	cmp	x20, #0x2
  40299c:	b.ne	402984 <ferror@plt+0xab4>  // b.any
  4029a0:	adrp	x1, 405000 <ferror@plt+0x3130>
  4029a4:	add	x1, x1, #0xa62
  4029a8:	mov	w2, #0x5                   	// #5
  4029ac:	mov	x0, xzr
  4029b0:	bl	401df0 <dcgettext@plt>
  4029b4:	mov	x1, x0
  4029b8:	mov	w0, #0x1                   	// #1
  4029bc:	mov	x2, x19
  4029c0:	bl	401e10 <errx@plt>
  4029c4:	mov	w0, w20
  4029c8:	ldp	x20, x19, [sp, #32]
  4029cc:	ldr	x21, [sp, #16]
  4029d0:	ldp	x29, x30, [sp], #48
  4029d4:	ret
  4029d8:	stp	x29, x30, [sp, #-48]!
  4029dc:	str	x21, [sp, #16]
  4029e0:	adrp	x21, 405000 <ferror@plt+0x3130>
  4029e4:	stp	x20, x19, [sp, #32]
  4029e8:	mov	x19, x0
  4029ec:	mov	x20, xzr
  4029f0:	add	x21, x21, #0x6c0
  4029f4:	mov	x29, sp
  4029f8:	ldr	x0, [x21, x20]
  4029fc:	mov	x1, x19
  402a00:	bl	401cc0 <strcmp@plt>
  402a04:	cbz	w0, 402a38 <ferror@plt+0xb68>
  402a08:	add	x20, x20, #0x10
  402a0c:	cmp	x20, #0x40
  402a10:	b.ne	4029f8 <ferror@plt+0xb28>  // b.any
  402a14:	adrp	x1, 405000 <ferror@plt+0x3130>
  402a18:	add	x1, x1, #0xab2
  402a1c:	mov	w2, #0x5                   	// #5
  402a20:	mov	x0, xzr
  402a24:	bl	401df0 <dcgettext@plt>
  402a28:	mov	x1, x0
  402a2c:	mov	w0, #0x1                   	// #1
  402a30:	mov	x2, x19
  402a34:	bl	401e10 <errx@plt>
  402a38:	add	x8, x21, x20
  402a3c:	ldr	x0, [x8, #8]
  402a40:	ldp	x20, x19, [sp, #32]
  402a44:	ldr	x21, [sp, #16]
  402a48:	ldp	x29, x30, [sp], #48
  402a4c:	ret
  402a50:	stp	x29, x30, [sp, #-32]!
  402a54:	adrp	x8, 417000 <ferror@plt+0x15130>
  402a58:	str	x19, [sp, #16]
  402a5c:	ldr	x19, [x8, #896]
  402a60:	adrp	x1, 405000 <ferror@plt+0x3130>
  402a64:	add	x1, x1, #0xad3
  402a68:	mov	w2, #0x5                   	// #5
  402a6c:	mov	x0, xzr
  402a70:	mov	x29, sp
  402a74:	bl	401df0 <dcgettext@plt>
  402a78:	mov	x1, x19
  402a7c:	bl	401a10 <fputs@plt>
  402a80:	adrp	x1, 405000 <ferror@plt+0x3130>
  402a84:	add	x1, x1, #0xadc
  402a88:	mov	w2, #0x5                   	// #5
  402a8c:	mov	x0, xzr
  402a90:	bl	401df0 <dcgettext@plt>
  402a94:	adrp	x8, 417000 <ferror@plt+0x15130>
  402a98:	ldr	x2, [x8, #904]
  402a9c:	mov	x1, x0
  402aa0:	mov	x0, x19
  402aa4:	bl	401ea0 <fprintf@plt>
  402aa8:	mov	w0, #0xa                   	// #10
  402aac:	mov	x1, x19
  402ab0:	bl	401ad0 <fputc@plt>
  402ab4:	adrp	x1, 405000 <ferror@plt+0x3130>
  402ab8:	add	x1, x1, #0xb07
  402abc:	mov	w2, #0x5                   	// #5
  402ac0:	mov	x0, xzr
  402ac4:	bl	401df0 <dcgettext@plt>
  402ac8:	mov	x1, x19
  402acc:	bl	401a10 <fputs@plt>
  402ad0:	adrp	x1, 405000 <ferror@plt+0x3130>
  402ad4:	add	x1, x1, #0xb45
  402ad8:	mov	w2, #0x5                   	// #5
  402adc:	mov	x0, xzr
  402ae0:	bl	401df0 <dcgettext@plt>
  402ae4:	mov	x1, x19
  402ae8:	bl	401a10 <fputs@plt>
  402aec:	adrp	x1, 405000 <ferror@plt+0x3130>
  402af0:	add	x1, x1, #0xb50
  402af4:	mov	w2, #0x5                   	// #5
  402af8:	mov	x0, xzr
  402afc:	bl	401df0 <dcgettext@plt>
  402b00:	mov	x1, x19
  402b04:	bl	401a10 <fputs@plt>
  402b08:	adrp	x1, 405000 <ferror@plt+0x3130>
  402b0c:	add	x1, x1, #0xb85
  402b10:	mov	w2, #0x5                   	// #5
  402b14:	mov	x0, xzr
  402b18:	bl	401df0 <dcgettext@plt>
  402b1c:	mov	x1, x19
  402b20:	bl	401a10 <fputs@plt>
  402b24:	adrp	x1, 405000 <ferror@plt+0x3130>
  402b28:	add	x1, x1, #0xbc6
  402b2c:	mov	w2, #0x5                   	// #5
  402b30:	mov	x0, xzr
  402b34:	bl	401df0 <dcgettext@plt>
  402b38:	mov	x1, x19
  402b3c:	bl	401a10 <fputs@plt>
  402b40:	adrp	x1, 405000 <ferror@plt+0x3130>
  402b44:	add	x1, x1, #0xc01
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	mov	x0, xzr
  402b50:	bl	401df0 <dcgettext@plt>
  402b54:	mov	x1, x19
  402b58:	bl	401a10 <fputs@plt>
  402b5c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402b60:	add	x1, x1, #0xc37
  402b64:	mov	w2, #0x5                   	// #5
  402b68:	mov	x0, xzr
  402b6c:	bl	401df0 <dcgettext@plt>
  402b70:	mov	x1, x19
  402b74:	bl	401a10 <fputs@plt>
  402b78:	adrp	x1, 405000 <ferror@plt+0x3130>
  402b7c:	add	x1, x1, #0xc69
  402b80:	mov	w2, #0x5                   	// #5
  402b84:	mov	x0, xzr
  402b88:	bl	401df0 <dcgettext@plt>
  402b8c:	mov	x1, x19
  402b90:	bl	401a10 <fputs@plt>
  402b94:	adrp	x1, 405000 <ferror@plt+0x3130>
  402b98:	add	x1, x1, #0xc9c
  402b9c:	mov	w2, #0x5                   	// #5
  402ba0:	mov	x0, xzr
  402ba4:	bl	401df0 <dcgettext@plt>
  402ba8:	mov	x1, x19
  402bac:	bl	401a10 <fputs@plt>
  402bb0:	mov	w0, #0xa                   	// #10
  402bb4:	mov	x1, x19
  402bb8:	bl	401ad0 <fputc@plt>
  402bbc:	adrp	x1, 405000 <ferror@plt+0x3130>
  402bc0:	add	x1, x1, #0xcd1
  402bc4:	mov	w2, #0x5                   	// #5
  402bc8:	mov	x0, xzr
  402bcc:	bl	401df0 <dcgettext@plt>
  402bd0:	mov	x1, x19
  402bd4:	bl	401a10 <fputs@plt>
  402bd8:	adrp	x1, 405000 <ferror@plt+0x3130>
  402bdc:	add	x1, x1, #0xd0d
  402be0:	mov	w2, #0x5                   	// #5
  402be4:	mov	x0, xzr
  402be8:	bl	401df0 <dcgettext@plt>
  402bec:	mov	x1, x19
  402bf0:	bl	401a10 <fputs@plt>
  402bf4:	adrp	x1, 405000 <ferror@plt+0x3130>
  402bf8:	add	x1, x1, #0xd53
  402bfc:	mov	w2, #0x5                   	// #5
  402c00:	mov	x0, xzr
  402c04:	bl	401df0 <dcgettext@plt>
  402c08:	mov	x1, x19
  402c0c:	bl	401a10 <fputs@plt>
  402c10:	mov	w0, #0xa                   	// #10
  402c14:	mov	x1, x19
  402c18:	bl	401ad0 <fputc@plt>
  402c1c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402c20:	add	x1, x1, #0xd9b
  402c24:	mov	w2, #0x5                   	// #5
  402c28:	mov	x0, xzr
  402c2c:	bl	401df0 <dcgettext@plt>
  402c30:	mov	x1, x19
  402c34:	bl	401a10 <fputs@plt>
  402c38:	adrp	x1, 405000 <ferror@plt+0x3130>
  402c3c:	add	x1, x1, #0xe1b
  402c40:	mov	w2, #0x5                   	// #5
  402c44:	mov	x0, xzr
  402c48:	bl	401df0 <dcgettext@plt>
  402c4c:	mov	x1, x19
  402c50:	bl	401a10 <fputs@plt>
  402c54:	adrp	x1, 405000 <ferror@plt+0x3130>
  402c58:	add	x1, x1, #0xe65
  402c5c:	mov	w2, #0x5                   	// #5
  402c60:	mov	x0, xzr
  402c64:	bl	401df0 <dcgettext@plt>
  402c68:	mov	x1, x19
  402c6c:	bl	401a10 <fputs@plt>
  402c70:	adrp	x1, 405000 <ferror@plt+0x3130>
  402c74:	add	x1, x1, #0xedb
  402c78:	mov	w2, #0x5                   	// #5
  402c7c:	mov	x0, xzr
  402c80:	bl	401df0 <dcgettext@plt>
  402c84:	mov	x1, x19
  402c88:	bl	401a10 <fputs@plt>
  402c8c:	adrp	x1, 405000 <ferror@plt+0x3130>
  402c90:	add	x1, x1, #0xf28
  402c94:	mov	w2, #0x5                   	// #5
  402c98:	mov	x0, xzr
  402c9c:	bl	401df0 <dcgettext@plt>
  402ca0:	mov	x1, x19
  402ca4:	bl	401a10 <fputs@plt>
  402ca8:	mov	w0, #0xa                   	// #10
  402cac:	mov	x1, x19
  402cb0:	bl	401ad0 <fputc@plt>
  402cb4:	adrp	x1, 405000 <ferror@plt+0x3130>
  402cb8:	add	x1, x1, #0xf73
  402cbc:	mov	w2, #0x5                   	// #5
  402cc0:	mov	x0, xzr
  402cc4:	bl	401df0 <dcgettext@plt>
  402cc8:	mov	x1, x19
  402ccc:	bl	401a10 <fputs@plt>
  402cd0:	adrp	x1, 405000 <ferror@plt+0x3130>
  402cd4:	add	x1, x1, #0xfbb
  402cd8:	mov	w2, #0x5                   	// #5
  402cdc:	mov	x0, xzr
  402ce0:	bl	401df0 <dcgettext@plt>
  402ce4:	mov	x1, x19
  402ce8:	bl	401a10 <fputs@plt>
  402cec:	adrp	x1, 405000 <ferror@plt+0x3130>
  402cf0:	add	x1, x1, #0xff2
  402cf4:	mov	w2, #0x5                   	// #5
  402cf8:	mov	x0, xzr
  402cfc:	bl	401df0 <dcgettext@plt>
  402d00:	mov	x1, x19
  402d04:	bl	401a10 <fputs@plt>
  402d08:	adrp	x1, 406000 <ferror@plt+0x4130>
  402d0c:	add	x1, x1, #0x28
  402d10:	mov	w2, #0x5                   	// #5
  402d14:	mov	x0, xzr
  402d18:	bl	401df0 <dcgettext@plt>
  402d1c:	mov	x1, x19
  402d20:	bl	401a10 <fputs@plt>
  402d24:	mov	w0, #0xa                   	// #10
  402d28:	mov	x1, x19
  402d2c:	bl	401ad0 <fputc@plt>
  402d30:	adrp	x1, 406000 <ferror@plt+0x4130>
  402d34:	add	x1, x1, #0x7b
  402d38:	mov	w2, #0x5                   	// #5
  402d3c:	mov	x0, xzr
  402d40:	bl	401df0 <dcgettext@plt>
  402d44:	adrp	x1, 406000 <ferror@plt+0x4130>
  402d48:	mov	x19, x0
  402d4c:	add	x1, x1, #0x9c
  402d50:	mov	w2, #0x5                   	// #5
  402d54:	mov	x0, xzr
  402d58:	bl	401df0 <dcgettext@plt>
  402d5c:	mov	x4, x0
  402d60:	adrp	x0, 406000 <ferror@plt+0x4130>
  402d64:	adrp	x1, 406000 <ferror@plt+0x4130>
  402d68:	adrp	x3, 406000 <ferror@plt+0x4130>
  402d6c:	add	x0, x0, #0x5e
  402d70:	add	x1, x1, #0x6f
  402d74:	add	x3, x3, #0x8d
  402d78:	mov	x2, x19
  402d7c:	bl	401e30 <printf@plt>
  402d80:	adrp	x1, 406000 <ferror@plt+0x4130>
  402d84:	add	x1, x1, #0xac
  402d88:	mov	w2, #0x5                   	// #5
  402d8c:	mov	x0, xzr
  402d90:	bl	401df0 <dcgettext@plt>
  402d94:	adrp	x1, 406000 <ferror@plt+0x4130>
  402d98:	add	x1, x1, #0xc7
  402d9c:	bl	401e30 <printf@plt>
  402da0:	mov	w0, wzr
  402da4:	bl	401a20 <exit@plt>
  402da8:	sub	sp, sp, #0x40
  402dac:	stp	x29, x30, [sp, #16]
  402db0:	stp	x22, x21, [sp, #32]
  402db4:	stp	x20, x19, [sp, #48]
  402db8:	add	x29, sp, #0x10
  402dbc:	mov	x21, x1
  402dc0:	mov	x22, x0
  402dc4:	bl	401b60 <getpid@plt>
  402dc8:	mov	w19, w0
  402dcc:	bl	4032ac <ferror@plt+0x13dc>
  402dd0:	mov	x20, x0
  402dd4:	mov	x0, x21
  402dd8:	bl	401ab0 <pipe@plt>
  402ddc:	tbnz	w0, #31, 402e18 <ferror@plt+0xf48>
  402de0:	bl	401b00 <fork@plt>
  402de4:	str	w0, [x22]
  402de8:	cbz	w0, 402e24 <ferror@plt+0xf54>
  402dec:	cmn	w0, #0x1
  402df0:	b.eq	402e60 <ferror@plt+0xf90>  // b.none
  402df4:	ldr	w0, [x21]
  402df8:	bl	401c30 <close@plt>
  402dfc:	mov	w8, #0xffffffff            	// #-1
  402e00:	str	w8, [x21]
  402e04:	ldp	x20, x19, [sp, #48]
  402e08:	ldp	x22, x21, [sp, #32]
  402e0c:	ldp	x29, x30, [sp, #16]
  402e10:	add	sp, sp, #0x40
  402e14:	ret
  402e18:	adrp	x1, 406000 <ferror@plt+0x4130>
  402e1c:	add	x1, x1, #0xd2
  402e20:	b	402e68 <ferror@plt+0xf98>
  402e24:	ldr	w0, [x21, #4]
  402e28:	bl	401c30 <close@plt>
  402e2c:	ldr	w0, [x21]
  402e30:	mov	w8, #0xffffffff            	// #-1
  402e34:	sub	x1, x29, #0x4
  402e38:	str	w8, [x21, #4]
  402e3c:	bl	403324 <ferror@plt+0x1454>
  402e40:	cmp	x0, #0x1
  402e44:	b.eq	402e80 <ferror@plt+0xfb0>  // b.none
  402e48:	ldurb	w8, [x29, #-4]
  402e4c:	cmp	w8, #0x6
  402e50:	b.eq	402e80 <ferror@plt+0xfb0>  // b.none
  402e54:	adrp	x1, 406000 <ferror@plt+0x4130>
  402e58:	add	x1, x1, #0xde
  402e5c:	b	402e68 <ferror@plt+0xf98>
  402e60:	adrp	x1, 405000 <ferror@plt+0x3130>
  402e64:	add	x1, x1, #0x87d
  402e68:	mov	w2, #0x5                   	// #5
  402e6c:	mov	x0, xzr
  402e70:	bl	401df0 <dcgettext@plt>
  402e74:	mov	x1, x0
  402e78:	mov	w0, #0x1                   	// #1
  402e7c:	bl	401eb0 <err@plt>
  402e80:	mov	w0, w19
  402e84:	bl	4032ac <ferror@plt+0x13dc>
  402e88:	cmp	x0, x20
  402e8c:	b.ne	402e98 <ferror@plt+0xfc8>  // b.any
  402e90:	mov	w0, #0x1                   	// #1
  402e94:	bl	401a20 <exit@plt>
  402e98:	mov	w0, w19
  402e9c:	bl	402f4c <ferror@plt+0x107c>
  402ea0:	mov	w0, wzr
  402ea4:	bl	401a20 <exit@plt>
  402ea8:	stp	x29, x30, [sp, #-48]!
  402eac:	stp	x22, x21, [sp, #16]
  402eb0:	stp	x20, x19, [sp, #32]
  402eb4:	mov	x19, x2
  402eb8:	mov	x20, x1
  402ebc:	mov	w21, w0
  402ec0:	mov	x29, sp
  402ec4:	cbz	x19, 402f38 <ferror@plt+0x1068>
  402ec8:	bl	401e50 <__errno_location@plt>
  402ecc:	mov	x22, x0
  402ed0:	str	wzr, [x0]
  402ed4:	mov	w0, w21
  402ed8:	mov	x1, x20
  402edc:	mov	x2, x19
  402ee0:	bl	401c50 <write@plt>
  402ee4:	cmp	x0, #0x1
  402ee8:	b.lt	402f14 <ferror@plt+0x1044>  // b.tstop
  402eec:	subs	x19, x19, x0
  402ef0:	add	x8, x20, x0
  402ef4:	csel	x20, x20, x8, eq  // eq = none
  402ef8:	ldr	w8, [x22]
  402efc:	cmp	w8, #0xb
  402f00:	b.ne	402f08 <ferror@plt+0x1038>  // b.any
  402f04:	bl	4033d4 <ferror@plt+0x1504>
  402f08:	mov	w8, #0x1                   	// #1
  402f0c:	tbnz	w8, #0, 402ec4 <ferror@plt+0xff4>
  402f10:	b	402f30 <ferror@plt+0x1060>
  402f14:	ldr	w8, [x22]
  402f18:	cmp	w8, #0xb
  402f1c:	b.eq	402ef8 <ferror@plt+0x1028>  // b.none
  402f20:	cmp	w8, #0x4
  402f24:	b.eq	402ef8 <ferror@plt+0x1028>  // b.none
  402f28:	mov	w8, wzr
  402f2c:	tbnz	w8, #0, 402ec4 <ferror@plt+0xff4>
  402f30:	mov	w0, #0xffffffff            	// #-1
  402f34:	b	402f3c <ferror@plt+0x106c>
  402f38:	mov	w0, wzr
  402f3c:	ldp	x20, x19, [sp, #32]
  402f40:	ldp	x22, x21, [sp, #16]
  402f44:	ldp	x29, x30, [sp], #48
  402f48:	ret
  402f4c:	stp	x29, x30, [sp, #-48]!
  402f50:	stp	x28, x21, [sp, #16]
  402f54:	stp	x20, x19, [sp, #32]
  402f58:	mov	x29, sp
  402f5c:	sub	sp, sp, #0x1, lsl #12
  402f60:	adrp	x8, 417000 <ferror@plt+0x15130>
  402f64:	ldr	x4, [x8, #680]
  402f68:	cbz	x4, 402ff0 <ferror@plt+0x1120>
  402f6c:	adrp	x21, 417000 <ferror@plt+0x15130>
  402f70:	adrp	x20, 406000 <ferror@plt+0x4130>
  402f74:	mov	w19, w0
  402f78:	add	x21, x21, #0x2b0
  402f7c:	add	x20, x20, #0x111
  402f80:	b	402f90 <ferror@plt+0x10c0>
  402f84:	ldr	x4, [x21, #16]
  402f88:	add	x21, x21, #0x18
  402f8c:	cbz	x4, 402ff0 <ferror@plt+0x1120>
  402f90:	ldr	x8, [x21]
  402f94:	cbz	x8, 402f84 <ferror@plt+0x10b4>
  402f98:	mov	x0, sp
  402f9c:	mov	w1, #0x1000                	// #4096
  402fa0:	mov	x2, x20
  402fa4:	mov	w3, w19
  402fa8:	bl	401b10 <snprintf@plt>
  402fac:	ldr	x1, [x21]
  402fb0:	mov	x0, sp
  402fb4:	mov	w3, #0x1000                	// #4096
  402fb8:	mov	x2, xzr
  402fbc:	mov	x4, xzr
  402fc0:	bl	401a40 <mount@plt>
  402fc4:	cbz	w0, 402f84 <ferror@plt+0x10b4>
  402fc8:	adrp	x1, 406000 <ferror@plt+0x4130>
  402fcc:	add	x1, x1, #0x11d
  402fd0:	mov	w2, #0x5                   	// #5
  402fd4:	mov	x0, xzr
  402fd8:	bl	401df0 <dcgettext@plt>
  402fdc:	ldr	x3, [x21]
  402fe0:	mov	x1, x0
  402fe4:	mov	x2, sp
  402fe8:	mov	w0, #0x1                   	// #1
  402fec:	bl	401eb0 <err@plt>
  402ff0:	add	sp, sp, #0x1, lsl #12
  402ff4:	ldp	x20, x19, [sp, #32]
  402ff8:	ldp	x28, x21, [sp, #16]
  402ffc:	ldp	x29, x30, [sp], #48
  403000:	ret
  403004:	stp	x29, x30, [sp, #-32]!
  403008:	cmp	w0, #0x1
  40300c:	stp	x20, x19, [sp, #16]
  403010:	mov	x29, sp
  403014:	b.hi	403078 <ferror@plt+0x11a8>  // b.pmore
  403018:	mov	w20, w0
  40301c:	adrp	x0, 406000 <ferror@plt+0x4130>
  403020:	add	x0, x0, #0x133
  403024:	mov	w1, #0x1                   	// #1
  403028:	bl	401b90 <open@plt>
  40302c:	tbnz	w0, #31, 403068 <ferror@plt+0x1198>
  403030:	adrp	x8, 405000 <ferror@plt+0x3130>
  403034:	add	x8, x8, #0x6b0
  403038:	ldr	x20, [x8, w20, sxtw #3]
  40303c:	mov	w19, w0
  403040:	mov	x0, x20
  403044:	bl	401a00 <strlen@plt>
  403048:	mov	x2, x0
  40304c:	mov	w0, w19
  403050:	mov	x1, x20
  403054:	bl	402ea8 <ferror@plt+0xfd8>
  403058:	cbnz	w0, 403084 <ferror@plt+0x11b4>
  40305c:	mov	w0, w19
  403060:	bl	401c30 <close@plt>
  403064:	b	403078 <ferror@plt+0x11a8>
  403068:	bl	401e50 <__errno_location@plt>
  40306c:	ldr	w8, [x0]
  403070:	cmp	w8, #0x2
  403074:	b.ne	403090 <ferror@plt+0x11c0>  // b.any
  403078:	ldp	x20, x19, [sp, #16]
  40307c:	ldp	x29, x30, [sp], #32
  403080:	ret
  403084:	adrp	x1, 406000 <ferror@plt+0x4130>
  403088:	add	x1, x1, #0x157
  40308c:	b	403098 <ferror@plt+0x11c8>
  403090:	adrp	x1, 406000 <ferror@plt+0x4130>
  403094:	add	x1, x1, #0x148
  403098:	mov	w2, #0x5                   	// #5
  40309c:	mov	x0, xzr
  4030a0:	bl	401df0 <dcgettext@plt>
  4030a4:	adrp	x2, 406000 <ferror@plt+0x4130>
  4030a8:	mov	x1, x0
  4030ac:	add	x2, x2, #0x133
  4030b0:	mov	w0, #0x1                   	// #1
  4030b4:	bl	401eb0 <err@plt>
  4030b8:	sub	sp, sp, #0x40
  4030bc:	stp	x22, x21, [sp, #32]
  4030c0:	mov	w22, w1
  4030c4:	mov	w1, #0x1                   	// #1
  4030c8:	stp	x29, x30, [sp, #16]
  4030cc:	stp	x20, x19, [sp, #48]
  4030d0:	add	x29, sp, #0x10
  4030d4:	mov	w21, w2
  4030d8:	mov	x19, x0
  4030dc:	bl	401b90 <open@plt>
  4030e0:	tbnz	w0, #31, 40313c <ferror@plt+0x126c>
  4030e4:	mov	w20, w0
  4030e8:	add	x0, sp, #0x8
  4030ec:	mov	w2, w22
  4030f0:	mov	w3, w21
  4030f4:	bl	403404 <ferror@plt+0x1534>
  4030f8:	ldr	x21, [sp, #8]
  4030fc:	mov	x0, x21
  403100:	bl	401a00 <strlen@plt>
  403104:	mov	x2, x0
  403108:	mov	w0, w20
  40310c:	mov	x1, x21
  403110:	bl	402ea8 <ferror@plt+0xfd8>
  403114:	cbnz	w0, 403148 <ferror@plt+0x1278>
  403118:	ldr	x0, [sp, #8]
  40311c:	bl	401d10 <free@plt>
  403120:	mov	w0, w20
  403124:	bl	401c30 <close@plt>
  403128:	ldp	x20, x19, [sp, #48]
  40312c:	ldp	x22, x21, [sp, #32]
  403130:	ldp	x29, x30, [sp, #16]
  403134:	add	sp, sp, #0x40
  403138:	ret
  40313c:	adrp	x1, 406000 <ferror@plt+0x4130>
  403140:	add	x1, x1, #0x148
  403144:	b	403150 <ferror@plt+0x1280>
  403148:	adrp	x1, 406000 <ferror@plt+0x4130>
  40314c:	add	x1, x1, #0x157
  403150:	mov	w2, #0x5                   	// #5
  403154:	mov	x0, xzr
  403158:	bl	401df0 <dcgettext@plt>
  40315c:	mov	x1, x0
  403160:	mov	w0, #0x1                   	// #1
  403164:	mov	x2, x19
  403168:	bl	401eb0 <err@plt>
  40316c:	stp	x29, x30, [sp, #-16]!
  403170:	mov	x29, sp
  403174:	cbz	x0, 40319c <ferror@plt+0x12cc>
  403178:	mov	x3, x0
  40317c:	adrp	x0, 405000 <ferror@plt+0x3130>
  403180:	adrp	x1, 405000 <ferror@plt+0x3130>
  403184:	add	x0, x0, #0x997
  403188:	add	x1, x1, #0x980
  40318c:	mov	x2, xzr
  403190:	mov	x4, xzr
  403194:	bl	401a40 <mount@plt>
  403198:	cbnz	w0, 4031a4 <ferror@plt+0x12d4>
  40319c:	ldp	x29, x30, [sp], #16
  4031a0:	ret
  4031a4:	adrp	x1, 406000 <ferror@plt+0x4130>
  4031a8:	add	x1, x1, #0x186
  4031ac:	mov	w2, #0x5                   	// #5
  4031b0:	mov	x0, xzr
  4031b4:	bl	401df0 <dcgettext@plt>
  4031b8:	mov	x1, x0
  4031bc:	mov	w0, #0x1                   	// #1
  4031c0:	bl	401eb0 <err@plt>
  4031c4:	stp	x29, x30, [sp, #-32]!
  4031c8:	adrp	x8, 417000 <ferror@plt+0x15130>
  4031cc:	ldr	x0, [x8, #896]
  4031d0:	str	x19, [sp, #16]
  4031d4:	mov	x29, sp
  4031d8:	bl	403240 <ferror@plt+0x1370>
  4031dc:	cbz	w0, 4031f0 <ferror@plt+0x1320>
  4031e0:	bl	401e50 <__errno_location@plt>
  4031e4:	ldr	w8, [x0]
  4031e8:	cmp	w8, #0x20
  4031ec:	b.ne	40320c <ferror@plt+0x133c>  // b.any
  4031f0:	adrp	x8, 417000 <ferror@plt+0x15130>
  4031f4:	ldr	x0, [x8, #872]
  4031f8:	bl	403240 <ferror@plt+0x1370>
  4031fc:	cbnz	w0, 40322c <ferror@plt+0x135c>
  403200:	ldr	x19, [sp, #16]
  403204:	ldp	x29, x30, [sp], #32
  403208:	ret
  40320c:	adrp	x1, 405000 <ferror@plt+0x3130>
  403210:	add	x1, x1, #0xa28
  403214:	mov	w2, #0x5                   	// #5
  403218:	mov	x0, xzr
  40321c:	mov	w19, w8
  403220:	bl	401df0 <dcgettext@plt>
  403224:	cbnz	w19, 403234 <ferror@plt+0x1364>
  403228:	bl	401dc0 <warnx@plt>
  40322c:	mov	w0, #0x1                   	// #1
  403230:	bl	4019d0 <_exit@plt>
  403234:	bl	401cd0 <warn@plt>
  403238:	mov	w0, #0x1                   	// #1
  40323c:	bl	4019d0 <_exit@plt>
  403240:	stp	x29, x30, [sp, #-32]!
  403244:	stp	x20, x19, [sp, #16]
  403248:	mov	x29, sp
  40324c:	mov	x20, x0
  403250:	bl	401e50 <__errno_location@plt>
  403254:	mov	x19, x0
  403258:	str	wzr, [x0]
  40325c:	mov	x0, x20
  403260:	bl	401ed0 <ferror@plt>
  403264:	cbnz	w0, 403274 <ferror@plt+0x13a4>
  403268:	mov	x0, x20
  40326c:	bl	401d90 <fflush@plt>
  403270:	cbz	w0, 40328c <ferror@plt+0x13bc>
  403274:	ldr	w8, [x19]
  403278:	cmp	w8, #0x9
  40327c:	csetm	w0, ne  // ne = any
  403280:	ldp	x20, x19, [sp, #16]
  403284:	ldp	x29, x30, [sp], #32
  403288:	ret
  40328c:	mov	x0, x20
  403290:	bl	401b40 <fileno@plt>
  403294:	tbnz	w0, #31, 403274 <ferror@plt+0x13a4>
  403298:	bl	401a30 <dup@plt>
  40329c:	tbnz	w0, #31, 403274 <ferror@plt+0x13a4>
  4032a0:	bl	401c30 <close@plt>
  4032a4:	cbnz	w0, 403274 <ferror@plt+0x13a4>
  4032a8:	b	403280 <ferror@plt+0x13b0>
  4032ac:	stp	x29, x30, [sp, #-32]!
  4032b0:	str	x28, [sp, #16]
  4032b4:	mov	x29, sp
  4032b8:	sub	sp, sp, #0x1, lsl #12
  4032bc:	sub	sp, sp, #0x80
  4032c0:	adrp	x2, 406000 <ferror@plt+0x4130>
  4032c4:	mov	w3, w0
  4032c8:	add	x2, x2, #0xf2
  4032cc:	mov	x0, sp
  4032d0:	mov	w1, #0x1000                	// #4096
  4032d4:	bl	401b10 <snprintf@plt>
  4032d8:	mov	x0, sp
  4032dc:	sub	x1, x29, #0x80
  4032e0:	bl	4052a8 <ferror@plt+0x33d8>
  4032e4:	cbnz	w0, 403300 <ferror@plt+0x1430>
  4032e8:	ldur	x0, [x29, #-120]
  4032ec:	add	sp, sp, #0x1, lsl #12
  4032f0:	add	sp, sp, #0x80
  4032f4:	ldr	x28, [sp, #16]
  4032f8:	ldp	x29, x30, [sp], #32
  4032fc:	ret
  403300:	adrp	x1, 406000 <ferror@plt+0x4130>
  403304:	add	x1, x1, #0x102
  403308:	mov	w2, #0x5                   	// #5
  40330c:	mov	x0, xzr
  403310:	bl	401df0 <dcgettext@plt>
  403314:	mov	x1, x0
  403318:	mov	x2, sp
  40331c:	mov	w0, #0x1                   	// #1
  403320:	bl	401eb0 <err@plt>
  403324:	stp	x29, x30, [sp, #-64]!
  403328:	stp	x24, x23, [sp, #16]
  40332c:	stp	x22, x21, [sp, #32]
  403330:	stp	x20, x19, [sp, #48]
  403334:	mov	x20, x1
  403338:	mov	w21, w0
  40333c:	mov	w23, wzr
  403340:	mov	x19, xzr
  403344:	mov	w22, #0x1                   	// #1
  403348:	mov	x29, sp
  40334c:	strb	wzr, [x1]
  403350:	mov	w24, #0x6                   	// #6
  403354:	mov	w0, w21
  403358:	mov	x1, x20
  40335c:	mov	x2, x22
  403360:	bl	401dd0 <read@plt>
  403364:	cmp	x0, #0x0
  403368:	b.gt	40339c <ferror@plt+0x14cc>
  40336c:	tbz	x0, #63, 4033b4 <ferror@plt+0x14e4>
  403370:	bl	401e50 <__errno_location@plt>
  403374:	ldr	w8, [x0]
  403378:	cmp	w8, #0xb
  40337c:	b.eq	403388 <ferror@plt+0x14b8>  // b.none
  403380:	cmp	w8, #0x4
  403384:	b.ne	4033b4 <ferror@plt+0x14e4>  // b.any
  403388:	subs	w24, w24, #0x1
  40338c:	b.eq	4033b4 <ferror@plt+0x14e4>  // b.none
  403390:	bl	4033d4 <ferror@plt+0x1504>
  403394:	tbz	w23, #0, 403354 <ferror@plt+0x1484>
  403398:	b	4033bc <ferror@plt+0x14ec>
  40339c:	subs	x22, x22, x0
  4033a0:	add	x20, x20, x0
  4033a4:	add	x19, x0, x19
  4033a8:	cset	w23, eq  // eq = none
  4033ac:	cbnz	x22, 403350 <ferror@plt+0x1480>
  4033b0:	b	4033bc <ferror@plt+0x14ec>
  4033b4:	cmp	x19, #0x0
  4033b8:	csinv	x19, x19, xzr, ne  // ne = any
  4033bc:	mov	x0, x19
  4033c0:	ldp	x20, x19, [sp, #48]
  4033c4:	ldp	x22, x21, [sp, #32]
  4033c8:	ldp	x24, x23, [sp, #16]
  4033cc:	ldp	x29, x30, [sp], #64
  4033d0:	ret
  4033d4:	sub	sp, sp, #0x20
  4033d8:	mov	w8, #0xb280                	// #45696
  4033dc:	movk	w8, #0xee6, lsl #16
  4033e0:	mov	x0, sp
  4033e4:	mov	x1, xzr
  4033e8:	stp	x29, x30, [sp, #16]
  4033ec:	add	x29, sp, #0x10
  4033f0:	stp	xzr, x8, [sp]
  4033f4:	bl	401d30 <nanosleep@plt>
  4033f8:	ldp	x29, x30, [sp, #16]
  4033fc:	add	sp, sp, #0x20
  403400:	ret
  403404:	sub	sp, sp, #0x100
  403408:	stp	x29, x30, [sp, #240]
  40340c:	add	x29, sp, #0xf0
  403410:	mov	x8, #0xffffffffffffffd0    	// #-48
  403414:	mov	x9, sp
  403418:	sub	x10, x29, #0x70
  40341c:	movk	x8, #0xff80, lsl #32
  403420:	add	x11, x29, #0x10
  403424:	add	x9, x9, #0x80
  403428:	add	x10, x10, #0x30
  40342c:	stp	x9, x8, [x29, #-16]
  403430:	stp	x11, x10, [x29, #-32]
  403434:	stp	x2, x3, [x29, #-112]
  403438:	stp	x4, x5, [x29, #-96]
  40343c:	stp	x6, x7, [x29, #-80]
  403440:	stp	q1, q2, [sp, #16]
  403444:	str	q0, [sp]
  403448:	ldp	q0, q1, [x29, #-32]
  40344c:	adrp	x1, 406000 <ferror@plt+0x4130>
  403450:	add	x1, x1, #0x167
  403454:	sub	x2, x29, #0x40
  403458:	stp	q3, q4, [sp, #48]
  40345c:	stp	q5, q6, [sp, #80]
  403460:	str	q7, [sp, #112]
  403464:	stp	q0, q1, [x29, #-64]
  403468:	bl	401d40 <vasprintf@plt>
  40346c:	tbnz	w0, #31, 40347c <ferror@plt+0x15ac>
  403470:	ldp	x29, x30, [sp, #240]
  403474:	add	sp, sp, #0x100
  403478:	ret
  40347c:	adrp	x1, 406000 <ferror@plt+0x4130>
  403480:	add	x1, x1, #0x16f
  403484:	mov	w0, #0x1                   	// #1
  403488:	bl	401eb0 <err@plt>
  40348c:	adrp	x8, 417000 <ferror@plt+0x15130>
  403490:	str	w0, [x8, #864]
  403494:	ret
  403498:	sub	sp, sp, #0x80
  40349c:	stp	x29, x30, [sp, #32]
  4034a0:	stp	x28, x27, [sp, #48]
  4034a4:	stp	x26, x25, [sp, #64]
  4034a8:	stp	x24, x23, [sp, #80]
  4034ac:	stp	x22, x21, [sp, #96]
  4034b0:	stp	x20, x19, [sp, #112]
  4034b4:	add	x29, sp, #0x20
  4034b8:	str	xzr, [x1]
  4034bc:	cbz	x0, 4034f8 <ferror@plt+0x1628>
  4034c0:	ldrb	w8, [x0]
  4034c4:	mov	x21, x0
  4034c8:	cbz	w8, 4034f8 <ferror@plt+0x1628>
  4034cc:	mov	x20, x2
  4034d0:	mov	x19, x1
  4034d4:	bl	401ce0 <__ctype_b_loc@plt>
  4034d8:	ldr	x8, [x0]
  4034dc:	mov	x23, x0
  4034e0:	mov	x9, x21
  4034e4:	ldrb	w10, [x9], #1
  4034e8:	ldrh	w11, [x8, x10, lsl #1]
  4034ec:	tbnz	w11, #13, 4034e4 <ferror@plt+0x1614>
  4034f0:	cmp	w10, #0x2d
  4034f4:	b.ne	403510 <ferror@plt+0x1640>  // b.any
  4034f8:	mov	w21, #0xffffffea            	// #-22
  4034fc:	tbz	w21, #31, 40373c <ferror@plt+0x186c>
  403500:	neg	w19, w21
  403504:	bl	401e50 <__errno_location@plt>
  403508:	str	w19, [x0]
  40350c:	b	40373c <ferror@plt+0x186c>
  403510:	bl	401e50 <__errno_location@plt>
  403514:	mov	x25, x0
  403518:	str	wzr, [x0]
  40351c:	sub	x1, x29, #0x8
  403520:	mov	x0, x21
  403524:	mov	w2, wzr
  403528:	stur	xzr, [x29, #-8]
  40352c:	bl	401c60 <strtoumax@plt>
  403530:	ldur	x24, [x29, #-8]
  403534:	str	x0, [sp, #16]
  403538:	cmp	x24, x21
  40353c:	b.eq	403554 <ferror@plt+0x1684>  // b.none
  403540:	add	x8, x0, #0x1
  403544:	cmp	x8, #0x1
  403548:	b.hi	40356c <ferror@plt+0x169c>  // b.pmore
  40354c:	ldr	w8, [x25]
  403550:	cbz	w8, 40356c <ferror@plt+0x169c>
  403554:	ldr	w8, [x25]
  403558:	mov	w9, #0xffffffea            	// #-22
  40355c:	cmp	w8, #0x0
  403560:	csneg	w21, w9, w8, eq  // eq = none
  403564:	tbz	w21, #31, 40373c <ferror@plt+0x186c>
  403568:	b	403500 <ferror@plt+0x1630>
  40356c:	cbz	x24, 40372c <ferror@plt+0x185c>
  403570:	ldrb	w8, [x24]
  403574:	cbz	w8, 40372c <ferror@plt+0x185c>
  403578:	mov	w28, wzr
  40357c:	mov	w21, wzr
  403580:	mov	x22, xzr
  403584:	b	40359c <ferror@plt+0x16cc>
  403588:	mov	x27, xzr
  40358c:	cbz	x22, 403624 <ferror@plt+0x1754>
  403590:	mov	w21, #0xffffffea            	// #-22
  403594:	mov	w8, wzr
  403598:	tbz	wzr, #0, 403738 <ferror@plt+0x1868>
  40359c:	ldrb	w8, [x24, #1]
  4035a0:	cmp	w8, #0x61
  4035a4:	b.le	4035e4 <ferror@plt+0x1714>
  4035a8:	cmp	w8, #0x62
  4035ac:	b.eq	4035ec <ferror@plt+0x171c>  // b.none
  4035b0:	cmp	w8, #0x69
  4035b4:	b.ne	4035f8 <ferror@plt+0x1728>  // b.any
  4035b8:	ldrb	w9, [x24, #2]
  4035bc:	orr	w9, w9, #0x20
  4035c0:	cmp	w9, #0x62
  4035c4:	b.ne	4035d0 <ferror@plt+0x1700>  // b.any
  4035c8:	ldrb	w9, [x24, #3]
  4035cc:	cbz	w9, 403760 <ferror@plt+0x1890>
  4035d0:	cmp	w8, #0x42
  4035d4:	b.eq	4035ec <ferror@plt+0x171c>  // b.none
  4035d8:	cmp	w8, #0x62
  4035dc:	b.ne	4035f4 <ferror@plt+0x1724>  // b.any
  4035e0:	b	4035ec <ferror@plt+0x171c>
  4035e4:	cmp	w8, #0x42
  4035e8:	b.ne	4035f4 <ferror@plt+0x1724>  // b.any
  4035ec:	ldrb	w9, [x24, #2]
  4035f0:	cbz	w9, 403768 <ferror@plt+0x1898>
  4035f4:	cbz	w8, 403760 <ferror@plt+0x1890>
  4035f8:	bl	401b20 <localeconv@plt>
  4035fc:	cbz	x0, 40360c <ferror@plt+0x173c>
  403600:	ldr	x26, [x0]
  403604:	cbnz	x26, 403614 <ferror@plt+0x1744>
  403608:	b	403588 <ferror@plt+0x16b8>
  40360c:	mov	x26, xzr
  403610:	cbz	x26, 403588 <ferror@plt+0x16b8>
  403614:	mov	x0, x26
  403618:	bl	401a00 <strlen@plt>
  40361c:	mov	x27, x0
  403620:	cbnz	x22, 403590 <ferror@plt+0x16c0>
  403624:	mov	w8, wzr
  403628:	cbz	x26, 4036a4 <ferror@plt+0x17d4>
  40362c:	ldrb	w9, [x24]
  403630:	cbz	w9, 4036b0 <ferror@plt+0x17e0>
  403634:	mov	x0, x26
  403638:	mov	x1, x24
  40363c:	mov	x2, x27
  403640:	bl	401bb0 <strncmp@plt>
  403644:	cbnz	w0, 403590 <ferror@plt+0x16c0>
  403648:	add	x24, x24, x27
  40364c:	ldrb	w8, [x24]
  403650:	cmp	w8, #0x30
  403654:	b.ne	403668 <ferror@plt+0x1798>  // b.any
  403658:	ldrb	w8, [x24, #1]!
  40365c:	add	w28, w28, #0x1
  403660:	cmp	w8, #0x30
  403664:	b.eq	403658 <ferror@plt+0x1788>  // b.none
  403668:	ldr	x9, [x23]
  40366c:	sxtb	x8, w8
  403670:	ldrh	w8, [x9, x8, lsl #1]
  403674:	tbnz	w8, #11, 4036bc <ferror@plt+0x17ec>
  403678:	mov	x22, xzr
  40367c:	stur	x24, [x29, #-8]
  403680:	cbz	x22, 403694 <ferror@plt+0x17c4>
  403684:	ldur	x8, [x29, #-8]
  403688:	cbz	x8, 403714 <ferror@plt+0x1844>
  40368c:	ldrb	w8, [x8]
  403690:	cbz	w8, 403720 <ferror@plt+0x1850>
  403694:	ldur	x24, [x29, #-8]
  403698:	mov	w8, #0x1                   	// #1
  40369c:	tbnz	w8, #0, 40359c <ferror@plt+0x16cc>
  4036a0:	b	403738 <ferror@plt+0x1868>
  4036a4:	mov	w21, #0xffffffea            	// #-22
  4036a8:	tbnz	w8, #0, 40359c <ferror@plt+0x16cc>
  4036ac:	b	403738 <ferror@plt+0x1868>
  4036b0:	mov	w21, #0xffffffea            	// #-22
  4036b4:	tbnz	w8, #0, 40359c <ferror@plt+0x16cc>
  4036b8:	b	403738 <ferror@plt+0x1868>
  4036bc:	sub	x1, x29, #0x8
  4036c0:	mov	x0, x24
  4036c4:	mov	w2, wzr
  4036c8:	str	wzr, [x25]
  4036cc:	stur	xzr, [x29, #-8]
  4036d0:	bl	401c60 <strtoumax@plt>
  4036d4:	ldur	x8, [x29, #-8]
  4036d8:	mov	x22, x0
  4036dc:	cmp	x8, x24
  4036e0:	b.eq	4036f8 <ferror@plt+0x1828>  // b.none
  4036e4:	add	x8, x22, #0x1
  4036e8:	cmp	x8, #0x1
  4036ec:	b.hi	403680 <ferror@plt+0x17b0>  // b.pmore
  4036f0:	ldr	w8, [x25]
  4036f4:	cbz	w8, 403680 <ferror@plt+0x17b0>
  4036f8:	ldr	w9, [x25]
  4036fc:	mov	w10, #0xffffffea            	// #-22
  403700:	mov	w8, wzr
  403704:	cmp	w9, #0x0
  403708:	csneg	w21, w10, w9, eq  // eq = none
  40370c:	tbnz	w8, #0, 40359c <ferror@plt+0x16cc>
  403710:	b	403738 <ferror@plt+0x1868>
  403714:	mov	w21, #0xffffffea            	// #-22
  403718:	tbnz	w8, #0, 40359c <ferror@plt+0x16cc>
  40371c:	b	403738 <ferror@plt+0x1868>
  403720:	mov	w21, #0xffffffea            	// #-22
  403724:	tbnz	w8, #0, 40359c <ferror@plt+0x16cc>
  403728:	b	403738 <ferror@plt+0x1868>
  40372c:	mov	w21, wzr
  403730:	ldr	x8, [sp, #16]
  403734:	str	x8, [x19]
  403738:	tbnz	w21, #31, 403500 <ferror@plt+0x1630>
  40373c:	mov	w0, w21
  403740:	ldp	x20, x19, [sp, #112]
  403744:	ldp	x22, x21, [sp, #96]
  403748:	ldp	x24, x23, [sp, #80]
  40374c:	ldp	x26, x25, [sp, #64]
  403750:	ldp	x28, x27, [sp, #48]
  403754:	ldp	x29, x30, [sp, #32]
  403758:	add	sp, sp, #0x80
  40375c:	ret
  403760:	mov	w23, #0x400                 	// #1024
  403764:	b	40376c <ferror@plt+0x189c>
  403768:	mov	w23, #0x3e8                 	// #1000
  40376c:	ldrsb	w24, [x24]
  403770:	adrp	x21, 406000 <ferror@plt+0x4130>
  403774:	add	x21, x21, #0x1bc
  403778:	mov	w2, #0x9                   	// #9
  40377c:	mov	x0, x21
  403780:	mov	w1, w24
  403784:	bl	401de0 <memchr@plt>
  403788:	cbnz	x0, 4037a8 <ferror@plt+0x18d8>
  40378c:	adrp	x21, 406000 <ferror@plt+0x4130>
  403790:	add	x21, x21, #0x1c5
  403794:	mov	w2, #0x9                   	// #9
  403798:	mov	x0, x21
  40379c:	mov	w1, w24
  4037a0:	bl	401de0 <memchr@plt>
  4037a4:	cbz	x0, 4034f8 <ferror@plt+0x1628>
  4037a8:	sub	w8, w0, w21
  4037ac:	add	w24, w8, #0x1
  4037b0:	add	x0, sp, #0x10
  4037b4:	mov	w1, w23
  4037b8:	mov	w2, w24
  4037bc:	bl	40387c <ferror@plt+0x19ac>
  4037c0:	mov	w21, w0
  4037c4:	cbz	x20, 4037cc <ferror@plt+0x18fc>
  4037c8:	str	w24, [x20]
  4037cc:	cbz	x22, 403730 <ferror@plt+0x1860>
  4037d0:	cbz	w24, 403730 <ferror@plt+0x1860>
  4037d4:	mov	w8, #0x1                   	// #1
  4037d8:	add	x0, sp, #0x8
  4037dc:	mov	w1, w23
  4037e0:	mov	w2, w24
  4037e4:	str	x8, [sp, #8]
  4037e8:	bl	40387c <ferror@plt+0x19ac>
  4037ec:	mov	w8, #0xa                   	// #10
  4037f0:	cmp	x22, #0xb
  4037f4:	b.cc	403808 <ferror@plt+0x1938>  // b.lo, b.ul, b.last
  4037f8:	add	x8, x8, x8, lsl #2
  4037fc:	lsl	x8, x8, #1
  403800:	cmp	x8, x22
  403804:	b.cc	4037f8 <ferror@plt+0x1928>  // b.lo, b.ul, b.last
  403808:	cmp	w28, #0x1
  40380c:	b.lt	403820 <ferror@plt+0x1950>  // b.tstop
  403810:	add	x8, x8, x8, lsl #2
  403814:	subs	w28, w28, #0x1
  403818:	lsl	x8, x8, #1
  40381c:	b.ne	403810 <ferror@plt+0x1940>  // b.any
  403820:	ldp	x10, x9, [sp, #8]
  403824:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  403828:	mov	w13, #0x1                   	// #1
  40382c:	movk	x11, #0xcccd
  403830:	mov	w12, #0xa                   	// #10
  403834:	b	403848 <ferror@plt+0x1978>
  403838:	cmp	x22, #0x9
  40383c:	mov	x22, x14
  403840:	mov	x13, x15
  403844:	b.ls	403874 <ferror@plt+0x19a4>  // b.plast
  403848:	umulh	x14, x22, x11
  40384c:	lsr	x14, x14, #3
  403850:	add	x15, x13, x13, lsl #2
  403854:	msub	x16, x14, x12, x22
  403858:	lsl	x15, x15, #1
  40385c:	cbz	x16, 403838 <ferror@plt+0x1968>
  403860:	udiv	x13, x8, x13
  403864:	udiv	x13, x13, x16
  403868:	udiv	x13, x10, x13
  40386c:	add	x9, x9, x13
  403870:	b	403838 <ferror@plt+0x1968>
  403874:	str	x9, [sp, #16]
  403878:	b	403730 <ferror@plt+0x1860>
  40387c:	cbz	w2, 4038a4 <ferror@plt+0x19d4>
  403880:	sxtw	x8, w1
  403884:	ldr	x9, [x0]
  403888:	umulh	x10, x8, x9
  40388c:	cmp	xzr, x10
  403890:	b.ne	4038ac <ferror@plt+0x19dc>  // b.any
  403894:	sub	w2, w2, #0x1
  403898:	mul	x9, x9, x8
  40389c:	str	x9, [x0]
  4038a0:	cbnz	w2, 403884 <ferror@plt+0x19b4>
  4038a4:	mov	w0, wzr
  4038a8:	ret
  4038ac:	mov	w0, #0xffffffde            	// #-34
  4038b0:	ret
  4038b4:	stp	x29, x30, [sp, #-16]!
  4038b8:	mov	x2, xzr
  4038bc:	mov	x29, sp
  4038c0:	bl	403498 <ferror@plt+0x15c8>
  4038c4:	ldp	x29, x30, [sp], #16
  4038c8:	ret
  4038cc:	stp	x29, x30, [sp, #-48]!
  4038d0:	stp	x22, x21, [sp, #16]
  4038d4:	stp	x20, x19, [sp, #32]
  4038d8:	mov	x20, x1
  4038dc:	mov	x19, x0
  4038e0:	mov	x21, x0
  4038e4:	mov	x29, sp
  4038e8:	cbz	x0, 403918 <ferror@plt+0x1a48>
  4038ec:	ldrb	w22, [x19]
  4038f0:	mov	x21, x19
  4038f4:	cbz	w22, 403918 <ferror@plt+0x1a48>
  4038f8:	mov	x21, x19
  4038fc:	bl	401ce0 <__ctype_b_loc@plt>
  403900:	ldr	x8, [x0]
  403904:	and	x9, x22, #0xff
  403908:	ldrh	w8, [x8, x9, lsl #1]
  40390c:	tbz	w8, #11, 403918 <ferror@plt+0x1a48>
  403910:	ldrb	w22, [x21, #1]!
  403914:	cbnz	w22, 4038fc <ferror@plt+0x1a2c>
  403918:	cbz	x20, 403920 <ferror@plt+0x1a50>
  40391c:	str	x21, [x20]
  403920:	cmp	x21, x19
  403924:	b.ls	403938 <ferror@plt+0x1a68>  // b.plast
  403928:	ldrb	w8, [x21]
  40392c:	cmp	w8, #0x0
  403930:	cset	w0, eq  // eq = none
  403934:	b	40393c <ferror@plt+0x1a6c>
  403938:	mov	w0, wzr
  40393c:	ldp	x20, x19, [sp, #32]
  403940:	ldp	x22, x21, [sp, #16]
  403944:	ldp	x29, x30, [sp], #48
  403948:	ret
  40394c:	stp	x29, x30, [sp, #-48]!
  403950:	stp	x22, x21, [sp, #16]
  403954:	stp	x20, x19, [sp, #32]
  403958:	mov	x20, x1
  40395c:	mov	x19, x0
  403960:	mov	x21, x0
  403964:	mov	x29, sp
  403968:	cbz	x0, 403998 <ferror@plt+0x1ac8>
  40396c:	ldrb	w22, [x19]
  403970:	mov	x21, x19
  403974:	cbz	w22, 403998 <ferror@plt+0x1ac8>
  403978:	mov	x21, x19
  40397c:	bl	401ce0 <__ctype_b_loc@plt>
  403980:	ldr	x8, [x0]
  403984:	and	x9, x22, #0xff
  403988:	ldrh	w8, [x8, x9, lsl #1]
  40398c:	tbz	w8, #12, 403998 <ferror@plt+0x1ac8>
  403990:	ldrb	w22, [x21, #1]!
  403994:	cbnz	w22, 40397c <ferror@plt+0x1aac>
  403998:	cbz	x20, 4039a0 <ferror@plt+0x1ad0>
  40399c:	str	x21, [x20]
  4039a0:	cmp	x21, x19
  4039a4:	b.ls	4039b8 <ferror@plt+0x1ae8>  // b.plast
  4039a8:	ldrb	w8, [x21]
  4039ac:	cmp	w8, #0x0
  4039b0:	cset	w0, eq  // eq = none
  4039b4:	b	4039bc <ferror@plt+0x1aec>
  4039b8:	mov	w0, wzr
  4039bc:	ldp	x20, x19, [sp, #32]
  4039c0:	ldp	x22, x21, [sp, #16]
  4039c4:	ldp	x29, x30, [sp], #48
  4039c8:	ret
  4039cc:	sub	sp, sp, #0x100
  4039d0:	stp	x29, x30, [sp, #208]
  4039d4:	add	x29, sp, #0xd0
  4039d8:	mov	x8, #0xffffffffffffffd0    	// #-48
  4039dc:	mov	x9, sp
  4039e0:	sub	x10, x29, #0x50
  4039e4:	stp	x22, x21, [sp, #224]
  4039e8:	stp	x20, x19, [sp, #240]
  4039ec:	mov	x20, x1
  4039f0:	mov	x19, x0
  4039f4:	movk	x8, #0xff80, lsl #32
  4039f8:	add	x11, x29, #0x30
  4039fc:	add	x9, x9, #0x80
  403a00:	add	x22, x10, #0x30
  403a04:	stp	x2, x3, [x29, #-80]
  403a08:	stp	x4, x5, [x29, #-64]
  403a0c:	stp	x6, x7, [x29, #-48]
  403a10:	stp	q1, q2, [sp, #16]
  403a14:	stp	q3, q4, [sp, #48]
  403a18:	str	q0, [sp]
  403a1c:	stp	q5, q6, [sp, #80]
  403a20:	str	q7, [sp, #112]
  403a24:	stp	x9, x8, [x29, #-16]
  403a28:	stp	x11, x22, [x29, #-32]
  403a2c:	ldursw	x8, [x29, #-8]
  403a30:	tbz	w8, #31, 403a44 <ferror@plt+0x1b74>
  403a34:	add	w9, w8, #0x8
  403a38:	cmp	w9, #0x0
  403a3c:	stur	w9, [x29, #-8]
  403a40:	b.le	403aa4 <ferror@plt+0x1bd4>
  403a44:	ldur	x8, [x29, #-32]
  403a48:	add	x9, x8, #0x8
  403a4c:	stur	x9, [x29, #-32]
  403a50:	ldr	x1, [x8]
  403a54:	cbz	x1, 403ac0 <ferror@plt+0x1bf0>
  403a58:	ldursw	x8, [x29, #-8]
  403a5c:	tbz	w8, #31, 403a70 <ferror@plt+0x1ba0>
  403a60:	add	w9, w8, #0x8
  403a64:	cmp	w9, #0x0
  403a68:	stur	w9, [x29, #-8]
  403a6c:	b.le	403ab4 <ferror@plt+0x1be4>
  403a70:	ldur	x8, [x29, #-32]
  403a74:	add	x9, x8, #0x8
  403a78:	stur	x9, [x29, #-32]
  403a7c:	ldr	x21, [x8]
  403a80:	cbz	x21, 403ac0 <ferror@plt+0x1bf0>
  403a84:	mov	x0, x19
  403a88:	bl	401cc0 <strcmp@plt>
  403a8c:	cbz	w0, 403adc <ferror@plt+0x1c0c>
  403a90:	mov	x0, x19
  403a94:	mov	x1, x21
  403a98:	bl	401cc0 <strcmp@plt>
  403a9c:	cbnz	w0, 403a2c <ferror@plt+0x1b5c>
  403aa0:	b	403ae0 <ferror@plt+0x1c10>
  403aa4:	add	x8, x22, x8
  403aa8:	ldr	x1, [x8]
  403aac:	cbnz	x1, 403a58 <ferror@plt+0x1b88>
  403ab0:	b	403ac0 <ferror@plt+0x1bf0>
  403ab4:	add	x8, x22, x8
  403ab8:	ldr	x21, [x8]
  403abc:	cbnz	x21, 403a84 <ferror@plt+0x1bb4>
  403ac0:	adrp	x8, 417000 <ferror@plt+0x15130>
  403ac4:	ldr	w0, [x8, #864]
  403ac8:	adrp	x1, 406000 <ferror@plt+0x4130>
  403acc:	add	x1, x1, #0x1ce
  403ad0:	mov	x2, x20
  403ad4:	mov	x3, x19
  403ad8:	bl	401e10 <errx@plt>
  403adc:	mov	w0, #0x1                   	// #1
  403ae0:	ldp	x20, x19, [sp, #240]
  403ae4:	ldp	x22, x21, [sp, #224]
  403ae8:	ldp	x29, x30, [sp, #208]
  403aec:	add	sp, sp, #0x100
  403af0:	ret
  403af4:	cbz	x1, 403b18 <ferror@plt+0x1c48>
  403af8:	sxtb	w8, w2
  403afc:	ldrsb	w9, [x0]
  403b00:	cbz	w9, 403b18 <ferror@plt+0x1c48>
  403b04:	cmp	w8, w9
  403b08:	b.eq	403b1c <ferror@plt+0x1c4c>  // b.none
  403b0c:	sub	x1, x1, #0x1
  403b10:	add	x0, x0, #0x1
  403b14:	cbnz	x1, 403afc <ferror@plt+0x1c2c>
  403b18:	mov	x0, xzr
  403b1c:	ret
  403b20:	stp	x29, x30, [sp, #-32]!
  403b24:	stp	x20, x19, [sp, #16]
  403b28:	mov	x29, sp
  403b2c:	mov	x20, x1
  403b30:	mov	x19, x0
  403b34:	bl	403b74 <ferror@plt+0x1ca4>
  403b38:	cmp	w0, w0, sxth
  403b3c:	b.ne	403b4c <ferror@plt+0x1c7c>  // b.any
  403b40:	ldp	x20, x19, [sp, #16]
  403b44:	ldp	x29, x30, [sp], #32
  403b48:	ret
  403b4c:	bl	401e50 <__errno_location@plt>
  403b50:	mov	w8, #0x22                  	// #34
  403b54:	str	w8, [x0]
  403b58:	adrp	x8, 417000 <ferror@plt+0x15130>
  403b5c:	ldr	w0, [x8, #864]
  403b60:	adrp	x1, 406000 <ferror@plt+0x4130>
  403b64:	add	x1, x1, #0x1ce
  403b68:	mov	x2, x20
  403b6c:	mov	x3, x19
  403b70:	bl	401eb0 <err@plt>
  403b74:	stp	x29, x30, [sp, #-32]!
  403b78:	stp	x20, x19, [sp, #16]
  403b7c:	mov	x29, sp
  403b80:	mov	x20, x1
  403b84:	mov	x19, x0
  403b88:	bl	403c4c <ferror@plt+0x1d7c>
  403b8c:	cmp	x0, w0, sxtw
  403b90:	b.ne	403ba0 <ferror@plt+0x1cd0>  // b.any
  403b94:	ldp	x20, x19, [sp, #16]
  403b98:	ldp	x29, x30, [sp], #32
  403b9c:	ret
  403ba0:	bl	401e50 <__errno_location@plt>
  403ba4:	mov	w8, #0x22                  	// #34
  403ba8:	str	w8, [x0]
  403bac:	adrp	x8, 417000 <ferror@plt+0x15130>
  403bb0:	ldr	w0, [x8, #864]
  403bb4:	adrp	x1, 406000 <ferror@plt+0x4130>
  403bb8:	add	x1, x1, #0x1ce
  403bbc:	mov	x2, x20
  403bc0:	mov	x3, x19
  403bc4:	bl	401eb0 <err@plt>
  403bc8:	stp	x29, x30, [sp, #-16]!
  403bcc:	mov	w2, #0xa                   	// #10
  403bd0:	mov	x29, sp
  403bd4:	bl	403be0 <ferror@plt+0x1d10>
  403bd8:	ldp	x29, x30, [sp], #16
  403bdc:	ret
  403be0:	stp	x29, x30, [sp, #-32]!
  403be4:	stp	x20, x19, [sp, #16]
  403be8:	mov	x29, sp
  403bec:	mov	x20, x1
  403bf0:	mov	x19, x0
  403bf4:	bl	403d04 <ferror@plt+0x1e34>
  403bf8:	cmp	w0, #0x10, lsl #12
  403bfc:	b.cs	403c0c <ferror@plt+0x1d3c>  // b.hs, b.nlast
  403c00:	ldp	x20, x19, [sp, #16]
  403c04:	ldp	x29, x30, [sp], #32
  403c08:	ret
  403c0c:	bl	401e50 <__errno_location@plt>
  403c10:	mov	w8, #0x22                  	// #34
  403c14:	str	w8, [x0]
  403c18:	adrp	x8, 417000 <ferror@plt+0x15130>
  403c1c:	ldr	w0, [x8, #864]
  403c20:	adrp	x1, 406000 <ferror@plt+0x4130>
  403c24:	add	x1, x1, #0x1ce
  403c28:	mov	x2, x20
  403c2c:	mov	x3, x19
  403c30:	bl	401eb0 <err@plt>
  403c34:	stp	x29, x30, [sp, #-16]!
  403c38:	mov	w2, #0x10                  	// #16
  403c3c:	mov	x29, sp
  403c40:	bl	403be0 <ferror@plt+0x1d10>
  403c44:	ldp	x29, x30, [sp], #16
  403c48:	ret
  403c4c:	stp	x29, x30, [sp, #-48]!
  403c50:	mov	x29, sp
  403c54:	str	x21, [sp, #16]
  403c58:	stp	x20, x19, [sp, #32]
  403c5c:	mov	x20, x1
  403c60:	mov	x19, x0
  403c64:	str	xzr, [x29, #24]
  403c68:	bl	401e50 <__errno_location@plt>
  403c6c:	mov	x21, x0
  403c70:	str	wzr, [x0]
  403c74:	cbz	x19, 403cc0 <ferror@plt+0x1df0>
  403c78:	ldrb	w8, [x19]
  403c7c:	cbz	w8, 403cc0 <ferror@plt+0x1df0>
  403c80:	add	x1, x29, #0x18
  403c84:	mov	w2, #0xa                   	// #10
  403c88:	mov	x0, x19
  403c8c:	bl	401a70 <strtoimax@plt>
  403c90:	ldr	w8, [x21]
  403c94:	cbnz	w8, 403cc0 <ferror@plt+0x1df0>
  403c98:	ldr	x8, [x29, #24]
  403c9c:	cmp	x8, x19
  403ca0:	b.eq	403cc0 <ferror@plt+0x1df0>  // b.none
  403ca4:	cbz	x8, 403cb0 <ferror@plt+0x1de0>
  403ca8:	ldrb	w8, [x8]
  403cac:	cbnz	w8, 403cc0 <ferror@plt+0x1df0>
  403cb0:	ldp	x20, x19, [sp, #32]
  403cb4:	ldr	x21, [sp, #16]
  403cb8:	ldp	x29, x30, [sp], #48
  403cbc:	ret
  403cc0:	ldr	w8, [x21]
  403cc4:	adrp	x9, 417000 <ferror@plt+0x15130>
  403cc8:	ldr	w0, [x9, #864]
  403ccc:	adrp	x1, 406000 <ferror@plt+0x4130>
  403cd0:	add	x1, x1, #0x1ce
  403cd4:	mov	x2, x20
  403cd8:	mov	x3, x19
  403cdc:	cmp	w8, #0x22
  403ce0:	b.ne	403ce8 <ferror@plt+0x1e18>  // b.any
  403ce4:	bl	401eb0 <err@plt>
  403ce8:	bl	401e10 <errx@plt>
  403cec:	stp	x29, x30, [sp, #-16]!
  403cf0:	mov	w2, #0xa                   	// #10
  403cf4:	mov	x29, sp
  403cf8:	bl	403d04 <ferror@plt+0x1e34>
  403cfc:	ldp	x29, x30, [sp], #16
  403d00:	ret
  403d04:	stp	x29, x30, [sp, #-32]!
  403d08:	stp	x20, x19, [sp, #16]
  403d0c:	mov	x29, sp
  403d10:	mov	x20, x1
  403d14:	mov	x19, x0
  403d18:	bl	403d88 <ferror@plt+0x1eb8>
  403d1c:	lsr	x8, x0, #32
  403d20:	cbnz	x8, 403d30 <ferror@plt+0x1e60>
  403d24:	ldp	x20, x19, [sp, #16]
  403d28:	ldp	x29, x30, [sp], #32
  403d2c:	ret
  403d30:	bl	401e50 <__errno_location@plt>
  403d34:	mov	w8, #0x22                  	// #34
  403d38:	str	w8, [x0]
  403d3c:	adrp	x8, 417000 <ferror@plt+0x15130>
  403d40:	ldr	w0, [x8, #864]
  403d44:	adrp	x1, 406000 <ferror@plt+0x4130>
  403d48:	add	x1, x1, #0x1ce
  403d4c:	mov	x2, x20
  403d50:	mov	x3, x19
  403d54:	bl	401eb0 <err@plt>
  403d58:	stp	x29, x30, [sp, #-16]!
  403d5c:	mov	w2, #0x10                  	// #16
  403d60:	mov	x29, sp
  403d64:	bl	403d04 <ferror@plt+0x1e34>
  403d68:	ldp	x29, x30, [sp], #16
  403d6c:	ret
  403d70:	stp	x29, x30, [sp, #-16]!
  403d74:	mov	w2, #0xa                   	// #10
  403d78:	mov	x29, sp
  403d7c:	bl	403d88 <ferror@plt+0x1eb8>
  403d80:	ldp	x29, x30, [sp], #16
  403d84:	ret
  403d88:	sub	sp, sp, #0x40
  403d8c:	stp	x29, x30, [sp, #16]
  403d90:	stp	x22, x21, [sp, #32]
  403d94:	stp	x20, x19, [sp, #48]
  403d98:	add	x29, sp, #0x10
  403d9c:	mov	w22, w2
  403da0:	mov	x20, x1
  403da4:	mov	x19, x0
  403da8:	str	xzr, [sp, #8]
  403dac:	bl	401e50 <__errno_location@plt>
  403db0:	mov	x21, x0
  403db4:	str	wzr, [x0]
  403db8:	cbz	x19, 403e08 <ferror@plt+0x1f38>
  403dbc:	ldrb	w8, [x19]
  403dc0:	cbz	w8, 403e08 <ferror@plt+0x1f38>
  403dc4:	add	x1, sp, #0x8
  403dc8:	mov	x0, x19
  403dcc:	mov	w2, w22
  403dd0:	bl	401c60 <strtoumax@plt>
  403dd4:	ldr	w8, [x21]
  403dd8:	cbnz	w8, 403e08 <ferror@plt+0x1f38>
  403ddc:	ldr	x8, [sp, #8]
  403de0:	cmp	x8, x19
  403de4:	b.eq	403e08 <ferror@plt+0x1f38>  // b.none
  403de8:	cbz	x8, 403df4 <ferror@plt+0x1f24>
  403dec:	ldrb	w8, [x8]
  403df0:	cbnz	w8, 403e08 <ferror@plt+0x1f38>
  403df4:	ldp	x20, x19, [sp, #48]
  403df8:	ldp	x22, x21, [sp, #32]
  403dfc:	ldp	x29, x30, [sp, #16]
  403e00:	add	sp, sp, #0x40
  403e04:	ret
  403e08:	ldr	w8, [x21]
  403e0c:	adrp	x9, 417000 <ferror@plt+0x15130>
  403e10:	ldr	w0, [x9, #864]
  403e14:	adrp	x1, 406000 <ferror@plt+0x4130>
  403e18:	add	x1, x1, #0x1ce
  403e1c:	mov	x2, x20
  403e20:	mov	x3, x19
  403e24:	cmp	w8, #0x22
  403e28:	b.ne	403e30 <ferror@plt+0x1f60>  // b.any
  403e2c:	bl	401eb0 <err@plt>
  403e30:	bl	401e10 <errx@plt>
  403e34:	stp	x29, x30, [sp, #-16]!
  403e38:	mov	w2, #0x10                  	// #16
  403e3c:	mov	x29, sp
  403e40:	bl	403d88 <ferror@plt+0x1eb8>
  403e44:	ldp	x29, x30, [sp], #16
  403e48:	ret
  403e4c:	stp	x29, x30, [sp, #-48]!
  403e50:	mov	x29, sp
  403e54:	str	x21, [sp, #16]
  403e58:	stp	x20, x19, [sp, #32]
  403e5c:	mov	x20, x1
  403e60:	mov	x19, x0
  403e64:	str	xzr, [x29, #24]
  403e68:	bl	401e50 <__errno_location@plt>
  403e6c:	mov	x21, x0
  403e70:	str	wzr, [x0]
  403e74:	cbz	x19, 403ebc <ferror@plt+0x1fec>
  403e78:	ldrb	w8, [x19]
  403e7c:	cbz	w8, 403ebc <ferror@plt+0x1fec>
  403e80:	add	x1, x29, #0x18
  403e84:	mov	x0, x19
  403e88:	bl	401a90 <strtod@plt>
  403e8c:	ldr	w8, [x21]
  403e90:	cbnz	w8, 403ebc <ferror@plt+0x1fec>
  403e94:	ldr	x8, [x29, #24]
  403e98:	cmp	x8, x19
  403e9c:	b.eq	403ebc <ferror@plt+0x1fec>  // b.none
  403ea0:	cbz	x8, 403eac <ferror@plt+0x1fdc>
  403ea4:	ldrb	w8, [x8]
  403ea8:	cbnz	w8, 403ebc <ferror@plt+0x1fec>
  403eac:	ldp	x20, x19, [sp, #32]
  403eb0:	ldr	x21, [sp, #16]
  403eb4:	ldp	x29, x30, [sp], #48
  403eb8:	ret
  403ebc:	ldr	w8, [x21]
  403ec0:	adrp	x9, 417000 <ferror@plt+0x15130>
  403ec4:	ldr	w0, [x9, #864]
  403ec8:	adrp	x1, 406000 <ferror@plt+0x4130>
  403ecc:	add	x1, x1, #0x1ce
  403ed0:	mov	x2, x20
  403ed4:	mov	x3, x19
  403ed8:	cmp	w8, #0x22
  403edc:	b.ne	403ee4 <ferror@plt+0x2014>  // b.any
  403ee0:	bl	401eb0 <err@plt>
  403ee4:	bl	401e10 <errx@plt>
  403ee8:	stp	x29, x30, [sp, #-48]!
  403eec:	mov	x29, sp
  403ef0:	str	x21, [sp, #16]
  403ef4:	stp	x20, x19, [sp, #32]
  403ef8:	mov	x20, x1
  403efc:	mov	x19, x0
  403f00:	str	xzr, [x29, #24]
  403f04:	bl	401e50 <__errno_location@plt>
  403f08:	mov	x21, x0
  403f0c:	str	wzr, [x0]
  403f10:	cbz	x19, 403f5c <ferror@plt+0x208c>
  403f14:	ldrb	w8, [x19]
  403f18:	cbz	w8, 403f5c <ferror@plt+0x208c>
  403f1c:	add	x1, x29, #0x18
  403f20:	mov	w2, #0xa                   	// #10
  403f24:	mov	x0, x19
  403f28:	bl	401cf0 <strtol@plt>
  403f2c:	ldr	w8, [x21]
  403f30:	cbnz	w8, 403f5c <ferror@plt+0x208c>
  403f34:	ldr	x8, [x29, #24]
  403f38:	cmp	x8, x19
  403f3c:	b.eq	403f5c <ferror@plt+0x208c>  // b.none
  403f40:	cbz	x8, 403f4c <ferror@plt+0x207c>
  403f44:	ldrb	w8, [x8]
  403f48:	cbnz	w8, 403f5c <ferror@plt+0x208c>
  403f4c:	ldp	x20, x19, [sp, #32]
  403f50:	ldr	x21, [sp, #16]
  403f54:	ldp	x29, x30, [sp], #48
  403f58:	ret
  403f5c:	ldr	w8, [x21]
  403f60:	adrp	x9, 417000 <ferror@plt+0x15130>
  403f64:	ldr	w0, [x9, #864]
  403f68:	adrp	x1, 406000 <ferror@plt+0x4130>
  403f6c:	add	x1, x1, #0x1ce
  403f70:	mov	x2, x20
  403f74:	mov	x3, x19
  403f78:	cmp	w8, #0x22
  403f7c:	b.ne	403f84 <ferror@plt+0x20b4>  // b.any
  403f80:	bl	401eb0 <err@plt>
  403f84:	bl	401e10 <errx@plt>
  403f88:	stp	x29, x30, [sp, #-48]!
  403f8c:	mov	x29, sp
  403f90:	str	x21, [sp, #16]
  403f94:	stp	x20, x19, [sp, #32]
  403f98:	mov	x20, x1
  403f9c:	mov	x19, x0
  403fa0:	str	xzr, [x29, #24]
  403fa4:	bl	401e50 <__errno_location@plt>
  403fa8:	mov	x21, x0
  403fac:	str	wzr, [x0]
  403fb0:	cbz	x19, 403ffc <ferror@plt+0x212c>
  403fb4:	ldrb	w8, [x19]
  403fb8:	cbz	w8, 403ffc <ferror@plt+0x212c>
  403fbc:	add	x1, x29, #0x18
  403fc0:	mov	w2, #0xa                   	// #10
  403fc4:	mov	x0, x19
  403fc8:	bl	4019f0 <strtoul@plt>
  403fcc:	ldr	w8, [x21]
  403fd0:	cbnz	w8, 403ffc <ferror@plt+0x212c>
  403fd4:	ldr	x8, [x29, #24]
  403fd8:	cmp	x8, x19
  403fdc:	b.eq	403ffc <ferror@plt+0x212c>  // b.none
  403fe0:	cbz	x8, 403fec <ferror@plt+0x211c>
  403fe4:	ldrb	w8, [x8]
  403fe8:	cbnz	w8, 403ffc <ferror@plt+0x212c>
  403fec:	ldp	x20, x19, [sp, #32]
  403ff0:	ldr	x21, [sp, #16]
  403ff4:	ldp	x29, x30, [sp], #48
  403ff8:	ret
  403ffc:	ldr	w8, [x21]
  404000:	adrp	x9, 417000 <ferror@plt+0x15130>
  404004:	ldr	w0, [x9, #864]
  404008:	adrp	x1, 406000 <ferror@plt+0x4130>
  40400c:	add	x1, x1, #0x1ce
  404010:	mov	x2, x20
  404014:	mov	x3, x19
  404018:	cmp	w8, #0x22
  40401c:	b.ne	404024 <ferror@plt+0x2154>  // b.any
  404020:	bl	401eb0 <err@plt>
  404024:	bl	401e10 <errx@plt>
  404028:	sub	sp, sp, #0x30
  40402c:	stp	x20, x19, [sp, #32]
  404030:	mov	x20, x1
  404034:	add	x1, sp, #0x8
  404038:	stp	x29, x30, [sp, #16]
  40403c:	add	x29, sp, #0x10
  404040:	mov	x19, x0
  404044:	bl	4038b4 <ferror@plt+0x19e4>
  404048:	cbnz	w0, 404060 <ferror@plt+0x2190>
  40404c:	ldr	x0, [sp, #8]
  404050:	ldp	x20, x19, [sp, #32]
  404054:	ldp	x29, x30, [sp, #16]
  404058:	add	sp, sp, #0x30
  40405c:	ret
  404060:	bl	401e50 <__errno_location@plt>
  404064:	adrp	x9, 417000 <ferror@plt+0x15130>
  404068:	ldr	w8, [x0]
  40406c:	ldr	w0, [x9, #864]
  404070:	adrp	x1, 406000 <ferror@plt+0x4130>
  404074:	add	x1, x1, #0x1ce
  404078:	mov	x2, x20
  40407c:	mov	x3, x19
  404080:	cbnz	w8, 404088 <ferror@plt+0x21b8>
  404084:	bl	401e10 <errx@plt>
  404088:	bl	401eb0 <err@plt>
  40408c:	stp	x29, x30, [sp, #-32]!
  404090:	str	x19, [sp, #16]
  404094:	mov	x19, x1
  404098:	mov	x1, x2
  40409c:	mov	x29, sp
  4040a0:	bl	403e4c <ferror@plt+0x1f7c>
  4040a4:	fcvtzs	x8, d0
  4040a8:	mov	x9, #0x848000000000        	// #145685290680320
  4040ac:	movk	x9, #0x412e, lsl #48
  4040b0:	scvtf	d1, x8
  4040b4:	fmov	d2, x9
  4040b8:	fsub	d0, d0, d1
  4040bc:	fmul	d0, d0, d2
  4040c0:	fcvtzs	x9, d0
  4040c4:	stp	x8, x9, [x19]
  4040c8:	ldr	x19, [sp, #16]
  4040cc:	ldp	x29, x30, [sp], #32
  4040d0:	ret
  4040d4:	and	w8, w0, #0xf000
  4040d8:	sub	w8, w8, #0x1, lsl #12
  4040dc:	lsr	w9, w8, #12
  4040e0:	cmp	w9, #0xb
  4040e4:	mov	w8, wzr
  4040e8:	b.hi	40413c <ferror@plt+0x226c>  // b.pmore
  4040ec:	adrp	x10, 406000 <ferror@plt+0x4130>
  4040f0:	add	x10, x10, #0x1b0
  4040f4:	adr	x11, 404108 <ferror@plt+0x2238>
  4040f8:	ldrb	w12, [x10, x9]
  4040fc:	add	x11, x11, x12, lsl #2
  404100:	mov	w9, #0x64                  	// #100
  404104:	br	x11
  404108:	mov	w9, #0x70                  	// #112
  40410c:	b	404134 <ferror@plt+0x2264>
  404110:	mov	w9, #0x63                  	// #99
  404114:	b	404134 <ferror@plt+0x2264>
  404118:	mov	w9, #0x62                  	// #98
  40411c:	b	404134 <ferror@plt+0x2264>
  404120:	mov	w9, #0x6c                  	// #108
  404124:	b	404134 <ferror@plt+0x2264>
  404128:	mov	w9, #0x73                  	// #115
  40412c:	b	404134 <ferror@plt+0x2264>
  404130:	mov	w9, #0x2d                  	// #45
  404134:	mov	w8, #0x1                   	// #1
  404138:	strb	w9, [x1]
  40413c:	tst	w0, #0x100
  404140:	mov	w9, #0x72                  	// #114
  404144:	mov	w10, #0x2d                  	// #45
  404148:	add	x11, x1, x8
  40414c:	mov	w12, #0x77                  	// #119
  404150:	csel	w17, w10, w9, eq  // eq = none
  404154:	tst	w0, #0x80
  404158:	mov	w14, #0x53                  	// #83
  40415c:	mov	w15, #0x73                  	// #115
  404160:	mov	w16, #0x78                  	// #120
  404164:	strb	w17, [x11]
  404168:	csel	w17, w10, w12, eq  // eq = none
  40416c:	tst	w0, #0x40
  404170:	orr	x13, x8, #0x2
  404174:	strb	w17, [x11, #1]
  404178:	csel	w11, w15, w14, ne  // ne = any
  40417c:	csel	w17, w16, w10, ne  // ne = any
  404180:	tst	w0, #0x800
  404184:	csel	w11, w17, w11, eq  // eq = none
  404188:	add	x13, x13, x1
  40418c:	tst	w0, #0x20
  404190:	strb	w11, [x13]
  404194:	csel	w11, w10, w9, eq  // eq = none
  404198:	tst	w0, #0x10
  40419c:	strb	w11, [x13, #1]
  4041a0:	csel	w11, w10, w12, eq  // eq = none
  4041a4:	tst	w0, #0x8
  4041a8:	csel	w14, w15, w14, ne  // ne = any
  4041ac:	csel	w15, w16, w10, ne  // ne = any
  4041b0:	tst	w0, #0x400
  4041b4:	orr	x8, x8, #0x6
  4041b8:	csel	w14, w15, w14, eq  // eq = none
  4041bc:	tst	w0, #0x4
  4041c0:	add	x8, x8, x1
  4041c4:	csel	w9, w10, w9, eq  // eq = none
  4041c8:	tst	w0, #0x2
  4041cc:	mov	w17, #0x54                  	// #84
  4041d0:	strb	w11, [x13, #2]
  4041d4:	mov	w11, #0x74                  	// #116
  4041d8:	strb	w14, [x13, #3]
  4041dc:	strb	w9, [x8]
  4041e0:	csel	w9, w10, w12, eq  // eq = none
  4041e4:	tst	w0, #0x1
  4041e8:	strb	w9, [x8, #1]
  4041ec:	csel	w9, w11, w17, ne  // ne = any
  4041f0:	csel	w10, w16, w10, ne  // ne = any
  4041f4:	tst	w0, #0x200
  4041f8:	csel	w9, w10, w9, eq  // eq = none
  4041fc:	mov	x0, x1
  404200:	strb	w9, [x8, #2]
  404204:	strb	wzr, [x8, #3]
  404208:	ret
  40420c:	sub	sp, sp, #0x60
  404210:	stp	x22, x21, [sp, #64]
  404214:	stp	x20, x19, [sp, #80]
  404218:	mov	x21, x1
  40421c:	mov	w20, w0
  404220:	add	x22, sp, #0x8
  404224:	stp	x29, x30, [sp, #48]
  404228:	add	x29, sp, #0x30
  40422c:	tbz	w0, #1, 40423c <ferror@plt+0x236c>
  404230:	orr	x22, x22, #0x1
  404234:	mov	w8, #0x20                  	// #32
  404238:	strb	w8, [sp, #8]
  40423c:	mov	x0, x21
  404240:	bl	4043dc <ferror@plt+0x250c>
  404244:	cbz	w0, 404268 <ferror@plt+0x2398>
  404248:	mov	w8, #0x6667                	// #26215
  40424c:	movk	w8, #0x6666, lsl #16
  404250:	smull	x8, w0, w8
  404254:	lsr	x9, x8, #63
  404258:	asr	x8, x8, #34
  40425c:	add	w8, w8, w9
  404260:	sxtw	x9, w8
  404264:	b	40426c <ferror@plt+0x239c>
  404268:	mov	x9, xzr
  40426c:	adrp	x8, 406000 <ferror@plt+0x4130>
  404270:	add	x8, x8, #0x1d7
  404274:	ldrb	w11, [x8, x9]
  404278:	mov	x10, #0xffffffffffffffff    	// #-1
  40427c:	lsl	x8, x10, x0
  404280:	bic	x8, x21, x8
  404284:	cmp	w0, #0x0
  404288:	mov	x10, x22
  40428c:	lsr	x19, x21, x0
  404290:	csel	x8, x8, xzr, ne  // ne = any
  404294:	strb	w11, [x10], #1
  404298:	tbz	w20, #0, 4042ac <ferror@plt+0x23dc>
  40429c:	cbz	x9, 4042ac <ferror@plt+0x23dc>
  4042a0:	mov	w9, #0x4269                	// #17001
  4042a4:	add	x10, x22, #0x3
  4042a8:	sturh	w9, [x22, #1]
  4042ac:	strb	wzr, [x10]
  4042b0:	cbz	x8, 4042f8 <ferror@plt+0x2428>
  4042b4:	sub	w9, w0, #0xa
  4042b8:	lsr	x8, x8, x9
  4042bc:	tbnz	w20, #2, 404304 <ferror@plt+0x2434>
  4042c0:	mov	x10, #0xf5c3                	// #62915
  4042c4:	movk	x10, #0x5c28, lsl #16
  4042c8:	add	x9, x8, #0x32
  4042cc:	movk	x10, #0xc28f, lsl #32
  4042d0:	movk	x10, #0x28f5, lsl #48
  4042d4:	sub	x8, x8, #0x3b6
  4042d8:	lsr	x9, x9, #2
  4042dc:	cmp	x8, #0x64
  4042e0:	umulh	x8, x9, x10
  4042e4:	lsr	x8, x8, #2
  4042e8:	csel	x20, xzr, x8, cc  // cc = lo, ul, last
  4042ec:	cinc	w19, w19, cc  // cc = lo, ul, last
  4042f0:	cbnz	x20, 404334 <ferror@plt+0x2464>
  4042f4:	b	4043a4 <ferror@plt+0x24d4>
  4042f8:	mov	x20, xzr
  4042fc:	cbnz	x20, 404334 <ferror@plt+0x2464>
  404300:	b	4043a4 <ferror@plt+0x24d4>
  404304:	mov	x9, #0xcccccccccccccccc    	// #-3689348814741910324
  404308:	add	x8, x8, #0x5
  40430c:	movk	x9, #0xcccd
  404310:	umulh	x10, x8, x9
  404314:	lsr	x20, x10, #3
  404318:	mul	x9, x20, x9
  40431c:	mov	x10, #0x9999999999999999    	// #-7378697629483820647
  404320:	ror	x9, x9, #1
  404324:	movk	x10, #0x1999, lsl #48
  404328:	cmp	x9, x10
  40432c:	b.ls	404384 <ferror@plt+0x24b4>  // b.plast
  404330:	cbz	x20, 4043a4 <ferror@plt+0x24d4>
  404334:	bl	401b20 <localeconv@plt>
  404338:	cbz	x0, 404348 <ferror@plt+0x2478>
  40433c:	ldr	x4, [x0]
  404340:	cbnz	x4, 404350 <ferror@plt+0x2480>
  404344:	b	404358 <ferror@plt+0x2488>
  404348:	mov	x4, xzr
  40434c:	cbz	x4, 404358 <ferror@plt+0x2488>
  404350:	ldrb	w8, [x4]
  404354:	cbnz	w8, 404360 <ferror@plt+0x2490>
  404358:	adrp	x4, 406000 <ferror@plt+0x4130>
  40435c:	add	x4, x4, #0x1df
  404360:	adrp	x2, 406000 <ferror@plt+0x4130>
  404364:	add	x2, x2, #0x1e1
  404368:	add	x0, sp, #0x10
  40436c:	add	x6, sp, #0x8
  404370:	mov	w1, #0x20                  	// #32
  404374:	mov	w3, w19
  404378:	mov	x5, x20
  40437c:	bl	401b10 <snprintf@plt>
  404380:	b	4043c0 <ferror@plt+0x24f0>
  404384:	mov	x9, #0xf5c3                	// #62915
  404388:	movk	x9, #0x5c28, lsl #16
  40438c:	movk	x9, #0xc28f, lsl #32
  404390:	lsr	x8, x8, #2
  404394:	movk	x9, #0x28f5, lsl #48
  404398:	umulh	x8, x8, x9
  40439c:	lsr	x20, x8, #2
  4043a0:	cbnz	x20, 404334 <ferror@plt+0x2464>
  4043a4:	adrp	x2, 406000 <ferror@plt+0x4130>
  4043a8:	add	x2, x2, #0x1eb
  4043ac:	add	x0, sp, #0x10
  4043b0:	add	x4, sp, #0x8
  4043b4:	mov	w1, #0x20                  	// #32
  4043b8:	mov	w3, w19
  4043bc:	bl	401b10 <snprintf@plt>
  4043c0:	add	x0, sp, #0x10
  4043c4:	bl	401c20 <strdup@plt>
  4043c8:	ldp	x20, x19, [sp, #80]
  4043cc:	ldp	x22, x21, [sp, #64]
  4043d0:	ldp	x29, x30, [sp, #48]
  4043d4:	add	sp, sp, #0x60
  4043d8:	ret
  4043dc:	mov	w8, #0xa                   	// #10
  4043e0:	lsr	x9, x0, x8
  4043e4:	cbz	x9, 4043f8 <ferror@plt+0x2528>
  4043e8:	cmp	x8, #0x33
  4043ec:	add	x8, x8, #0xa
  4043f0:	b.cc	4043e0 <ferror@plt+0x2510>  // b.lo, b.ul, b.last
  4043f4:	mov	w8, #0x46                  	// #70
  4043f8:	sub	w0, w8, #0xa
  4043fc:	ret
  404400:	stp	x29, x30, [sp, #-80]!
  404404:	stp	x26, x25, [sp, #16]
  404408:	stp	x24, x23, [sp, #32]
  40440c:	stp	x22, x21, [sp, #48]
  404410:	stp	x20, x19, [sp, #64]
  404414:	mov	x29, sp
  404418:	cbz	x0, 4044fc <ferror@plt+0x262c>
  40441c:	mov	x20, x3
  404420:	mov	w19, #0xffffffff            	// #-1
  404424:	cbz	x3, 404518 <ferror@plt+0x2648>
  404428:	mov	x21, x2
  40442c:	cbz	x2, 404518 <ferror@plt+0x2648>
  404430:	mov	x22, x1
  404434:	cbz	x1, 404518 <ferror@plt+0x2648>
  404438:	ldrb	w8, [x0]
  40443c:	cbz	w8, 404518 <ferror@plt+0x2648>
  404440:	ldrb	w8, [x0]
  404444:	cbz	w8, 404504 <ferror@plt+0x2634>
  404448:	mov	x24, xzr
  40444c:	mov	x23, xzr
  404450:	add	x25, x0, #0x1
  404454:	b	404460 <ferror@plt+0x2590>
  404458:	ldrb	w8, [x25], #1
  40445c:	cbz	w8, 404514 <ferror@plt+0x2644>
  404460:	cmp	x24, x21
  404464:	b.cs	4044d4 <ferror@plt+0x2604>  // b.hs, b.nlast
  404468:	ldrb	w10, [x25]
  40446c:	sub	x9, x25, #0x1
  404470:	cmp	x23, #0x0
  404474:	and	w8, w8, #0xff
  404478:	csel	x23, x9, x23, eq  // eq = none
  40447c:	cmp	w8, #0x2c
  404480:	csel	x8, x9, xzr, eq  // eq = none
  404484:	cmp	w10, #0x0
  404488:	csel	x26, x25, x8, eq  // eq = none
  40448c:	mov	w8, #0x4                   	// #4
  404490:	cbz	x23, 4044dc <ferror@plt+0x260c>
  404494:	cbz	x26, 4044dc <ferror@plt+0x260c>
  404498:	subs	x1, x26, x23
  40449c:	b.ls	4044ec <ferror@plt+0x261c>  // b.plast
  4044a0:	mov	x0, x23
  4044a4:	blr	x20
  4044a8:	cmn	w0, #0x1
  4044ac:	b.eq	4044ec <ferror@plt+0x261c>  // b.none
  4044b0:	str	w0, [x22, x24, lsl #2]
  4044b4:	ldrb	w8, [x26]
  4044b8:	mov	x23, xzr
  4044bc:	add	x24, x24, #0x1
  4044c0:	cmp	w8, #0x0
  4044c4:	cset	w8, eq  // eq = none
  4044c8:	lsl	w8, w8, #1
  4044cc:	cbnz	w8, 4044e0 <ferror@plt+0x2610>
  4044d0:	b	404458 <ferror@plt+0x2588>
  4044d4:	mov	w19, #0xfffffffe            	// #-2
  4044d8:	mov	w8, #0x1                   	// #1
  4044dc:	cbz	w8, 404458 <ferror@plt+0x2588>
  4044e0:	cmp	w8, #0x4
  4044e4:	b.eq	404458 <ferror@plt+0x2588>  // b.none
  4044e8:	b	40450c <ferror@plt+0x263c>
  4044ec:	mov	w19, #0xffffffff            	// #-1
  4044f0:	mov	w8, #0x1                   	// #1
  4044f4:	cbnz	w8, 4044e0 <ferror@plt+0x2610>
  4044f8:	b	404458 <ferror@plt+0x2588>
  4044fc:	mov	w19, #0xffffffff            	// #-1
  404500:	b	404518 <ferror@plt+0x2648>
  404504:	mov	x24, xzr
  404508:	b	404514 <ferror@plt+0x2644>
  40450c:	cmp	w8, #0x2
  404510:	b.ne	404518 <ferror@plt+0x2648>  // b.any
  404514:	mov	w19, w24
  404518:	mov	w0, w19
  40451c:	ldp	x20, x19, [sp, #64]
  404520:	ldp	x22, x21, [sp, #48]
  404524:	ldp	x24, x23, [sp, #32]
  404528:	ldp	x26, x25, [sp, #16]
  40452c:	ldp	x29, x30, [sp], #80
  404530:	ret
  404534:	stp	x29, x30, [sp, #-32]!
  404538:	str	x19, [sp, #16]
  40453c:	mov	x29, sp
  404540:	cbz	x0, 404564 <ferror@plt+0x2694>
  404544:	mov	x19, x3
  404548:	mov	w8, #0xffffffff            	// #-1
  40454c:	cbz	x3, 404568 <ferror@plt+0x2698>
  404550:	ldrb	w9, [x0]
  404554:	cbz	w9, 404568 <ferror@plt+0x2698>
  404558:	ldr	x8, [x19]
  40455c:	cmp	x8, x2
  404560:	b.ls	404578 <ferror@plt+0x26a8>  // b.plast
  404564:	mov	w8, #0xffffffff            	// #-1
  404568:	ldr	x19, [sp, #16]
  40456c:	mov	w0, w8
  404570:	ldp	x29, x30, [sp], #32
  404574:	ret
  404578:	cmp	w9, #0x2b
  40457c:	b.ne	404588 <ferror@plt+0x26b8>  // b.any
  404580:	add	x0, x0, #0x1
  404584:	b	40458c <ferror@plt+0x26bc>
  404588:	str	xzr, [x19]
  40458c:	ldr	x8, [x19]
  404590:	mov	x3, x4
  404594:	add	x1, x1, x8, lsl #2
  404598:	sub	x2, x2, x8
  40459c:	bl	404400 <ferror@plt+0x2530>
  4045a0:	mov	w8, w0
  4045a4:	cmp	w0, #0x1
  4045a8:	b.lt	404568 <ferror@plt+0x2698>  // b.tstop
  4045ac:	ldr	x9, [x19]
  4045b0:	add	x9, x9, w8, sxtw
  4045b4:	str	x9, [x19]
  4045b8:	b	404568 <ferror@plt+0x2698>
  4045bc:	stp	x29, x30, [sp, #-80]!
  4045c0:	stp	x22, x21, [sp, #48]
  4045c4:	mov	w21, #0xffffffea            	// #-22
  4045c8:	str	x25, [sp, #16]
  4045cc:	stp	x24, x23, [sp, #32]
  4045d0:	stp	x20, x19, [sp, #64]
  4045d4:	mov	x29, sp
  4045d8:	cbz	x1, 4046c4 <ferror@plt+0x27f4>
  4045dc:	cbz	x0, 4046c4 <ferror@plt+0x27f4>
  4045e0:	mov	x19, x2
  4045e4:	cbz	x2, 4046c4 <ferror@plt+0x27f4>
  4045e8:	ldrb	w8, [x0]
  4045ec:	cbz	w8, 4046c0 <ferror@plt+0x27f0>
  4045f0:	mov	x20, x1
  4045f4:	mov	x22, xzr
  4045f8:	add	x23, x0, #0x1
  4045fc:	mov	w24, #0x1                   	// #1
  404600:	b	40460c <ferror@plt+0x273c>
  404604:	ldrb	w8, [x23], #1
  404608:	cbz	w8, 4046c0 <ferror@plt+0x27f0>
  40460c:	mov	x9, x23
  404610:	ldrb	w10, [x9], #-1
  404614:	cmp	x22, #0x0
  404618:	and	w8, w8, #0xff
  40461c:	csel	x22, x9, x22, eq  // eq = none
  404620:	cmp	w8, #0x2c
  404624:	csel	x8, x9, xzr, eq  // eq = none
  404628:	cmp	w10, #0x0
  40462c:	csel	x25, x23, x8, eq  // eq = none
  404630:	mov	w8, #0x4                   	// #4
  404634:	cbz	x22, 404698 <ferror@plt+0x27c8>
  404638:	cbz	x25, 404698 <ferror@plt+0x27c8>
  40463c:	subs	x1, x25, x22
  404640:	b.ls	404690 <ferror@plt+0x27c0>  // b.plast
  404644:	mov	x0, x22
  404648:	blr	x19
  40464c:	tbnz	w0, #31, 4046a8 <ferror@plt+0x27d8>
  404650:	add	w8, w0, #0x7
  404654:	cmp	w0, #0x0
  404658:	csel	w8, w8, w0, lt  // lt = tstop
  40465c:	sbfx	x8, x8, #3, #29
  404660:	ldrb	w9, [x20, x8]
  404664:	and	w10, w0, #0x7
  404668:	lsl	w10, w24, w10
  40466c:	mov	x22, xzr
  404670:	orr	w9, w9, w10
  404674:	strb	w9, [x20, x8]
  404678:	ldrb	w8, [x25]
  40467c:	cmp	w8, #0x0
  404680:	cset	w8, eq  // eq = none
  404684:	lsl	w8, w8, #1
  404688:	cbnz	w8, 40469c <ferror@plt+0x27cc>
  40468c:	b	404604 <ferror@plt+0x2734>
  404690:	mov	w21, #0xffffffff            	// #-1
  404694:	mov	w8, #0x1                   	// #1
  404698:	cbz	w8, 404604 <ferror@plt+0x2734>
  40469c:	cmp	w8, #0x4
  4046a0:	b.eq	404604 <ferror@plt+0x2734>  // b.none
  4046a4:	b	4046b8 <ferror@plt+0x27e8>
  4046a8:	mov	w8, #0x1                   	// #1
  4046ac:	mov	w21, w0
  4046b0:	cbnz	w8, 40469c <ferror@plt+0x27cc>
  4046b4:	b	404604 <ferror@plt+0x2734>
  4046b8:	cmp	w8, #0x2
  4046bc:	b.ne	4046c4 <ferror@plt+0x27f4>  // b.any
  4046c0:	mov	w21, wzr
  4046c4:	mov	w0, w21
  4046c8:	ldp	x20, x19, [sp, #64]
  4046cc:	ldp	x22, x21, [sp, #48]
  4046d0:	ldp	x24, x23, [sp, #32]
  4046d4:	ldr	x25, [sp, #16]
  4046d8:	ldp	x29, x30, [sp], #80
  4046dc:	ret
  4046e0:	stp	x29, x30, [sp, #-64]!
  4046e4:	stp	x22, x21, [sp, #32]
  4046e8:	mov	w21, #0xffffffea            	// #-22
  4046ec:	stp	x24, x23, [sp, #16]
  4046f0:	stp	x20, x19, [sp, #48]
  4046f4:	mov	x29, sp
  4046f8:	cbz	x1, 4047c8 <ferror@plt+0x28f8>
  4046fc:	cbz	x0, 4047c8 <ferror@plt+0x28f8>
  404700:	mov	x19, x2
  404704:	cbz	x2, 4047c8 <ferror@plt+0x28f8>
  404708:	ldrb	w8, [x0]
  40470c:	cbz	w8, 4047c4 <ferror@plt+0x28f4>
  404710:	mov	x20, x1
  404714:	mov	x22, xzr
  404718:	add	x23, x0, #0x1
  40471c:	b	404728 <ferror@plt+0x2858>
  404720:	ldrb	w8, [x23], #1
  404724:	cbz	w8, 4047c4 <ferror@plt+0x28f4>
  404728:	mov	x9, x23
  40472c:	ldrb	w10, [x9], #-1
  404730:	cmp	x22, #0x0
  404734:	and	w8, w8, #0xff
  404738:	csel	x22, x9, x22, eq  // eq = none
  40473c:	cmp	w8, #0x2c
  404740:	csel	x8, x9, xzr, eq  // eq = none
  404744:	cmp	w10, #0x0
  404748:	csel	x24, x23, x8, eq  // eq = none
  40474c:	mov	w8, #0x4                   	// #4
  404750:	cbz	x22, 40479c <ferror@plt+0x28cc>
  404754:	cbz	x24, 40479c <ferror@plt+0x28cc>
  404758:	subs	x1, x24, x22
  40475c:	b.ls	404794 <ferror@plt+0x28c4>  // b.plast
  404760:	mov	x0, x22
  404764:	blr	x19
  404768:	tbnz	x0, #63, 4047ac <ferror@plt+0x28dc>
  40476c:	ldr	x8, [x20]
  404770:	mov	x22, xzr
  404774:	orr	x8, x8, x0
  404778:	str	x8, [x20]
  40477c:	ldrb	w8, [x24]
  404780:	cmp	w8, #0x0
  404784:	cset	w8, eq  // eq = none
  404788:	lsl	w8, w8, #1
  40478c:	cbnz	w8, 4047a0 <ferror@plt+0x28d0>
  404790:	b	404720 <ferror@plt+0x2850>
  404794:	mov	w21, #0xffffffff            	// #-1
  404798:	mov	w8, #0x1                   	// #1
  40479c:	cbz	w8, 404720 <ferror@plt+0x2850>
  4047a0:	cmp	w8, #0x4
  4047a4:	b.eq	404720 <ferror@plt+0x2850>  // b.none
  4047a8:	b	4047bc <ferror@plt+0x28ec>
  4047ac:	mov	w8, #0x1                   	// #1
  4047b0:	mov	w21, w0
  4047b4:	cbnz	w8, 4047a0 <ferror@plt+0x28d0>
  4047b8:	b	404720 <ferror@plt+0x2850>
  4047bc:	cmp	w8, #0x2
  4047c0:	b.ne	4047c8 <ferror@plt+0x28f8>  // b.any
  4047c4:	mov	w21, wzr
  4047c8:	mov	w0, w21
  4047cc:	ldp	x20, x19, [sp, #48]
  4047d0:	ldp	x22, x21, [sp, #32]
  4047d4:	ldp	x24, x23, [sp, #16]
  4047d8:	ldp	x29, x30, [sp], #64
  4047dc:	ret
  4047e0:	stp	x29, x30, [sp, #-64]!
  4047e4:	mov	x29, sp
  4047e8:	str	x23, [sp, #16]
  4047ec:	stp	x22, x21, [sp, #32]
  4047f0:	stp	x20, x19, [sp, #48]
  4047f4:	str	xzr, [x29, #24]
  4047f8:	cbz	x0, 4048e8 <ferror@plt+0x2a18>
  4047fc:	mov	w21, w3
  404800:	mov	x19, x2
  404804:	mov	x23, x1
  404808:	mov	x22, x0
  40480c:	str	w3, [x1]
  404810:	str	w3, [x2]
  404814:	bl	401e50 <__errno_location@plt>
  404818:	str	wzr, [x0]
  40481c:	ldrb	w8, [x22]
  404820:	mov	x20, x0
  404824:	cmp	w8, #0x3a
  404828:	b.ne	404870 <ferror@plt+0x29a0>  // b.any
  40482c:	add	x21, x22, #0x1
  404830:	add	x1, x29, #0x18
  404834:	mov	w2, #0xa                   	// #10
  404838:	mov	x0, x21
  40483c:	bl	401cf0 <strtol@plt>
  404840:	str	w0, [x19]
  404844:	ldr	w8, [x20]
  404848:	mov	w0, #0xffffffff            	// #-1
  40484c:	cbnz	w8, 4048e8 <ferror@plt+0x2a18>
  404850:	ldr	x8, [x29, #24]
  404854:	cbz	x8, 4048e8 <ferror@plt+0x2a18>
  404858:	cmp	x8, x21
  40485c:	mov	w0, #0xffffffff            	// #-1
  404860:	b.eq	4048e8 <ferror@plt+0x2a18>  // b.none
  404864:	ldrb	w8, [x8]
  404868:	cbz	w8, 4048e4 <ferror@plt+0x2a14>
  40486c:	b	4048e8 <ferror@plt+0x2a18>
  404870:	add	x1, x29, #0x18
  404874:	mov	w2, #0xa                   	// #10
  404878:	mov	x0, x22
  40487c:	bl	401cf0 <strtol@plt>
  404880:	str	w0, [x23]
  404884:	str	w0, [x19]
  404888:	ldr	x8, [x29, #24]
  40488c:	mov	w0, #0xffffffff            	// #-1
  404890:	cmp	x8, x22
  404894:	b.eq	4048e8 <ferror@plt+0x2a18>  // b.none
  404898:	ldr	w9, [x20]
  40489c:	cbnz	w9, 4048e8 <ferror@plt+0x2a18>
  4048a0:	cbz	x8, 4048e8 <ferror@plt+0x2a18>
  4048a4:	ldrb	w9, [x8]
  4048a8:	cmp	w9, #0x2d
  4048ac:	b.eq	4048d0 <ferror@plt+0x2a00>  // b.none
  4048b0:	cmp	w9, #0x3a
  4048b4:	b.ne	4048e4 <ferror@plt+0x2a14>  // b.any
  4048b8:	ldrb	w10, [x8, #1]
  4048bc:	cbz	w10, 4048e0 <ferror@plt+0x2a10>
  4048c0:	cmp	w9, #0x3a
  4048c4:	b.eq	4048d0 <ferror@plt+0x2a00>  // b.none
  4048c8:	cmp	w9, #0x2d
  4048cc:	b.ne	4048e4 <ferror@plt+0x2a14>  // b.any
  4048d0:	add	x21, x8, #0x1
  4048d4:	str	xzr, [x29, #24]
  4048d8:	str	wzr, [x20]
  4048dc:	b	404830 <ferror@plt+0x2960>
  4048e0:	str	w21, [x19]
  4048e4:	mov	w0, wzr
  4048e8:	ldp	x20, x19, [sp, #48]
  4048ec:	ldp	x22, x21, [sp, #32]
  4048f0:	ldr	x23, [sp, #16]
  4048f4:	ldp	x29, x30, [sp], #64
  4048f8:	ret
  4048fc:	sub	sp, sp, #0x50
  404900:	stp	x20, x19, [sp, #64]
  404904:	mov	x20, x1
  404908:	mov	x19, x0
  40490c:	stp	x29, x30, [sp, #16]
  404910:	stp	x24, x23, [sp, #32]
  404914:	stp	x22, x21, [sp, #48]
  404918:	add	x29, sp, #0x10
  40491c:	mov	w0, wzr
  404920:	cbz	x20, 4049ec <ferror@plt+0x2b1c>
  404924:	cbz	x19, 4049ec <ferror@plt+0x2b1c>
  404928:	add	x1, sp, #0x8
  40492c:	mov	x0, x19
  404930:	bl	404a04 <ferror@plt+0x2b34>
  404934:	mov	x21, x0
  404938:	mov	x1, sp
  40493c:	mov	x0, x20
  404940:	bl	404a04 <ferror@plt+0x2b34>
  404944:	ldp	x24, x22, [sp]
  404948:	adds	x8, x24, x22
  40494c:	b.eq	404978 <ferror@plt+0x2aa8>  // b.none
  404950:	mov	x23, x0
  404954:	cmp	x8, #0x1
  404958:	b.ne	4049a0 <ferror@plt+0x2ad0>  // b.any
  40495c:	cbz	x21, 404984 <ferror@plt+0x2ab4>
  404960:	ldrb	w8, [x21]
  404964:	cmp	w8, #0x2f
  404968:	b.ne	404984 <ferror@plt+0x2ab4>  // b.any
  40496c:	mov	w0, #0x1                   	// #1
  404970:	cbnz	w0, 4049e0 <ferror@plt+0x2b10>
  404974:	b	40491c <ferror@plt+0x2a4c>
  404978:	mov	w0, #0x1                   	// #1
  40497c:	cbnz	w0, 4049e0 <ferror@plt+0x2b10>
  404980:	b	40491c <ferror@plt+0x2a4c>
  404984:	cbz	x23, 4049a0 <ferror@plt+0x2ad0>
  404988:	ldrb	w8, [x23]
  40498c:	cmp	w8, #0x2f
  404990:	b.ne	4049a0 <ferror@plt+0x2ad0>  // b.any
  404994:	mov	w0, #0x1                   	// #1
  404998:	cbnz	w0, 4049e0 <ferror@plt+0x2b10>
  40499c:	b	40491c <ferror@plt+0x2a4c>
  4049a0:	mov	w0, #0x3                   	// #3
  4049a4:	cbz	x21, 4049cc <ferror@plt+0x2afc>
  4049a8:	cbz	x23, 4049cc <ferror@plt+0x2afc>
  4049ac:	cmp	x22, x24
  4049b0:	b.ne	4049cc <ferror@plt+0x2afc>  // b.any
  4049b4:	mov	x0, x21
  4049b8:	mov	x1, x23
  4049bc:	mov	x2, x22
  4049c0:	bl	401bb0 <strncmp@plt>
  4049c4:	cbz	w0, 4049d4 <ferror@plt+0x2b04>
  4049c8:	mov	w0, #0x3                   	// #3
  4049cc:	cbnz	w0, 4049e0 <ferror@plt+0x2b10>
  4049d0:	b	40491c <ferror@plt+0x2a4c>
  4049d4:	add	x19, x21, x22
  4049d8:	add	x20, x23, x24
  4049dc:	cbz	w0, 40491c <ferror@plt+0x2a4c>
  4049e0:	cmp	w0, #0x3
  4049e4:	b.ne	4049ec <ferror@plt+0x2b1c>  // b.any
  4049e8:	mov	w0, wzr
  4049ec:	ldp	x20, x19, [sp, #64]
  4049f0:	ldp	x22, x21, [sp, #48]
  4049f4:	ldp	x24, x23, [sp, #32]
  4049f8:	ldp	x29, x30, [sp, #16]
  4049fc:	add	sp, sp, #0x50
  404a00:	ret
  404a04:	mov	x8, x0
  404a08:	str	xzr, [x1]
  404a0c:	mov	x0, x8
  404a10:	cbz	x8, 404a58 <ferror@plt+0x2b88>
  404a14:	ldrb	w9, [x0]
  404a18:	cmp	w9, #0x2f
  404a1c:	b.ne	404a30 <ferror@plt+0x2b60>  // b.any
  404a20:	mov	x8, x0
  404a24:	ldrb	w10, [x8, #1]!
  404a28:	cmp	w10, #0x2f
  404a2c:	b.eq	404a0c <ferror@plt+0x2b3c>  // b.none
  404a30:	cbz	w9, 404a54 <ferror@plt+0x2b84>
  404a34:	mov	w8, #0x1                   	// #1
  404a38:	str	x8, [x1]
  404a3c:	ldrb	w9, [x0, x8]
  404a40:	cbz	w9, 404a58 <ferror@plt+0x2b88>
  404a44:	cmp	w9, #0x2f
  404a48:	b.eq	404a58 <ferror@plt+0x2b88>  // b.none
  404a4c:	add	x8, x8, #0x1
  404a50:	b	404a38 <ferror@plt+0x2b68>
  404a54:	mov	x0, xzr
  404a58:	ret
  404a5c:	stp	x29, x30, [sp, #-64]!
  404a60:	orr	x8, x0, x1
  404a64:	stp	x24, x23, [sp, #16]
  404a68:	stp	x22, x21, [sp, #32]
  404a6c:	stp	x20, x19, [sp, #48]
  404a70:	mov	x29, sp
  404a74:	cbz	x8, 404aa8 <ferror@plt+0x2bd8>
  404a78:	mov	x19, x1
  404a7c:	mov	x22, x0
  404a80:	mov	x20, x2
  404a84:	cbz	x0, 404abc <ferror@plt+0x2bec>
  404a88:	cbz	x19, 404ad0 <ferror@plt+0x2c00>
  404a8c:	mov	x0, x22
  404a90:	bl	401a00 <strlen@plt>
  404a94:	mvn	x8, x0
  404a98:	cmp	x8, x20
  404a9c:	b.cs	404ad8 <ferror@plt+0x2c08>  // b.hs, b.nlast
  404aa0:	mov	x21, xzr
  404aa4:	b	404b14 <ferror@plt+0x2c44>
  404aa8:	adrp	x0, 405000 <ferror@plt+0x3130>
  404aac:	add	x0, x0, #0xbc5
  404ab0:	bl	401c20 <strdup@plt>
  404ab4:	mov	x21, x0
  404ab8:	b	404b14 <ferror@plt+0x2c44>
  404abc:	mov	x0, x19
  404ac0:	mov	x1, x20
  404ac4:	bl	401d50 <strndup@plt>
  404ac8:	mov	x21, x0
  404acc:	b	404b14 <ferror@plt+0x2c44>
  404ad0:	mov	x0, x22
  404ad4:	b	404ab0 <ferror@plt+0x2be0>
  404ad8:	add	x24, x0, x20
  404adc:	mov	x23, x0
  404ae0:	add	x0, x24, #0x1
  404ae4:	bl	401b80 <malloc@plt>
  404ae8:	mov	x21, x0
  404aec:	cbz	x0, 404b14 <ferror@plt+0x2c44>
  404af0:	mov	x0, x21
  404af4:	mov	x1, x22
  404af8:	mov	x2, x23
  404afc:	bl	4019c0 <memcpy@plt>
  404b00:	add	x0, x21, x23
  404b04:	mov	x1, x19
  404b08:	mov	x2, x20
  404b0c:	bl	4019c0 <memcpy@plt>
  404b10:	strb	wzr, [x21, x24]
  404b14:	mov	x0, x21
  404b18:	ldp	x20, x19, [sp, #48]
  404b1c:	ldp	x22, x21, [sp, #32]
  404b20:	ldp	x24, x23, [sp, #16]
  404b24:	ldp	x29, x30, [sp], #64
  404b28:	ret
  404b2c:	stp	x29, x30, [sp, #-32]!
  404b30:	stp	x20, x19, [sp, #16]
  404b34:	mov	x19, x1
  404b38:	mov	x20, x0
  404b3c:	mov	x29, sp
  404b40:	cbz	x1, 404b54 <ferror@plt+0x2c84>
  404b44:	mov	x0, x19
  404b48:	bl	401a00 <strlen@plt>
  404b4c:	mov	x2, x0
  404b50:	b	404b58 <ferror@plt+0x2c88>
  404b54:	mov	x2, xzr
  404b58:	mov	x0, x20
  404b5c:	mov	x1, x19
  404b60:	bl	404a5c <ferror@plt+0x2b8c>
  404b64:	ldp	x20, x19, [sp, #16]
  404b68:	ldp	x29, x30, [sp], #32
  404b6c:	ret
  404b70:	sub	sp, sp, #0x120
  404b74:	stp	x29, x30, [sp, #256]
  404b78:	add	x29, sp, #0x100
  404b7c:	add	x9, sp, #0x80
  404b80:	mov	x10, sp
  404b84:	mov	x11, #0xffffffffffffffd0    	// #-48
  404b88:	add	x8, x29, #0x20
  404b8c:	movk	x11, #0xff80, lsl #32
  404b90:	add	x9, x9, #0x30
  404b94:	add	x10, x10, #0x80
  404b98:	stp	x8, x9, [x29, #-32]
  404b9c:	stp	x10, x11, [x29, #-16]
  404ba0:	stp	q1, q2, [sp, #16]
  404ba4:	str	q0, [sp]
  404ba8:	ldp	q0, q1, [x29, #-32]
  404bac:	stp	x28, x19, [sp, #272]
  404bb0:	mov	x19, x0
  404bb4:	stp	x2, x3, [sp, #128]
  404bb8:	sub	x0, x29, #0x28
  404bbc:	sub	x2, x29, #0x50
  404bc0:	stp	x4, x5, [sp, #144]
  404bc4:	stp	x6, x7, [sp, #160]
  404bc8:	stp	q3, q4, [sp, #48]
  404bcc:	stp	q5, q6, [sp, #80]
  404bd0:	str	q7, [sp, #112]
  404bd4:	stp	q0, q1, [x29, #-80]
  404bd8:	bl	401d40 <vasprintf@plt>
  404bdc:	tbnz	w0, #31, 404c04 <ferror@plt+0x2d34>
  404be0:	ldur	x1, [x29, #-40]
  404be4:	sxtw	x2, w0
  404be8:	mov	x0, x19
  404bec:	bl	404a5c <ferror@plt+0x2b8c>
  404bf0:	ldur	x8, [x29, #-40]
  404bf4:	mov	x19, x0
  404bf8:	mov	x0, x8
  404bfc:	bl	401d10 <free@plt>
  404c00:	b	404c08 <ferror@plt+0x2d38>
  404c04:	mov	x19, xzr
  404c08:	mov	x0, x19
  404c0c:	ldp	x28, x19, [sp, #272]
  404c10:	ldp	x29, x30, [sp, #256]
  404c14:	add	sp, sp, #0x120
  404c18:	ret
  404c1c:	stp	x29, x30, [sp, #-80]!
  404c20:	stp	x24, x23, [sp, #32]
  404c24:	stp	x22, x21, [sp, #48]
  404c28:	stp	x20, x19, [sp, #64]
  404c2c:	ldr	x19, [x0]
  404c30:	str	x25, [sp, #16]
  404c34:	mov	x29, sp
  404c38:	ldrb	w8, [x19]
  404c3c:	cbz	w8, 404d3c <ferror@plt+0x2e6c>
  404c40:	mov	x20, x0
  404c44:	mov	x22, x1
  404c48:	mov	x0, x19
  404c4c:	mov	x1, x2
  404c50:	mov	w23, w3
  404c54:	mov	x21, x2
  404c58:	bl	401d60 <strspn@plt>
  404c5c:	add	x19, x19, x0
  404c60:	ldrb	w8, [x19]
  404c64:	cbz	x8, 404d38 <ferror@plt+0x2e68>
  404c68:	cbz	w23, 404cf0 <ferror@plt+0x2e20>
  404c6c:	cmp	w8, #0x3f
  404c70:	b.hi	404d08 <ferror@plt+0x2e38>  // b.pmore
  404c74:	mov	w9, #0x1                   	// #1
  404c78:	lsl	x8, x9, x8
  404c7c:	mov	x9, #0x1                   	// #1
  404c80:	movk	x9, #0x84, lsl #32
  404c84:	and	x8, x8, x9
  404c88:	cbz	x8, 404d08 <ferror@plt+0x2e38>
  404c8c:	mov	x23, x19
  404c90:	ldrb	w25, [x23], #1
  404c94:	add	x1, x29, #0x1c
  404c98:	strb	wzr, [x29, #29]
  404c9c:	mov	x0, x23
  404ca0:	strb	w25, [x29, #28]
  404ca4:	bl	404d74 <ferror@plt+0x2ea4>
  404ca8:	str	x0, [x22]
  404cac:	add	x8, x0, x19
  404cb0:	ldrb	w9, [x8, #1]
  404cb4:	mov	w8, wzr
  404cb8:	cbz	w9, 404d60 <ferror@plt+0x2e90>
  404cbc:	cmp	w9, w25
  404cc0:	b.ne	404d60 <ferror@plt+0x2e90>  // b.any
  404cc4:	add	x8, x0, x19
  404cc8:	ldrsb	w1, [x8, #2]
  404ccc:	mov	x24, x0
  404cd0:	cbz	w1, 404ce0 <ferror@plt+0x2e10>
  404cd4:	mov	x0, x21
  404cd8:	bl	401d70 <strchr@plt>
  404cdc:	cbz	x0, 404d5c <ferror@plt+0x2e8c>
  404ce0:	add	x8, x19, x24
  404ce4:	add	x19, x8, #0x2
  404ce8:	mov	w8, #0x1                   	// #1
  404cec:	b	404d64 <ferror@plt+0x2e94>
  404cf0:	mov	x0, x19
  404cf4:	mov	x1, x21
  404cf8:	bl	401e20 <strcspn@plt>
  404cfc:	str	x0, [x22]
  404d00:	add	x22, x19, x0
  404d04:	b	404d30 <ferror@plt+0x2e60>
  404d08:	mov	x0, x19
  404d0c:	mov	x1, x21
  404d10:	bl	404d74 <ferror@plt+0x2ea4>
  404d14:	str	x0, [x22]
  404d18:	add	x22, x19, x0
  404d1c:	ldrsb	w1, [x22]
  404d20:	cbz	w1, 404d30 <ferror@plt+0x2e60>
  404d24:	mov	x0, x21
  404d28:	bl	401d70 <strchr@plt>
  404d2c:	cbz	x0, 404d38 <ferror@plt+0x2e68>
  404d30:	str	x22, [x20]
  404d34:	b	404d40 <ferror@plt+0x2e70>
  404d38:	str	x19, [x20]
  404d3c:	mov	x19, xzr
  404d40:	mov	x0, x19
  404d44:	ldp	x20, x19, [sp, #64]
  404d48:	ldp	x22, x21, [sp, #48]
  404d4c:	ldp	x24, x23, [sp, #32]
  404d50:	ldr	x25, [sp, #16]
  404d54:	ldp	x29, x30, [sp], #80
  404d58:	ret
  404d5c:	mov	w8, wzr
  404d60:	mov	x23, x19
  404d64:	str	x19, [x20]
  404d68:	mov	x19, x23
  404d6c:	tbz	w8, #0, 404d3c <ferror@plt+0x2e6c>
  404d70:	b	404d40 <ferror@plt+0x2e70>
  404d74:	stp	x29, x30, [sp, #-48]!
  404d78:	stp	x22, x21, [sp, #16]
  404d7c:	stp	x20, x19, [sp, #32]
  404d80:	ldrb	w8, [x0]
  404d84:	mov	x29, sp
  404d88:	cbz	w8, 404dd8 <ferror@plt+0x2f08>
  404d8c:	mov	x19, x1
  404d90:	mov	x22, xzr
  404d94:	mov	w20, wzr
  404d98:	add	x21, x0, #0x1
  404d9c:	b	404dc0 <ferror@plt+0x2ef0>
  404da0:	sxtb	w1, w8
  404da4:	mov	x0, x19
  404da8:	bl	401d70 <strchr@plt>
  404dac:	cbnz	x0, 404de4 <ferror@plt+0x2f14>
  404db0:	mov	w20, wzr
  404db4:	ldrb	w8, [x21, x22]
  404db8:	add	x22, x22, #0x1
  404dbc:	cbz	w8, 404de4 <ferror@plt+0x2f14>
  404dc0:	cbnz	w20, 404db0 <ferror@plt+0x2ee0>
  404dc4:	and	w9, w8, #0xff
  404dc8:	cmp	w9, #0x5c
  404dcc:	b.ne	404da0 <ferror@plt+0x2ed0>  // b.any
  404dd0:	mov	w20, #0x1                   	// #1
  404dd4:	b	404db4 <ferror@plt+0x2ee4>
  404dd8:	mov	w20, wzr
  404ddc:	mov	w22, wzr
  404de0:	b	404de4 <ferror@plt+0x2f14>
  404de4:	sub	w8, w22, w20
  404de8:	ldp	x20, x19, [sp, #32]
  404dec:	ldp	x22, x21, [sp, #16]
  404df0:	sxtw	x0, w8
  404df4:	ldp	x29, x30, [sp], #48
  404df8:	ret
  404dfc:	stp	x29, x30, [sp, #-32]!
  404e00:	str	x19, [sp, #16]
  404e04:	mov	x19, x0
  404e08:	mov	x29, sp
  404e0c:	mov	x0, x19
  404e10:	bl	401bf0 <fgetc@plt>
  404e14:	cmn	w0, #0x1
  404e18:	b.eq	404e2c <ferror@plt+0x2f5c>  // b.none
  404e1c:	cmp	w0, #0xa
  404e20:	b.ne	404e0c <ferror@plt+0x2f3c>  // b.any
  404e24:	mov	w0, wzr
  404e28:	b	404e30 <ferror@plt+0x2f60>
  404e2c:	mov	w0, #0x1                   	// #1
  404e30:	ldr	x19, [sp, #16]
  404e34:	ldp	x29, x30, [sp], #32
  404e38:	ret
  404e3c:	stp	x29, x30, [sp, #-48]!
  404e40:	adrp	x0, 406000 <ferror@plt+0x4130>
  404e44:	add	x0, x0, #0x1f0
  404e48:	str	x21, [sp, #16]
  404e4c:	stp	x20, x19, [sp, #32]
  404e50:	mov	x29, sp
  404e54:	bl	401e60 <getenv@plt>
  404e58:	adrp	x8, 406000 <ferror@plt+0x4130>
  404e5c:	add	x8, x8, #0x1f6
  404e60:	cmp	x0, #0x0
  404e64:	csel	x19, x8, x0, eq  // eq = none
  404e68:	mov	x0, x19
  404e6c:	bl	404ee0 <ferror@plt+0x3010>
  404e70:	bl	401c00 <__xpg_basename@plt>
  404e74:	mov	x20, x0
  404e78:	bl	401a00 <strlen@plt>
  404e7c:	add	x0, x0, #0x2
  404e80:	bl	404f2c <ferror@plt+0x305c>
  404e84:	mov	w8, #0x2d                  	// #45
  404e88:	mov	x21, x0
  404e8c:	strb	w8, [x0], #1
  404e90:	mov	x1, x20
  404e94:	bl	401da0 <strcpy@plt>
  404e98:	mov	x0, x19
  404e9c:	mov	x1, x21
  404ea0:	mov	x2, xzr
  404ea4:	bl	401a60 <execl@plt>
  404ea8:	bl	401e50 <__errno_location@plt>
  404eac:	ldr	w8, [x0]
  404eb0:	adrp	x1, 405000 <ferror@plt+0x3130>
  404eb4:	add	x1, x1, #0xa13
  404eb8:	mov	w2, #0x5                   	// #5
  404ebc:	cmp	w8, #0x2
  404ec0:	mov	w8, #0x7e                  	// #126
  404ec4:	mov	x0, xzr
  404ec8:	cinc	w20, w8, eq  // eq = none
  404ecc:	bl	401df0 <dcgettext@plt>
  404ed0:	mov	x1, x0
  404ed4:	mov	w0, w20
  404ed8:	mov	x2, x19
  404edc:	bl	401eb0 <err@plt>
  404ee0:	stp	x29, x30, [sp, #-16]!
  404ee4:	mov	x29, sp
  404ee8:	cbz	x0, 404efc <ferror@plt+0x302c>
  404eec:	bl	401c20 <strdup@plt>
  404ef0:	cbz	x0, 404f1c <ferror@plt+0x304c>
  404ef4:	ldp	x29, x30, [sp], #16
  404ef8:	ret
  404efc:	adrp	x0, 406000 <ferror@plt+0x4130>
  404f00:	adrp	x1, 406000 <ferror@plt+0x4130>
  404f04:	adrp	x3, 406000 <ferror@plt+0x4130>
  404f08:	add	x0, x0, #0x1fe
  404f0c:	add	x1, x1, #0x202
  404f10:	add	x3, x3, #0x215
  404f14:	mov	w2, #0x4a                  	// #74
  404f18:	bl	401e40 <__assert_fail@plt>
  404f1c:	adrp	x1, 406000 <ferror@plt+0x4130>
  404f20:	add	x1, x1, #0x231
  404f24:	mov	w0, #0x1                   	// #1
  404f28:	bl	401eb0 <err@plt>
  404f2c:	stp	x29, x30, [sp, #-32]!
  404f30:	str	x19, [sp, #16]
  404f34:	mov	x29, sp
  404f38:	mov	x19, x0
  404f3c:	bl	401b80 <malloc@plt>
  404f40:	cbz	x19, 404f48 <ferror@plt+0x3078>
  404f44:	cbz	x0, 404f54 <ferror@plt+0x3084>
  404f48:	ldr	x19, [sp, #16]
  404f4c:	ldp	x29, x30, [sp], #32
  404f50:	ret
  404f54:	adrp	x1, 406000 <ferror@plt+0x4130>
  404f58:	add	x1, x1, #0x249
  404f5c:	mov	w0, #0x1                   	// #1
  404f60:	mov	x2, x19
  404f64:	bl	401eb0 <err@plt>
  404f68:	stp	x29, x30, [sp, #-48]!
  404f6c:	adrp	x1, 406000 <ferror@plt+0x4130>
  404f70:	add	x1, x1, #0x263
  404f74:	mov	w2, #0x3                   	// #3
  404f78:	str	x21, [sp, #16]
  404f7c:	stp	x20, x19, [sp, #32]
  404f80:	mov	x29, sp
  404f84:	mov	x19, x0
  404f88:	bl	401d20 <strncasecmp@plt>
  404f8c:	add	x8, x19, #0x3
  404f90:	cmp	w0, #0x0
  404f94:	csel	x19, x8, x19, eq  // eq = none
  404f98:	adrp	x1, 406000 <ferror@plt+0x4130>
  404f9c:	add	x1, x1, #0x267
  404fa0:	mov	w2, #0x2                   	// #2
  404fa4:	mov	x0, x19
  404fa8:	bl	401d20 <strncasecmp@plt>
  404fac:	cbz	w0, 404fe0 <ferror@plt+0x3110>
  404fb0:	adrp	x21, 416000 <ferror@plt+0x14130>
  404fb4:	mov	x20, xzr
  404fb8:	add	x21, x21, #0xbd8
  404fbc:	ldr	x0, [x21, x20]
  404fc0:	mov	x1, x19
  404fc4:	bl	401c10 <strcasecmp@plt>
  404fc8:	cbz	w0, 404fec <ferror@plt+0x311c>
  404fcc:	add	x20, x20, #0x10
  404fd0:	cmp	x20, #0x220
  404fd4:	b.ne	404fbc <ferror@plt+0x30ec>  // b.any
  404fd8:	mov	w0, #0xffffffff            	// #-1
  404fdc:	b	404ff4 <ferror@plt+0x3124>
  404fe0:	add	x0, x19, #0x2
  404fe4:	bl	405004 <ferror@plt+0x3134>
  404fe8:	b	404ff4 <ferror@plt+0x3124>
  404fec:	add	x8, x21, x20
  404ff0:	ldr	w0, [x8, #8]
  404ff4:	ldp	x20, x19, [sp, #32]
  404ff8:	ldr	x21, [sp, #16]
  404ffc:	ldp	x29, x30, [sp], #48
  405000:	ret
  405004:	sub	sp, sp, #0x40
  405008:	adrp	x1, 406000 <ferror@plt+0x4130>
  40500c:	add	x1, x1, #0x26a
  405010:	mov	w2, #0x4                   	// #4
  405014:	stp	x29, x30, [sp, #16]
  405018:	stp	x22, x21, [sp, #32]
  40501c:	stp	x20, x19, [sp, #48]
  405020:	add	x29, sp, #0x10
  405024:	mov	x19, x0
  405028:	str	xzr, [sp, #8]
  40502c:	bl	401d20 <strncasecmp@plt>
  405030:	cbz	w0, 40505c <ferror@plt+0x318c>
  405034:	adrp	x1, 406000 <ferror@plt+0x4130>
  405038:	add	x1, x1, #0x26f
  40503c:	mov	w2, #0x4                   	// #4
  405040:	mov	x0, x19
  405044:	bl	401d20 <strncasecmp@plt>
  405048:	cmp	w0, #0x0
  40504c:	add	x8, x19, #0x4
  405050:	cset	w22, eq  // eq = none
  405054:	csel	x19, x8, x19, eq  // eq = none
  405058:	b	405064 <ferror@plt+0x3194>
  40505c:	mov	w22, wzr
  405060:	add	x19, x19, #0x4
  405064:	bl	401ce0 <__ctype_b_loc@plt>
  405068:	ldr	x8, [x0]
  40506c:	ldrsb	x9, [x19]
  405070:	ldrh	w8, [x8, x9, lsl #1]
  405074:	tbnz	w8, #11, 405090 <ferror@plt+0x31c0>
  405078:	mov	w0, #0xffffffff            	// #-1
  40507c:	ldp	x20, x19, [sp, #48]
  405080:	ldp	x22, x21, [sp, #32]
  405084:	ldp	x29, x30, [sp, #16]
  405088:	add	sp, sp, #0x40
  40508c:	ret
  405090:	bl	401e50 <__errno_location@plt>
  405094:	mov	x21, x0
  405098:	str	wzr, [x0]
  40509c:	add	x1, sp, #0x8
  4050a0:	mov	w2, #0xa                   	// #10
  4050a4:	mov	x0, x19
  4050a8:	bl	401cf0 <strtol@plt>
  4050ac:	ldr	x8, [sp, #8]
  4050b0:	mov	x20, x0
  4050b4:	mov	w0, #0xffffffff            	// #-1
  4050b8:	cbz	x8, 40507c <ferror@plt+0x31ac>
  4050bc:	cmp	x19, x8
  4050c0:	b.eq	40507c <ferror@plt+0x31ac>  // b.none
  4050c4:	mov	w0, #0xffffffff            	// #-1
  4050c8:	tbnz	w20, #31, 40507c <ferror@plt+0x31ac>
  4050cc:	ldr	w8, [x21]
  4050d0:	cbnz	w8, 40507c <ferror@plt+0x31ac>
  4050d4:	cbz	w22, 4050e4 <ferror@plt+0x3214>
  4050d8:	bl	401a50 <__libc_current_sigrtmax@plt>
  4050dc:	sub	w19, w0, w20
  4050e0:	b	4050ec <ferror@plt+0x321c>
  4050e4:	bl	401bd0 <__libc_current_sigrtmin@plt>
  4050e8:	add	w19, w0, w20
  4050ec:	bl	401bd0 <__libc_current_sigrtmin@plt>
  4050f0:	cmp	w19, w0
  4050f4:	b.lt	405078 <ferror@plt+0x31a8>  // b.tstop
  4050f8:	bl	401a50 <__libc_current_sigrtmax@plt>
  4050fc:	cmp	w0, w19
  405100:	csinv	w0, w19, wzr, ge  // ge = tcont
  405104:	b	40507c <ferror@plt+0x31ac>
  405108:	adrp	x9, 416000 <ferror@plt+0x14130>
  40510c:	mov	x8, xzr
  405110:	add	x9, x9, #0xbd8
  405114:	add	x10, x9, x8
  405118:	ldr	w10, [x10, #8]
  40511c:	cmp	w10, w0
  405120:	b.eq	405138 <ferror@plt+0x3268>  // b.none
  405124:	add	x8, x8, #0x10
  405128:	cmp	x8, #0x220
  40512c:	b.ne	405114 <ferror@plt+0x3244>  // b.any
  405130:	mov	x0, xzr
  405134:	ret
  405138:	ldr	x0, [x9, x8]
  40513c:	ret
  405140:	cmp	x0, #0x21
  405144:	b.ls	405150 <ferror@plt+0x3280>  // b.plast
  405148:	mov	w0, #0xffffffff            	// #-1
  40514c:	ret
  405150:	adrp	x9, 416000 <ferror@plt+0x14130>
  405154:	mov	x8, x0
  405158:	add	x9, x9, #0xbd8
  40515c:	cbz	x1, 40516c <ferror@plt+0x329c>
  405160:	lsl	x10, x8, #4
  405164:	ldr	x10, [x9, x10]
  405168:	str	x10, [x1]
  40516c:	mov	w0, wzr
  405170:	cbz	x2, 405180 <ferror@plt+0x32b0>
  405174:	add	x8, x9, x8, lsl #4
  405178:	ldr	w8, [x8, #8]
  40517c:	str	w8, [x2]
  405180:	ret
  405184:	stp	x29, x30, [sp, #-48]!
  405188:	str	x21, [sp, #16]
  40518c:	adrp	x21, 417000 <ferror@plt+0x15130>
  405190:	ldr	w0, [x21, #868]
  405194:	stp	x20, x19, [sp, #32]
  405198:	mov	x29, sp
  40519c:	cmn	w0, #0x1
  4051a0:	b.ne	405200 <ferror@plt+0x3330>  // b.any
  4051a4:	adrp	x0, 406000 <ferror@plt+0x4130>
  4051a8:	adrp	x1, 405000 <ferror@plt+0x3130>
  4051ac:	add	x0, x0, #0x30e
  4051b0:	add	x1, x1, #0x73e
  4051b4:	bl	401b70 <fopen@plt>
  4051b8:	cbz	x0, 4051f8 <ferror@plt+0x3328>
  4051bc:	adrp	x1, 406000 <ferror@plt+0x4130>
  4051c0:	adrp	x2, 417000 <ferror@plt+0x15130>
  4051c4:	add	x1, x1, #0x32c
  4051c8:	add	x2, x2, #0x364
  4051cc:	mov	x19, x0
  4051d0:	bl	401ba0 <__isoc99_fscanf@plt>
  4051d4:	mov	w20, w0
  4051d8:	mov	x0, x19
  4051dc:	bl	401b50 <fclose@plt>
  4051e0:	cmp	w20, #0x1
  4051e4:	b.eq	4051f0 <ferror@plt+0x3320>  // b.none
  4051e8:	mov	w8, #0x25                  	// #37
  4051ec:	str	w8, [x21, #868]
  4051f0:	ldr	w0, [x21, #868]
  4051f4:	b	405200 <ferror@plt+0x3330>
  4051f8:	mov	w0, #0x25                  	// #37
  4051fc:	str	w0, [x21, #868]
  405200:	ldp	x20, x19, [sp, #32]
  405204:	ldr	x21, [sp, #16]
  405208:	ldp	x29, x30, [sp], #48
  40520c:	ret
  405210:	stp	x29, x30, [sp, #-64]!
  405214:	mov	x29, sp
  405218:	stp	x19, x20, [sp, #16]
  40521c:	adrp	x20, 416000 <ferror@plt+0x14130>
  405220:	add	x20, x20, #0xbd0
  405224:	stp	x21, x22, [sp, #32]
  405228:	adrp	x21, 416000 <ferror@plt+0x14130>
  40522c:	add	x21, x21, #0xbc8
  405230:	sub	x20, x20, x21
  405234:	mov	w22, w0
  405238:	stp	x23, x24, [sp, #48]
  40523c:	mov	x23, x1
  405240:	mov	x24, x2
  405244:	bl	401988 <memcpy@plt-0x38>
  405248:	cmp	xzr, x20, asr #3
  40524c:	b.eq	405278 <ferror@plt+0x33a8>  // b.none
  405250:	asr	x20, x20, #3
  405254:	mov	x19, #0x0                   	// #0
  405258:	ldr	x3, [x21, x19, lsl #3]
  40525c:	mov	x2, x24
  405260:	add	x19, x19, #0x1
  405264:	mov	x1, x23
  405268:	mov	w0, w22
  40526c:	blr	x3
  405270:	cmp	x20, x19
  405274:	b.ne	405258 <ferror@plt+0x3388>  // b.any
  405278:	ldp	x19, x20, [sp, #16]
  40527c:	ldp	x21, x22, [sp, #32]
  405280:	ldp	x23, x24, [sp, #48]
  405284:	ldp	x29, x30, [sp], #64
  405288:	ret
  40528c:	nop
  405290:	ret
  405294:	nop
  405298:	adrp	x2, 417000 <ferror@plt+0x15130>
  40529c:	mov	x1, #0x0                   	// #0
  4052a0:	ldr	x2, [x2, #664]
  4052a4:	b	401ac0 <__cxa_atexit@plt>
  4052a8:	mov	x2, x1
  4052ac:	mov	x1, x0
  4052b0:	mov	w0, #0x0                   	// #0
  4052b4:	b	401e70 <__xstat@plt>

Disassembly of section .fini:

00000000004052b8 <.fini>:
  4052b8:	stp	x29, x30, [sp, #-16]!
  4052bc:	mov	x29, sp
  4052c0:	ldp	x29, x30, [sp], #16
  4052c4:	ret
