// Seed: 1001351842
module module_0 (
    input wire id_0,
    input uwire id_1,
    input tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    output wand id_5,
    input tri id_6,
    output uwire id_7
);
  assign id_5 = -1'b0;
  wire id_9;
  assign module_1.id_1 = 0;
  wire id_10;
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1,
    input  wor   id_2,
    output wand  id_3
);
  always @* begin : LABEL_0
    id_0 <= -1'b0;
  end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_3,
      id_2,
      id_3,
      id_2,
      id_3
  );
endmodule
