<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>Julien</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>PL_registers</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">17</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>PL_registers_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fce48c5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>PL_registers_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>fce48c5e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>37cc13b1</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8c17ead0</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>start_PL_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>init_meas_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>freq_done_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>path_done_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>freq_val_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.FREQ_DATA_LENGTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>ifbw_val_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.IFBW_DATA_LENGTH&apos;)) - 1)">4</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>path_tx_val_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PATH_DATA_LENGTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>path_rx_val_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.PATH_DATA_LENGTH&apos;)) - 1)">23</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>IQ_rdy_PL_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I_TX_PL_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Q_TX_PL_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I_RX_PL_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Q_RX_PL_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>output_tilt_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.TILT_DATA_LENGTH&apos;)) - 1)">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>SPM_data_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.SPM_DATA_LENGTH&apos;)) - 1)">27</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FREQ_DATA_LENGTH</spirit:name>
        <spirit:displayName>Freq Data Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FREQ_DATA_LENGTH">6</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>IFBW_DATA_LENGTH</spirit:name>
        <spirit:displayName>Ifbw Data Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.IFBW_DATA_LENGTH">5</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>PATH_DATA_LENGTH</spirit:name>
        <spirit:displayName>Path Data Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PATH_DATA_LENGTH">24</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>TILT_DATA_LENGTH</spirit:name>
        <spirit:displayName>Tilt Data Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.TILT_DATA_LENGTH">3</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>SPM_DATA_LENGTH</spirit:name>
        <spirit:displayName>Spm Data Length</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.SPM_DATA_LENGTH">28</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/PL_registers_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PL_registers_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_27fcad6e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/PL_registers_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/PL_registers_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/PL_registers_v1_0/data/PL_registers.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PL_registers_v1_0/data/PL_registers.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PL_registers_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PL_registers_v1_0/src/PL_registers.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PL_registers_v1_0/src/PL_registers.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/PL_registers_v1_0/src/PL_registers_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/PL_registers_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_8c17ead0</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI IP for connecting memory mapped register from PL to PS</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">PL_registers_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FREQ_DATA_LENGTH</spirit:name>
      <spirit:displayName>Freq Data Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FREQ_DATA_LENGTH">6</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>IFBW_DATA_LENGTH</spirit:name>
      <spirit:displayName>Ifbw Data Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.IFBW_DATA_LENGTH">5</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>PATH_DATA_LENGTH</spirit:name>
      <spirit:displayName>Path Data Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PATH_DATA_LENGTH">24</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>TILT_DATA_LENGTH</spirit:name>
      <spirit:displayName>Tilt Data Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.TILT_DATA_LENGTH">3</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>SPM_DATA_LENGTH</spirit:name>
      <spirit:displayName>Spm Data Length</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.SPM_DATA_LENGTH">28</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>PL_registers_v1.0</xilinx:displayName>
      <xilinx:coreRevision>11</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>DIVTEC.LOCAL:user:PL_registers:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2024-05-07T13:02:19Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@154ec199_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d8460cc_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42e2e9a8_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@266d942d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16c7f934_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6e998692_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f0c3903_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5ce1bba9_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4744bc7a_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ab1695b_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45645f90_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5975a02d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ea0c6e4_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57b0223f_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@785e5f99_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c9965d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6f3b04df_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4231f51b_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@641bcf3a_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cb69acd_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d21e7eb_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77b8162_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@555c1a5b_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6033bd0d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21d1551b_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d1523d8_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@792e9f92_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32bb2f2_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ec18bd0_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7beb1dad_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6213c194_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f217aaf_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@37d64da2_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7f67e127_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@f9a5e2d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5299cd01_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7ea23716_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5178868e_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@43e0113c_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29c57c77_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6664fdd2_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11978ce4_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b5d533c_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29a5fc79_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4210c038_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@11444086_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@113c73d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4f5cd8fc_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4d255cdb_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2d44640f_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3dd41750_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@58b9012a_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@8239deb_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ade4811_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c8a6252_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67a57f59_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@66e3632e_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2b1c6ab7_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a531f3f_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@68222c36_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42ef40f1_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7e7f502a_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@131ff8c8_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7df4aa57_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@359e260c_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e5bc385_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@624cffae_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31a7db78_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@39fa03dc_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38c845d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@45f89b92_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@430565b2_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@468b6e12_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f839444_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10a32049_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@25e3e42a_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@482e16a1_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d69e076_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3c41f3c6_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@360221fe_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1c92c582_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@77d5ae45_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@787a2977_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@55ff3a11_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2aa66c82_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@61d4b8d_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7d1cd3d4_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@114ff5a_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@23fb700b_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@678e6863_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@716e512e_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d0b236_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@70faa682_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5253364e_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6b52fef_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2c66eccf_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4a85f057_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f7e314_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5286af7c_ARCHIVE_LOCATION">c:/Users/michjul/OneDrive - HESSO/Documents/4. HEIA-FR/Semestre 6/TB/vnam_usb/Vivado/ip_repo/PL_registers_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2023.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="a05db2c5"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="0505e6fe"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="d26c5a85"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="07bd47a7"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="75b48b21"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
