// Seed: 2992650859
module module_0 (
    output wand id_0,
    output logic id_1,
    input tri id_2,
    input supply1 id_3,
    input wand id_4,
    input wire id_5
);
  always_ff id_1 <= id_4 - 1;
endmodule
module module_1 (
    output tri1 id_0,
    input uwire id_1,
    input tri id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wor id_5,
    output logic id_6,
    output wire id_7
);
  initial id_6 <= id_5 && (id_5);
  wire id_9;
  module_0(
      id_3, id_6, id_1, id_1, id_5, id_5
  );
endmodule
