WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500152 heartbeat IPC: 3.99976 cumulative IPC: 3.99976 (Simulation time: 0 hr 0 min 34 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500153 cumulative IPC: 3.99976 (Simulation time: 0 hr 0 min 34 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500153 (Simulation time: 0 hr 0 min 34 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 8503160 heartbeat IPC: 1.66584 cumulative IPC: 1.66584 (Simulation time: 0 hr 1 min 29 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 14758006 heartbeat IPC: 1.59877 cumulative IPC: 1.63161 (Simulation time: 0 hr 2 min 26 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 21010500 heartbeat IPC: 1.59937 cumulative IPC: 1.62072 (Simulation time: 0 hr 3 min 24 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 27433804 heartbeat IPC: 1.55684 cumulative IPC: 1.60426 (Simulation time: 0 hr 4 min 21 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 33987134 heartbeat IPC: 1.52595 cumulative IPC: 1.58796 (Simulation time: 0 hr 5 min 19 sec) 
Simulation finished CPU 0 instructions: 50000004 cycles: 31486983 cumulative IPC: 1.58796 (Simulation time: 0 hr 5 min 19 sec) 

Simulation complete CPU 0 instructions: 50000004 cycles: 31486983 (Simulation time: 0 hr 5 min 19 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/trigger/benchs/644.nab_s-12459B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.58796 instructions: 50000004 cycles: 31486983
CPU 0 Branch Prediction Accuracy: 90.3272% MPKI: 13.827 Average ROB Occupancy at Mispredict: 32.0288
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.27594
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.5511
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     183144  HIT:     173900  MISS:       9244
LLC LOAD         ACCESS:     166030  HIT:     164394  MISS:       1636
LLC RFO          ACCESS:      12609  HIT:       5035  MISS:       7574
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:       4411  HIT:       4411  MISS:          0
LLC TRANSLATION  ACCESS:         94  HIT:         60  MISS:         34
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 91.1734 cycles
cpu0_DTLB TOTAL       ACCESS:   11841428  HIT:   11816933  MISS:      24495
cpu0_DTLB LOAD         ACCESS:   11841428  HIT:   11816933  MISS:      24495
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 5.14942 cycles
cpu0_ITLB TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   14570243  HIT:   14019430  MISS:     550813
cpu0_L1D LOAD         ACCESS:    9563522  HIT:    9149328  MISS:     414194
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5006581  HIT:    4870091  MISS:     136490
cpu0_L1D TRANSLATION  ACCESS:        140  HIT:         11  MISS:        129
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 13.9554 cycles
cpu0_L1I TOTAL       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I LOAD         ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     323214  HIT:     141096  MISS:     182118
cpu0_L2C LOAD         ACCESS:     291389  HIT:     125359  MISS:     166030
cpu0_L2C RFO          ACCESS:      16282  HIT:       3673  MISS:      12609
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:      15414  HIT:      12029  MISS:       3385
cpu0_L2C TRANSLATION  ACCESS:        129  HIT:         35  MISS:         94
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 24.3071 cycles
cpu0_STLB TOTAL       ACCESS:      11019  HIT:      10879  MISS:        140
cpu0_STLB LOAD         ACCESS:      11019  HIT:      10879  MISS:        140
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 270.308 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:       7769
  ROW_BUFFER_MISS:       1475
 AVG DBUS CONGESTED CYCLE:    3.85498
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

