// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition"

// DATE "10/25/2017 18:03:08"

// 
// Device: Altera EP2C20F484C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NoES (
	CLOCK_50,
	CIRAM_A10,
	CIRAM_CE,
	IRQ,
	CPU_D,
	PPU_D,
	CPU_RW,
	PPU_RD,
	SYSTEM_CLK,
	M2,
	ROMSEL,
	PPU_WR,
	PPU_A13,
	CPU_A,
	PPU_A,
	SW,
	LEDG,
	LEDR,
	CON1_D1);
input 	CLOCK_50;
input 	CIRAM_A10;
input 	CIRAM_CE;
input 	IRQ;
inout 	[7:0] CPU_D;
inout 	[7:0] PPU_D;
output 	CPU_RW;
output 	PPU_RD;
output 	SYSTEM_CLK;
output 	M2;
output 	ROMSEL;
output 	PPU_WR;
output 	PPU_A13;
output 	[14:0] CPU_A;
output 	[13:0] PPU_A;
input 	[9:0] SW;
output 	[7:0] LEDG;
output 	[9:0] LEDR;
output 	CON1_D1;

// Design Ports Information
// CPU_D[0]	=>  Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[1]	=>  Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[2]	=>  Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[3]	=>  Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[4]	=>  Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[5]	=>  Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[6]	=>  Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_D[7]	=>  Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[0]	=>  Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[1]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[2]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[3]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[4]	=>  Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[5]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_D[7]	=>  Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CIRAM_A10	=>  Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CIRAM_CE	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// IRQ	=>  Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CPU_RW	=>  Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_RD	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SYSTEM_CLK	=>  Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// M2	=>  Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// ROMSEL	=>  Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_WR	=>  Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A13	=>  Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[0]	=>  Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[1]	=>  Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[2]	=>  Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[3]	=>  Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[4]	=>  Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[5]	=>  Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[6]	=>  Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[7]	=>  Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[8]	=>  Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[9]	=>  Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[10]	=>  Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[11]	=>  Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[12]	=>  Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[13]	=>  Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CPU_A[14]	=>  Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[0]	=>  Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[1]	=>  Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[2]	=>  Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[3]	=>  Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[4]	=>  Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[5]	=>  Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[6]	=>  Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[7]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[8]	=>  Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[9]	=>  Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[10]	=>  Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[11]	=>  Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[12]	=>  Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// PPU_A[13]	=>  Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// SW[0]	=>  Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// LEDG[0]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[1]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[2]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[3]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[4]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[5]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[6]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDG[7]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[0]	=>  Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[1]	=>  Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[2]	=>  Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[3]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[4]	=>  Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[5]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[6]	=>  Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[7]	=>  Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[8]	=>  Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// LEDR[9]	=>  Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CON1_D1	=>  Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// CLOCK_50	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("NoES_v_fast.sdo");
// synopsys translate_on

wire \clockDivider[1]~26_combout ;
wire \clockDivider[3]~30_combout ;
wire \clockDivider[4]~32_combout ;
wire \clockDivider[6]~36_combout ;
wire \clockDivider[8]~40_combout ;
wire \clockDivider[10]~44_combout ;
wire \clockDivider[17]~58_combout ;
wire \clockDivider[19]~62_combout ;
wire \clockDivider[20]~64_combout ;
wire \clockDivider[22]~68_combout ;
wire \clockDivider[24]~72_combout ;
wire \CLOCK_50~combout ;
wire \CLOCK_50~clkctrl_outclk ;
wire \comb_21|data[5]~feeder_combout ;
wire \comb_21|accumulatorAC[0]~feeder_combout ;
wire \clockDivider[0]~78_combout ;
wire \clockDivider[1]~27 ;
wire \clockDivider[2]~28_combout ;
wire \clockDivider[2]~29 ;
wire \clockDivider[3]~31 ;
wire \clockDivider[4]~33 ;
wire \clockDivider[5]~34_combout ;
wire \clockDivider[5]~35 ;
wire \clockDivider[6]~37 ;
wire \clockDivider[7]~38_combout ;
wire \clockDivider[7]~39 ;
wire \clockDivider[8]~41 ;
wire \clockDivider[9]~42_combout ;
wire \clockDivider[9]~43 ;
wire \clockDivider[10]~45 ;
wire \clockDivider[11]~46_combout ;
wire \clockDivider[11]~47 ;
wire \clockDivider[12]~48_combout ;
wire \clockDivider[12]~49 ;
wire \clockDivider[13]~50_combout ;
wire \clockDivider[13]~51 ;
wire \clockDivider[14]~52_combout ;
wire \clockDivider[14]~53 ;
wire \clockDivider[15]~54_combout ;
wire \clockDivider[15]~55 ;
wire \clockDivider[16]~56_combout ;
wire \clockDivider[16]~57 ;
wire \clockDivider[17]~59 ;
wire \clockDivider[18]~60_combout ;
wire \clockDivider[18]~61 ;
wire \clockDivider[19]~63 ;
wire \clockDivider[20]~65 ;
wire \clockDivider[21]~66_combout ;
wire \clockDivider[21]~67 ;
wire \clockDivider[22]~69 ;
wire \clockDivider[23]~70_combout ;
wire \clockDivider[23]~71 ;
wire \clockDivider[24]~73 ;
wire \clockDivider[25]~74_combout ;
wire \clockDivider[25]~75 ;
wire \clockDivider[26]~76_combout ;
wire \clock~0_combout ;
wire \clock~regout ;
wire \clock~clkctrl_outclk ;
wire \comb_21|Add3~0_combout ;
wire \comb_21|addressOut[0]~feeder_combout ;
wire \data~2_combout ;
wire \comb_21|instruction[2]~feeder_combout ;
wire \comb_21|dataLoad~0_combout ;
wire \comb_21|dataLoad~regout ;
wire \comb_21|instruction[1]~feeder_combout ;
wire \data~5_combout ;
wire \comb_21|instruction[5]~feeder_combout ;
wire \comb_21|stage.00000001~1_combout ;
wire \data~4_combout ;
wire \comb_21|instruction[4]~feeder_combout ;
wire \comb_21|instruction[0]~feeder_combout ;
wire \comb_21|stage.00000001~2_combout ;
wire \comb_21|stage.00000001~3_combout ;
wire \comb_21|stage.00000001~regout ;
wire \comb_21|instruction[0]~1_combout ;
wire \comb_21|addressOut[0]~0_combout ;
wire \comb_21|addressOut[0]~1_combout ;
wire \data~1_combout ;
wire \comb_21|Add1~0_combout ;
wire \comb_21|Selector15~0_combout ;
wire \comb_21|Add1~1 ;
wire \comb_21|Add1~2_combout ;
wire \comb_21|Selector14~0_combout ;
wire \comb_21|Add3~1 ;
wire \comb_21|Add3~2_combout ;
wire \comb_21|addressOut[1]~feeder_combout ;
wire \data~3_combout ;
wire \comb_21|instruction[3]~feeder_combout ;
wire \comb_21|accumulatorAC[4]~feeder_combout ;
wire \comb_21|stage.00000001~0_combout ;
wire \comb_21|accumulatorAC[0]~1_combout ;
wire \comb_21|accumulatorAC[1]~feeder_combout ;
wire \comb_21|data[2]~feeder_combout ;
wire \comb_21|data[3]~feeder_combout ;
wire \comb_21|accumulatorAC[3]~feeder_combout ;
wire \comb_21|Equal0~0_combout ;
wire \comb_21|Equal0~1_combout ;
wire \comb_21|zeroZ~regout ;
wire \comb_21|programCounterPC[0]~0_combout ;
wire \comb_21|Add1~3 ;
wire \comb_21|Add1~4_combout ;
wire \comb_21|Selector13~0_combout ;
wire \comb_21|Add3~3 ;
wire \comb_21|Add3~4_combout ;
wire \comb_21|addressOut[2]~feeder_combout ;
wire \data~0_combout ;
wire [7:0] \comb_21|accumulatorAC ;
wire [7:0] data;
wire [7:0] \comb_21|instruction ;
wire [15:0] \comb_21|programCounterPC ;
wire [15:0] \comb_21|addressOut ;
wire [26:0] clockDivider;
wire [7:0] \comb_21|data ;


// Location: LCFF_X49_Y14_N21
cycloneii_lcell_ff \clockDivider[24] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[24]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[24]));

// Location: LCFF_X49_Y14_N17
cycloneii_lcell_ff \clockDivider[22] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[22]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[22]));

// Location: LCFF_X49_Y14_N13
cycloneii_lcell_ff \clockDivider[20] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[20]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[20]));

// Location: LCFF_X49_Y14_N11
cycloneii_lcell_ff \clockDivider[19] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[19]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[19]));

// Location: LCFF_X49_Y14_N7
cycloneii_lcell_ff \clockDivider[17] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[17]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[17]));

// Location: LCFF_X49_Y15_N25
cycloneii_lcell_ff \clockDivider[10] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[10]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[10]));

// Location: LCFF_X49_Y15_N21
cycloneii_lcell_ff \clockDivider[8] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[8]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[8]));

// Location: LCFF_X49_Y15_N17
cycloneii_lcell_ff \clockDivider[6] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[6]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[6]));

// Location: LCFF_X49_Y15_N13
cycloneii_lcell_ff \clockDivider[4] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[4]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[4]));

// Location: LCFF_X49_Y15_N11
cycloneii_lcell_ff \clockDivider[3] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[3]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[3]));

// Location: LCFF_X49_Y15_N7
cycloneii_lcell_ff \clockDivider[1] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[1]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[1]));

// Location: LCCOMB_X49_Y15_N6
cycloneii_lcell_comb \clockDivider[1]~26 (
// Equation(s):
// \clockDivider[1]~26_combout  = (clockDivider[1] & (clockDivider[0] $ (VCC))) # (!clockDivider[1] & (clockDivider[0] & VCC))
// \clockDivider[1]~27  = CARRY((clockDivider[1] & clockDivider[0]))

	.dataa(clockDivider[1]),
	.datab(clockDivider[0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\clockDivider[1]~26_combout ),
	.cout(\clockDivider[1]~27 ));
// synopsys translate_off
defparam \clockDivider[1]~26 .lut_mask = 16'h6688;
defparam \clockDivider[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N10
cycloneii_lcell_comb \clockDivider[3]~30 (
// Equation(s):
// \clockDivider[3]~30_combout  = (clockDivider[3] & (\clockDivider[2]~29  $ (GND))) # (!clockDivider[3] & (!\clockDivider[2]~29  & VCC))
// \clockDivider[3]~31  = CARRY((clockDivider[3] & !\clockDivider[2]~29 ))

	.dataa(clockDivider[3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[2]~29 ),
	.combout(\clockDivider[3]~30_combout ),
	.cout(\clockDivider[3]~31 ));
// synopsys translate_off
defparam \clockDivider[3]~30 .lut_mask = 16'hA50A;
defparam \clockDivider[3]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N12
cycloneii_lcell_comb \clockDivider[4]~32 (
// Equation(s):
// \clockDivider[4]~32_combout  = (clockDivider[4] & (!\clockDivider[3]~31 )) # (!clockDivider[4] & ((\clockDivider[3]~31 ) # (GND)))
// \clockDivider[4]~33  = CARRY((!\clockDivider[3]~31 ) # (!clockDivider[4]))

	.dataa(clockDivider[4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[3]~31 ),
	.combout(\clockDivider[4]~32_combout ),
	.cout(\clockDivider[4]~33 ));
// synopsys translate_off
defparam \clockDivider[4]~32 .lut_mask = 16'h5A5F;
defparam \clockDivider[4]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N16
cycloneii_lcell_comb \clockDivider[6]~36 (
// Equation(s):
// \clockDivider[6]~36_combout  = (clockDivider[6] & (!\clockDivider[5]~35 )) # (!clockDivider[6] & ((\clockDivider[5]~35 ) # (GND)))
// \clockDivider[6]~37  = CARRY((!\clockDivider[5]~35 ) # (!clockDivider[6]))

	.dataa(clockDivider[6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[5]~35 ),
	.combout(\clockDivider[6]~36_combout ),
	.cout(\clockDivider[6]~37 ));
// synopsys translate_off
defparam \clockDivider[6]~36 .lut_mask = 16'h5A5F;
defparam \clockDivider[6]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N20
cycloneii_lcell_comb \clockDivider[8]~40 (
// Equation(s):
// \clockDivider[8]~40_combout  = (clockDivider[8] & (!\clockDivider[7]~39 )) # (!clockDivider[8] & ((\clockDivider[7]~39 ) # (GND)))
// \clockDivider[8]~41  = CARRY((!\clockDivider[7]~39 ) # (!clockDivider[8]))

	.dataa(clockDivider[8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[7]~39 ),
	.combout(\clockDivider[8]~40_combout ),
	.cout(\clockDivider[8]~41 ));
// synopsys translate_off
defparam \clockDivider[8]~40 .lut_mask = 16'h5A5F;
defparam \clockDivider[8]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N24
cycloneii_lcell_comb \clockDivider[10]~44 (
// Equation(s):
// \clockDivider[10]~44_combout  = (clockDivider[10] & (!\clockDivider[9]~43 )) # (!clockDivider[10] & ((\clockDivider[9]~43 ) # (GND)))
// \clockDivider[10]~45  = CARRY((!\clockDivider[9]~43 ) # (!clockDivider[10]))

	.dataa(clockDivider[10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[9]~43 ),
	.combout(\clockDivider[10]~44_combout ),
	.cout(\clockDivider[10]~45 ));
// synopsys translate_off
defparam \clockDivider[10]~44 .lut_mask = 16'h5A5F;
defparam \clockDivider[10]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N6
cycloneii_lcell_comb \clockDivider[17]~58 (
// Equation(s):
// \clockDivider[17]~58_combout  = (clockDivider[17] & (\clockDivider[16]~57  $ (GND))) # (!clockDivider[17] & (!\clockDivider[16]~57  & VCC))
// \clockDivider[17]~59  = CARRY((clockDivider[17] & !\clockDivider[16]~57 ))

	.dataa(clockDivider[17]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[16]~57 ),
	.combout(\clockDivider[17]~58_combout ),
	.cout(\clockDivider[17]~59 ));
// synopsys translate_off
defparam \clockDivider[17]~58 .lut_mask = 16'hA50A;
defparam \clockDivider[17]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N10
cycloneii_lcell_comb \clockDivider[19]~62 (
// Equation(s):
// \clockDivider[19]~62_combout  = (clockDivider[19] & (\clockDivider[18]~61  $ (GND))) # (!clockDivider[19] & (!\clockDivider[18]~61  & VCC))
// \clockDivider[19]~63  = CARRY((clockDivider[19] & !\clockDivider[18]~61 ))

	.dataa(clockDivider[19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[18]~61 ),
	.combout(\clockDivider[19]~62_combout ),
	.cout(\clockDivider[19]~63 ));
// synopsys translate_off
defparam \clockDivider[19]~62 .lut_mask = 16'hA50A;
defparam \clockDivider[19]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N12
cycloneii_lcell_comb \clockDivider[20]~64 (
// Equation(s):
// \clockDivider[20]~64_combout  = (clockDivider[20] & (!\clockDivider[19]~63 )) # (!clockDivider[20] & ((\clockDivider[19]~63 ) # (GND)))
// \clockDivider[20]~65  = CARRY((!\clockDivider[19]~63 ) # (!clockDivider[20]))

	.dataa(clockDivider[20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[19]~63 ),
	.combout(\clockDivider[20]~64_combout ),
	.cout(\clockDivider[20]~65 ));
// synopsys translate_off
defparam \clockDivider[20]~64 .lut_mask = 16'h5A5F;
defparam \clockDivider[20]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N16
cycloneii_lcell_comb \clockDivider[22]~68 (
// Equation(s):
// \clockDivider[22]~68_combout  = (clockDivider[22] & (!\clockDivider[21]~67 )) # (!clockDivider[22] & ((\clockDivider[21]~67 ) # (GND)))
// \clockDivider[22]~69  = CARRY((!\clockDivider[21]~67 ) # (!clockDivider[22]))

	.dataa(clockDivider[22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[21]~67 ),
	.combout(\clockDivider[22]~68_combout ),
	.cout(\clockDivider[22]~69 ));
// synopsys translate_off
defparam \clockDivider[22]~68 .lut_mask = 16'h5A5F;
defparam \clockDivider[22]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y14_N20
cycloneii_lcell_comb \clockDivider[24]~72 (
// Equation(s):
// \clockDivider[24]~72_combout  = (clockDivider[24] & (!\clockDivider[23]~71 )) # (!clockDivider[24] & ((\clockDivider[23]~71 ) # (GND)))
// \clockDivider[24]~73  = CARRY((!\clockDivider[23]~71 ) # (!clockDivider[24]))

	.dataa(clockDivider[24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[23]~71 ),
	.combout(\clockDivider[24]~72_combout ),
	.cout(\clockDivider[24]~73 ));
// synopsys translate_off
defparam \clockDivider[24]~72 .lut_mask = 16'h5A5F;
defparam \clockDivider[24]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X48_Y5_N21
cycloneii_lcell_ff \comb_21|data[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(data[0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_21|dataLoad~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|data [0]));

// Location: LCFF_X45_Y5_N13
cycloneii_lcell_ff \comb_21|accumulatorAC[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|accumulatorAC[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|accumulatorAC[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|accumulatorAC [0]));

// Location: LCFF_X45_Y5_N15
cycloneii_lcell_ff \comb_21|accumulatorAC[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_21|data [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_21|accumulatorAC[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|accumulatorAC [5]));

// Location: LCFF_X48_Y5_N17
cycloneii_lcell_ff \comb_21|data[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|data[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|dataLoad~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|data [5]));

// Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CLOCK_50~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\CLOCK_50~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CLOCK_50));
// synopsys translate_off
defparam \CLOCK_50~I .input_async_reset = "none";
defparam \CLOCK_50~I .input_power_up = "low";
defparam \CLOCK_50~I .input_register_mode = "none";
defparam \CLOCK_50~I .input_sync_reset = "none";
defparam \CLOCK_50~I .oe_async_reset = "none";
defparam \CLOCK_50~I .oe_power_up = "low";
defparam \CLOCK_50~I .oe_register_mode = "none";
defparam \CLOCK_50~I .oe_sync_reset = "none";
defparam \CLOCK_50~I .operation_mode = "input";
defparam \CLOCK_50~I .output_async_reset = "none";
defparam \CLOCK_50~I .output_power_up = "low";
defparam \CLOCK_50~I .output_register_mode = "none";
defparam \CLOCK_50~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \CLOCK_50~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\CLOCK_50~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLOCK_50~clkctrl_outclk ));
// synopsys translate_off
defparam \CLOCK_50~clkctrl .clock_type = "global clock";
defparam \CLOCK_50~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N16
cycloneii_lcell_comb \comb_21|data[5]~feeder (
// Equation(s):
// \comb_21|data[5]~feeder_combout  = data[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[5]),
	.cin(gnd),
	.combout(\comb_21|data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|data[5]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N12
cycloneii_lcell_comb \comb_21|accumulatorAC[0]~feeder (
// Equation(s):
// \comb_21|accumulatorAC[0]~feeder_combout  = \comb_21|data [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|data [0]),
	.cin(gnd),
	.combout(\comb_21|accumulatorAC[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|accumulatorAC[0]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|accumulatorAC[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y15_N0
cycloneii_lcell_comb \clockDivider[0]~78 (
// Equation(s):
// \clockDivider[0]~78_combout  = !clockDivider[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(clockDivider[0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\clockDivider[0]~78_combout ),
	.cout());
// synopsys translate_off
defparam \clockDivider[0]~78 .lut_mask = 16'h0F0F;
defparam \clockDivider[0]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y15_N1
cycloneii_lcell_ff \clockDivider[0] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[0]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[0]));

// Location: LCCOMB_X49_Y15_N8
cycloneii_lcell_comb \clockDivider[2]~28 (
// Equation(s):
// \clockDivider[2]~28_combout  = (clockDivider[2] & (!\clockDivider[1]~27 )) # (!clockDivider[2] & ((\clockDivider[1]~27 ) # (GND)))
// \clockDivider[2]~29  = CARRY((!\clockDivider[1]~27 ) # (!clockDivider[2]))

	.dataa(vcc),
	.datab(clockDivider[2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[1]~27 ),
	.combout(\clockDivider[2]~28_combout ),
	.cout(\clockDivider[2]~29 ));
// synopsys translate_off
defparam \clockDivider[2]~28 .lut_mask = 16'h3C3F;
defparam \clockDivider[2]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y15_N9
cycloneii_lcell_ff \clockDivider[2] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[2]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[2]));

// Location: LCCOMB_X49_Y15_N14
cycloneii_lcell_comb \clockDivider[5]~34 (
// Equation(s):
// \clockDivider[5]~34_combout  = (clockDivider[5] & (\clockDivider[4]~33  $ (GND))) # (!clockDivider[5] & (!\clockDivider[4]~33  & VCC))
// \clockDivider[5]~35  = CARRY((clockDivider[5] & !\clockDivider[4]~33 ))

	.dataa(vcc),
	.datab(clockDivider[5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[4]~33 ),
	.combout(\clockDivider[5]~34_combout ),
	.cout(\clockDivider[5]~35 ));
// synopsys translate_off
defparam \clockDivider[5]~34 .lut_mask = 16'hC30C;
defparam \clockDivider[5]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y15_N15
cycloneii_lcell_ff \clockDivider[5] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[5]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[5]));

// Location: LCCOMB_X49_Y15_N18
cycloneii_lcell_comb \clockDivider[7]~38 (
// Equation(s):
// \clockDivider[7]~38_combout  = (clockDivider[7] & (\clockDivider[6]~37  $ (GND))) # (!clockDivider[7] & (!\clockDivider[6]~37  & VCC))
// \clockDivider[7]~39  = CARRY((clockDivider[7] & !\clockDivider[6]~37 ))

	.dataa(vcc),
	.datab(clockDivider[7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[6]~37 ),
	.combout(\clockDivider[7]~38_combout ),
	.cout(\clockDivider[7]~39 ));
// synopsys translate_off
defparam \clockDivider[7]~38 .lut_mask = 16'hC30C;
defparam \clockDivider[7]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y15_N19
cycloneii_lcell_ff \clockDivider[7] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[7]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[7]));

// Location: LCCOMB_X49_Y15_N22
cycloneii_lcell_comb \clockDivider[9]~42 (
// Equation(s):
// \clockDivider[9]~42_combout  = (clockDivider[9] & (\clockDivider[8]~41  $ (GND))) # (!clockDivider[9] & (!\clockDivider[8]~41  & VCC))
// \clockDivider[9]~43  = CARRY((clockDivider[9] & !\clockDivider[8]~41 ))

	.dataa(vcc),
	.datab(clockDivider[9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[8]~41 ),
	.combout(\clockDivider[9]~42_combout ),
	.cout(\clockDivider[9]~43 ));
// synopsys translate_off
defparam \clockDivider[9]~42 .lut_mask = 16'hC30C;
defparam \clockDivider[9]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y15_N23
cycloneii_lcell_ff \clockDivider[9] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[9]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[9]));

// Location: LCCOMB_X49_Y15_N26
cycloneii_lcell_comb \clockDivider[11]~46 (
// Equation(s):
// \clockDivider[11]~46_combout  = (clockDivider[11] & (\clockDivider[10]~45  $ (GND))) # (!clockDivider[11] & (!\clockDivider[10]~45  & VCC))
// \clockDivider[11]~47  = CARRY((clockDivider[11] & !\clockDivider[10]~45 ))

	.dataa(vcc),
	.datab(clockDivider[11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[10]~45 ),
	.combout(\clockDivider[11]~46_combout ),
	.cout(\clockDivider[11]~47 ));
// synopsys translate_off
defparam \clockDivider[11]~46 .lut_mask = 16'hC30C;
defparam \clockDivider[11]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y15_N27
cycloneii_lcell_ff \clockDivider[11] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[11]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[11]));

// Location: LCCOMB_X49_Y15_N28
cycloneii_lcell_comb \clockDivider[12]~48 (
// Equation(s):
// \clockDivider[12]~48_combout  = (clockDivider[12] & (!\clockDivider[11]~47 )) # (!clockDivider[12] & ((\clockDivider[11]~47 ) # (GND)))
// \clockDivider[12]~49  = CARRY((!\clockDivider[11]~47 ) # (!clockDivider[12]))

	.dataa(vcc),
	.datab(clockDivider[12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[11]~47 ),
	.combout(\clockDivider[12]~48_combout ),
	.cout(\clockDivider[12]~49 ));
// synopsys translate_off
defparam \clockDivider[12]~48 .lut_mask = 16'h3C3F;
defparam \clockDivider[12]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y15_N29
cycloneii_lcell_ff \clockDivider[12] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[12]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[12]));

// Location: LCCOMB_X49_Y15_N30
cycloneii_lcell_comb \clockDivider[13]~50 (
// Equation(s):
// \clockDivider[13]~50_combout  = (clockDivider[13] & (\clockDivider[12]~49  $ (GND))) # (!clockDivider[13] & (!\clockDivider[12]~49  & VCC))
// \clockDivider[13]~51  = CARRY((clockDivider[13] & !\clockDivider[12]~49 ))

	.dataa(vcc),
	.datab(clockDivider[13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[12]~49 ),
	.combout(\clockDivider[13]~50_combout ),
	.cout(\clockDivider[13]~51 ));
// synopsys translate_off
defparam \clockDivider[13]~50 .lut_mask = 16'hC30C;
defparam \clockDivider[13]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y15_N31
cycloneii_lcell_ff \clockDivider[13] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[13]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[13]));

// Location: LCCOMB_X49_Y14_N0
cycloneii_lcell_comb \clockDivider[14]~52 (
// Equation(s):
// \clockDivider[14]~52_combout  = (clockDivider[14] & (!\clockDivider[13]~51 )) # (!clockDivider[14] & ((\clockDivider[13]~51 ) # (GND)))
// \clockDivider[14]~53  = CARRY((!\clockDivider[13]~51 ) # (!clockDivider[14]))

	.dataa(vcc),
	.datab(clockDivider[14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[13]~51 ),
	.combout(\clockDivider[14]~52_combout ),
	.cout(\clockDivider[14]~53 ));
// synopsys translate_off
defparam \clockDivider[14]~52 .lut_mask = 16'h3C3F;
defparam \clockDivider[14]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N1
cycloneii_lcell_ff \clockDivider[14] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[14]~52_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[14]));

// Location: LCCOMB_X49_Y14_N2
cycloneii_lcell_comb \clockDivider[15]~54 (
// Equation(s):
// \clockDivider[15]~54_combout  = (clockDivider[15] & (\clockDivider[14]~53  $ (GND))) # (!clockDivider[15] & (!\clockDivider[14]~53  & VCC))
// \clockDivider[15]~55  = CARRY((clockDivider[15] & !\clockDivider[14]~53 ))

	.dataa(vcc),
	.datab(clockDivider[15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[14]~53 ),
	.combout(\clockDivider[15]~54_combout ),
	.cout(\clockDivider[15]~55 ));
// synopsys translate_off
defparam \clockDivider[15]~54 .lut_mask = 16'hC30C;
defparam \clockDivider[15]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N3
cycloneii_lcell_ff \clockDivider[15] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[15]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[15]));

// Location: LCCOMB_X49_Y14_N4
cycloneii_lcell_comb \clockDivider[16]~56 (
// Equation(s):
// \clockDivider[16]~56_combout  = (clockDivider[16] & (!\clockDivider[15]~55 )) # (!clockDivider[16] & ((\clockDivider[15]~55 ) # (GND)))
// \clockDivider[16]~57  = CARRY((!\clockDivider[15]~55 ) # (!clockDivider[16]))

	.dataa(vcc),
	.datab(clockDivider[16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[15]~55 ),
	.combout(\clockDivider[16]~56_combout ),
	.cout(\clockDivider[16]~57 ));
// synopsys translate_off
defparam \clockDivider[16]~56 .lut_mask = 16'h3C3F;
defparam \clockDivider[16]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N5
cycloneii_lcell_ff \clockDivider[16] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[16]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[16]));

// Location: LCCOMB_X49_Y14_N8
cycloneii_lcell_comb \clockDivider[18]~60 (
// Equation(s):
// \clockDivider[18]~60_combout  = (clockDivider[18] & (!\clockDivider[17]~59 )) # (!clockDivider[18] & ((\clockDivider[17]~59 ) # (GND)))
// \clockDivider[18]~61  = CARRY((!\clockDivider[17]~59 ) # (!clockDivider[18]))

	.dataa(vcc),
	.datab(clockDivider[18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[17]~59 ),
	.combout(\clockDivider[18]~60_combout ),
	.cout(\clockDivider[18]~61 ));
// synopsys translate_off
defparam \clockDivider[18]~60 .lut_mask = 16'h3C3F;
defparam \clockDivider[18]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N9
cycloneii_lcell_ff \clockDivider[18] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[18]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[18]));

// Location: LCCOMB_X49_Y14_N14
cycloneii_lcell_comb \clockDivider[21]~66 (
// Equation(s):
// \clockDivider[21]~66_combout  = (clockDivider[21] & (\clockDivider[20]~65  $ (GND))) # (!clockDivider[21] & (!\clockDivider[20]~65  & VCC))
// \clockDivider[21]~67  = CARRY((clockDivider[21] & !\clockDivider[20]~65 ))

	.dataa(vcc),
	.datab(clockDivider[21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[20]~65 ),
	.combout(\clockDivider[21]~66_combout ),
	.cout(\clockDivider[21]~67 ));
// synopsys translate_off
defparam \clockDivider[21]~66 .lut_mask = 16'hC30C;
defparam \clockDivider[21]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N15
cycloneii_lcell_ff \clockDivider[21] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[21]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[21]));

// Location: LCCOMB_X49_Y14_N18
cycloneii_lcell_comb \clockDivider[23]~70 (
// Equation(s):
// \clockDivider[23]~70_combout  = (clockDivider[23] & (\clockDivider[22]~69  $ (GND))) # (!clockDivider[23] & (!\clockDivider[22]~69  & VCC))
// \clockDivider[23]~71  = CARRY((clockDivider[23] & !\clockDivider[22]~69 ))

	.dataa(vcc),
	.datab(clockDivider[23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[22]~69 ),
	.combout(\clockDivider[23]~70_combout ),
	.cout(\clockDivider[23]~71 ));
// synopsys translate_off
defparam \clockDivider[23]~70 .lut_mask = 16'hC30C;
defparam \clockDivider[23]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N19
cycloneii_lcell_ff \clockDivider[23] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[23]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[23]));

// Location: LCCOMB_X49_Y14_N22
cycloneii_lcell_comb \clockDivider[25]~74 (
// Equation(s):
// \clockDivider[25]~74_combout  = (clockDivider[25] & (\clockDivider[24]~73  $ (GND))) # (!clockDivider[25] & (!\clockDivider[24]~73  & VCC))
// \clockDivider[25]~75  = CARRY((clockDivider[25] & !\clockDivider[24]~73 ))

	.dataa(vcc),
	.datab(clockDivider[25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[24]~73 ),
	.combout(\clockDivider[25]~74_combout ),
	.cout(\clockDivider[25]~75 ));
// synopsys translate_off
defparam \clockDivider[25]~74 .lut_mask = 16'hC30C;
defparam \clockDivider[25]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N23
cycloneii_lcell_ff \clockDivider[25] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[25]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[25]));

// Location: LCCOMB_X49_Y14_N24
cycloneii_lcell_comb \clockDivider[26]~76 (
// Equation(s):
// \clockDivider[26]~76_combout  = clockDivider[26] $ (\clockDivider[25]~75 )

	.dataa(clockDivider[26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\clockDivider[25]~75 ),
	.combout(\clockDivider[26]~76_combout ),
	.cout());
// synopsys translate_off
defparam \clockDivider[26]~76 .lut_mask = 16'h5A5A;
defparam \clockDivider[26]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X49_Y14_N25
cycloneii_lcell_ff \clockDivider[26] (
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clockDivider[26]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(clockDivider[26]));

// Location: LCCOMB_X49_Y14_N30
cycloneii_lcell_comb \clock~0 (
// Equation(s):
// \clock~0_combout  = !clockDivider[26]

	.dataa(vcc),
	.datab(vcc),
	.datac(clockDivider[26]),
	.datad(vcc),
	.cin(gnd),
	.combout(\clock~0_combout ),
	.cout());
// synopsys translate_off
defparam \clock~0 .lut_mask = 16'h0F0F;
defparam \clock~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y14_N31
cycloneii_lcell_ff clock(
	.clk(\CLOCK_50~clkctrl_outclk ),
	.datain(\clock~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\clock~regout ));

// Location: CLKCTRL_G7
cycloneii_clkctrl \clock~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clock~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clock~clkctrl_outclk ));
// synopsys translate_off
defparam \clock~clkctrl .clock_type = "global clock";
defparam \clock~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N10
cycloneii_lcell_comb \comb_21|Add3~0 (
// Equation(s):
// \comb_21|Add3~0_combout  = \comb_21|programCounterPC [0] $ (VCC)
// \comb_21|Add3~1  = CARRY(\comb_21|programCounterPC [0])

	.dataa(\comb_21|programCounterPC [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_21|Add3~0_combout ),
	.cout(\comb_21|Add3~1 ));
// synopsys translate_off
defparam \comb_21|Add3~0 .lut_mask = 16'h55AA;
defparam \comb_21|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N22
cycloneii_lcell_comb \comb_21|addressOut[0]~feeder (
// Equation(s):
// \comb_21|addressOut[0]~feeder_combout  = \comb_21|Add3~0_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|Add3~0_combout ),
	.cin(gnd),
	.combout(\comb_21|addressOut[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|addressOut[0]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|addressOut[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N28
cycloneii_lcell_comb \data~2 (
// Equation(s):
// \data~2_combout  = (\comb_21|addressOut [1] & \comb_21|addressOut [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_21|addressOut [1]),
	.datad(\comb_21|addressOut [2]),
	.cin(gnd),
	.combout(\data~2_combout ),
	.cout());
// synopsys translate_off
defparam \data~2 .lut_mask = 16'hF000;
defparam \data~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N29
cycloneii_lcell_ff \data[2] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[2]));

// Location: LCCOMB_X46_Y5_N10
cycloneii_lcell_comb \comb_21|instruction[2]~feeder (
// Equation(s):
// \comb_21|instruction[2]~feeder_combout  = data[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[2]),
	.cin(gnd),
	.combout(\comb_21|instruction[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|instruction[2]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|instruction[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N8
cycloneii_lcell_comb \comb_21|dataLoad~0 (
// Equation(s):
// \comb_21|dataLoad~0_combout  = !\comb_21|dataLoad~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_21|dataLoad~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_21|dataLoad~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|dataLoad~0 .lut_mask = 16'h0F0F;
defparam \comb_21|dataLoad~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N9
cycloneii_lcell_ff \comb_21|dataLoad (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|dataLoad~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|dataLoad~regout ));

// Location: LCCOMB_X46_Y5_N4
cycloneii_lcell_comb \comb_21|instruction[1]~feeder (
// Equation(s):
// \comb_21|instruction[1]~feeder_combout  = data[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[1]),
	.cin(gnd),
	.combout(\comb_21|instruction[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|instruction[1]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|instruction[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N5
cycloneii_lcell_ff \comb_21|instruction[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|instruction[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|instruction[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|instruction [1]));

// Location: LCCOMB_X47_Y5_N24
cycloneii_lcell_comb \data~5 (
// Equation(s):
// \data~5_combout  = (\comb_21|addressOut [2]) # (!\comb_21|addressOut [0])

	.dataa(vcc),
	.datab(\comb_21|addressOut [2]),
	.datac(vcc),
	.datad(\comb_21|addressOut [0]),
	.cin(gnd),
	.combout(\data~5_combout ),
	.cout());
// synopsys translate_off
defparam \data~5 .lut_mask = 16'hCCFF;
defparam \data~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N25
cycloneii_lcell_ff \data[5] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[5]));

// Location: LCCOMB_X46_Y5_N28
cycloneii_lcell_comb \comb_21|instruction[5]~feeder (
// Equation(s):
// \comb_21|instruction[5]~feeder_combout  = data[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[5]),
	.cin(gnd),
	.combout(\comb_21|instruction[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|instruction[5]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|instruction[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N29
cycloneii_lcell_ff \comb_21|instruction[5] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|instruction[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|instruction[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|instruction [5]));

// Location: LCCOMB_X46_Y5_N30
cycloneii_lcell_comb \comb_21|stage.00000001~1 (
// Equation(s):
// \comb_21|stage.00000001~1_combout  = (!\comb_21|instruction [2] & (!\comb_21|dataLoad~regout  & (!\comb_21|instruction [1] & \comb_21|instruction [5])))

	.dataa(\comb_21|instruction [2]),
	.datab(\comb_21|dataLoad~regout ),
	.datac(\comb_21|instruction [1]),
	.datad(\comb_21|instruction [5]),
	.cin(gnd),
	.combout(\comb_21|stage.00000001~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|stage.00000001~1 .lut_mask = 16'h0100;
defparam \comb_21|stage.00000001~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N20
cycloneii_lcell_comb \data~4 (
// Equation(s):
// \data~4_combout  = (\comb_21|addressOut [2]) # ((\comb_21|addressOut [1] & !\comb_21|addressOut [0]))

	.dataa(vcc),
	.datab(\comb_21|addressOut [2]),
	.datac(\comb_21|addressOut [1]),
	.datad(\comb_21|addressOut [0]),
	.cin(gnd),
	.combout(\data~4_combout ),
	.cout());
// synopsys translate_off
defparam \data~4 .lut_mask = 16'hCCFC;
defparam \data~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N21
cycloneii_lcell_ff \data[4] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[4]));

// Location: LCCOMB_X46_Y5_N14
cycloneii_lcell_comb \comb_21|instruction[4]~feeder (
// Equation(s):
// \comb_21|instruction[4]~feeder_combout  = data[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[4]),
	.cin(gnd),
	.combout(\comb_21|instruction[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|instruction[4]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|instruction[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N15
cycloneii_lcell_ff \comb_21|instruction[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|instruction[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|instruction[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|instruction [4]));

// Location: LCCOMB_X46_Y5_N22
cycloneii_lcell_comb \comb_21|instruction[0]~feeder (
// Equation(s):
// \comb_21|instruction[0]~feeder_combout  = data[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[0]),
	.cin(gnd),
	.combout(\comb_21|instruction[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|instruction[0]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|instruction[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N23
cycloneii_lcell_ff \comb_21|instruction[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|instruction[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|instruction[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|instruction [0]));

// Location: LCCOMB_X46_Y5_N12
cycloneii_lcell_comb \comb_21|stage.00000001~2 (
// Equation(s):
// \comb_21|stage.00000001~2_combout  = (!\comb_21|instruction [3] & (\comb_21|instruction [4] & !\comb_21|instruction [0]))

	.dataa(\comb_21|instruction [3]),
	.datab(\comb_21|instruction [4]),
	.datac(vcc),
	.datad(\comb_21|instruction [0]),
	.cin(gnd),
	.combout(\comb_21|stage.00000001~2_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|stage.00000001~2 .lut_mask = 16'h0044;
defparam \comb_21|stage.00000001~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N26
cycloneii_lcell_comb \comb_21|stage.00000001~3 (
// Equation(s):
// \comb_21|stage.00000001~3_combout  = (\comb_21|stage.00000001~1_combout  & ((\comb_21|stage.00000001~0_combout ) # (\comb_21|stage.00000001~regout  $ (\comb_21|stage.00000001~2_combout )))) # (!\comb_21|stage.00000001~1_combout  & 
// (((\comb_21|stage.00000001~regout ))))

	.dataa(\comb_21|stage.00000001~0_combout ),
	.datab(\comb_21|stage.00000001~1_combout ),
	.datac(\comb_21|stage.00000001~regout ),
	.datad(\comb_21|stage.00000001~2_combout ),
	.cin(gnd),
	.combout(\comb_21|stage.00000001~3_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|stage.00000001~3 .lut_mask = 16'hBCF8;
defparam \comb_21|stage.00000001~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N27
cycloneii_lcell_ff \comb_21|stage.00000001 (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|stage.00000001~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|stage.00000001~regout ));

// Location: LCCOMB_X46_Y5_N18
cycloneii_lcell_comb \comb_21|instruction[0]~1 (
// Equation(s):
// \comb_21|instruction[0]~1_combout  = (\comb_21|dataLoad~regout  & !\comb_21|stage.00000001~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\comb_21|dataLoad~regout ),
	.datad(\comb_21|stage.00000001~regout ),
	.cin(gnd),
	.combout(\comb_21|instruction[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|instruction[0]~1 .lut_mask = 16'h00F0;
defparam \comb_21|instruction[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N11
cycloneii_lcell_ff \comb_21|instruction[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|instruction[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|instruction[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|instruction [2]));

// Location: LCCOMB_X46_Y5_N2
cycloneii_lcell_comb \comb_21|addressOut[0]~0 (
// Equation(s):
// \comb_21|addressOut[0]~0_combout  = (\comb_21|instruction [0] & (((\comb_21|instruction [4]) # (!\comb_21|instruction [5])) # (!\comb_21|instruction [3]))) # (!\comb_21|instruction [0] & ((\comb_21|instruction [3]) # (\comb_21|instruction [4] $ 
// (\comb_21|instruction [5]))))

	.dataa(\comb_21|instruction [0]),
	.datab(\comb_21|instruction [3]),
	.datac(\comb_21|instruction [4]),
	.datad(\comb_21|instruction [5]),
	.cin(gnd),
	.combout(\comb_21|addressOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|addressOut[0]~0 .lut_mask = 16'hE7FE;
defparam \comb_21|addressOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N26
cycloneii_lcell_comb \comb_21|addressOut[0]~1 (
// Equation(s):
// \comb_21|addressOut[0]~1_combout  = (!\comb_21|dataLoad~regout  & (!\comb_21|instruction [2] & (!\comb_21|instruction [1] & !\comb_21|addressOut[0]~0_combout )))

	.dataa(\comb_21|dataLoad~regout ),
	.datab(\comb_21|instruction [2]),
	.datac(\comb_21|instruction [1]),
	.datad(\comb_21|addressOut[0]~0_combout ),
	.cin(gnd),
	.combout(\comb_21|addressOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|addressOut[0]~1 .lut_mask = 16'h0001;
defparam \comb_21|addressOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N23
cycloneii_lcell_ff \comb_21|addressOut[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|addressOut[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|addressOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|addressOut [0]));

// Location: LCCOMB_X47_Y5_N30
cycloneii_lcell_comb \data~1 (
// Equation(s):
// \data~1_combout  = (\comb_21|addressOut [2] & ((\comb_21|addressOut [1]) # (\comb_21|addressOut [0])))

	.dataa(vcc),
	.datab(\comb_21|addressOut [2]),
	.datac(\comb_21|addressOut [1]),
	.datad(\comb_21|addressOut [0]),
	.cin(gnd),
	.combout(\data~1_combout ),
	.cout());
// synopsys translate_off
defparam \data~1 .lut_mask = 16'hCCC0;
defparam \data~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N31
cycloneii_lcell_ff \data[1] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[1]));

// Location: LCFF_X48_Y5_N23
cycloneii_lcell_ff \comb_21|data[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(data[1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_21|dataLoad~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|data [1]));

// Location: LCCOMB_X48_Y5_N8
cycloneii_lcell_comb \comb_21|Add1~0 (
// Equation(s):
// \comb_21|Add1~0_combout  = (\comb_21|data [0] & ((\comb_21|programCounterPC [0]) # (GND))) # (!\comb_21|data [0] & (\comb_21|programCounterPC [0] $ (VCC)))
// \comb_21|Add1~1  = CARRY((\comb_21|data [0]) # (\comb_21|programCounterPC [0]))

	.dataa(\comb_21|data [0]),
	.datab(\comb_21|programCounterPC [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\comb_21|Add1~0_combout ),
	.cout(\comb_21|Add1~1 ));
// synopsys translate_off
defparam \comb_21|Add1~0 .lut_mask = 16'h99EE;
defparam \comb_21|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N16
cycloneii_lcell_comb \comb_21|Selector15~0 (
// Equation(s):
// \comb_21|Selector15~0_combout  = (\comb_21|programCounterPC[0]~0_combout  & ((\comb_21|Add3~0_combout ))) # (!\comb_21|programCounterPC[0]~0_combout  & (\comb_21|Add1~0_combout ))

	.dataa(vcc),
	.datab(\comb_21|programCounterPC[0]~0_combout ),
	.datac(\comb_21|Add1~0_combout ),
	.datad(\comb_21|Add3~0_combout ),
	.cin(gnd),
	.combout(\comb_21|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|Selector15~0 .lut_mask = 16'hFC30;
defparam \comb_21|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N17
cycloneii_lcell_ff \comb_21|programCounterPC[0] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|Selector15~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|addressOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|programCounterPC [0]));

// Location: LCCOMB_X48_Y5_N10
cycloneii_lcell_comb \comb_21|Add1~2 (
// Equation(s):
// \comb_21|Add1~2_combout  = (\comb_21|programCounterPC [1] & ((\comb_21|data [1] & (\comb_21|Add1~1  & VCC)) # (!\comb_21|data [1] & (!\comb_21|Add1~1 )))) # (!\comb_21|programCounterPC [1] & ((\comb_21|data [1] & (!\comb_21|Add1~1 )) # (!\comb_21|data [1] 
// & ((\comb_21|Add1~1 ) # (GND)))))
// \comb_21|Add1~3  = CARRY((\comb_21|programCounterPC [1] & (!\comb_21|data [1] & !\comb_21|Add1~1 )) # (!\comb_21|programCounterPC [1] & ((!\comb_21|Add1~1 ) # (!\comb_21|data [1]))))

	.dataa(\comb_21|programCounterPC [1]),
	.datab(\comb_21|data [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_21|Add1~1 ),
	.combout(\comb_21|Add1~2_combout ),
	.cout(\comb_21|Add1~3 ));
// synopsys translate_off
defparam \comb_21|Add1~2 .lut_mask = 16'h9617;
defparam \comb_21|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N0
cycloneii_lcell_comb \comb_21|Selector14~0 (
// Equation(s):
// \comb_21|Selector14~0_combout  = (\comb_21|programCounterPC[0]~0_combout  & ((\comb_21|Add3~2_combout ))) # (!\comb_21|programCounterPC[0]~0_combout  & (\comb_21|Add1~2_combout ))

	.dataa(vcc),
	.datab(\comb_21|programCounterPC[0]~0_combout ),
	.datac(\comb_21|Add1~2_combout ),
	.datad(\comb_21|Add3~2_combout ),
	.cin(gnd),
	.combout(\comb_21|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|Selector14~0 .lut_mask = 16'hFC30;
defparam \comb_21|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N1
cycloneii_lcell_ff \comb_21|programCounterPC[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|Selector14~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|addressOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|programCounterPC [1]));

// Location: LCCOMB_X47_Y5_N12
cycloneii_lcell_comb \comb_21|Add3~2 (
// Equation(s):
// \comb_21|Add3~2_combout  = (\comb_21|programCounterPC [1] & (!\comb_21|Add3~1 )) # (!\comb_21|programCounterPC [1] & ((\comb_21|Add3~1 ) # (GND)))
// \comb_21|Add3~3  = CARRY((!\comb_21|Add3~1 ) # (!\comb_21|programCounterPC [1]))

	.dataa(vcc),
	.datab(\comb_21|programCounterPC [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\comb_21|Add3~1 ),
	.combout(\comb_21|Add3~2_combout ),
	.cout(\comb_21|Add3~3 ));
// synopsys translate_off
defparam \comb_21|Add3~2 .lut_mask = 16'h3C3F;
defparam \comb_21|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N8
cycloneii_lcell_comb \comb_21|addressOut[1]~feeder (
// Equation(s):
// \comb_21|addressOut[1]~feeder_combout  = \comb_21|Add3~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|Add3~2_combout ),
	.cin(gnd),
	.combout(\comb_21|addressOut[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|addressOut[1]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|addressOut[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N9
cycloneii_lcell_ff \comb_21|addressOut[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|addressOut[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|addressOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|addressOut [1]));

// Location: LCCOMB_X47_Y5_N18
cycloneii_lcell_comb \data~3 (
// Equation(s):
// \data~3_combout  = \comb_21|addressOut [2] $ (((!\comb_21|addressOut [1] & !\comb_21|addressOut [0])))

	.dataa(vcc),
	.datab(\comb_21|addressOut [2]),
	.datac(\comb_21|addressOut [1]),
	.datad(\comb_21|addressOut [0]),
	.cin(gnd),
	.combout(\data~3_combout ),
	.cout());
// synopsys translate_off
defparam \data~3 .lut_mask = 16'hCCC3;
defparam \data~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N19
cycloneii_lcell_ff \data[3] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[3]));

// Location: LCCOMB_X46_Y5_N0
cycloneii_lcell_comb \comb_21|instruction[3]~feeder (
// Equation(s):
// \comb_21|instruction[3]~feeder_combout  = data[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[3]),
	.cin(gnd),
	.combout(\comb_21|instruction[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|instruction[3]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|instruction[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N1
cycloneii_lcell_ff \comb_21|instruction[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|instruction[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|instruction[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|instruction [3]));

// Location: LCFF_X48_Y5_N3
cycloneii_lcell_ff \comb_21|data[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(data[4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_21|dataLoad~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|data [4]));

// Location: LCCOMB_X45_Y5_N0
cycloneii_lcell_comb \comb_21|accumulatorAC[4]~feeder (
// Equation(s):
// \comb_21|accumulatorAC[4]~feeder_combout  = \comb_21|data [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|data [4]),
	.cin(gnd),
	.combout(\comb_21|accumulatorAC[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|accumulatorAC[4]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|accumulatorAC[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N24
cycloneii_lcell_comb \comb_21|stage.00000001~0 (
// Equation(s):
// \comb_21|stage.00000001~0_combout  = (\comb_21|instruction [3] & (!\comb_21|instruction [4] & \comb_21|instruction [0]))

	.dataa(vcc),
	.datab(\comb_21|instruction [3]),
	.datac(\comb_21|instruction [4]),
	.datad(\comb_21|instruction [0]),
	.cin(gnd),
	.combout(\comb_21|stage.00000001~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|stage.00000001~0 .lut_mask = 16'h0C00;
defparam \comb_21|stage.00000001~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y5_N14
cycloneii_lcell_comb \comb_21|accumulatorAC[0]~1 (
// Equation(s):
// \comb_21|accumulatorAC[0]~1_combout  = (\comb_21|stage.00000001~regout  & (\comb_21|stage.00000001~0_combout  & \comb_21|stage.00000001~1_combout ))

	.dataa(\comb_21|stage.00000001~regout ),
	.datab(\comb_21|stage.00000001~0_combout ),
	.datac(vcc),
	.datad(\comb_21|stage.00000001~1_combout ),
	.cin(gnd),
	.combout(\comb_21|accumulatorAC[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|accumulatorAC[0]~1 .lut_mask = 16'h8800;
defparam \comb_21|accumulatorAC[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y5_N1
cycloneii_lcell_ff \comb_21|accumulatorAC[4] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|accumulatorAC[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|accumulatorAC[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|accumulatorAC [4]));

// Location: LCCOMB_X45_Y5_N18
cycloneii_lcell_comb \comb_21|accumulatorAC[1]~feeder (
// Equation(s):
// \comb_21|accumulatorAC[1]~feeder_combout  = \comb_21|data [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|data [1]),
	.cin(gnd),
	.combout(\comb_21|accumulatorAC[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|accumulatorAC[1]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|accumulatorAC[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y5_N19
cycloneii_lcell_ff \comb_21|accumulatorAC[1] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|accumulatorAC[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|accumulatorAC[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|accumulatorAC [1]));

// Location: LCCOMB_X48_Y5_N28
cycloneii_lcell_comb \comb_21|data[2]~feeder (
// Equation(s):
// \comb_21|data[2]~feeder_combout  = data[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[2]),
	.cin(gnd),
	.combout(\comb_21|data[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|data[2]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|data[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y5_N29
cycloneii_lcell_ff \comb_21|data[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|data[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|dataLoad~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|data [2]));

// Location: LCFF_X45_Y5_N17
cycloneii_lcell_ff \comb_21|accumulatorAC[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\comb_21|data [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\comb_21|accumulatorAC[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|accumulatorAC [2]));

// Location: LCCOMB_X48_Y5_N26
cycloneii_lcell_comb \comb_21|data[3]~feeder (
// Equation(s):
// \comb_21|data[3]~feeder_combout  = data[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(data[3]),
	.cin(gnd),
	.combout(\comb_21|data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|data[3]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y5_N27
cycloneii_lcell_ff \comb_21|data[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|data[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|dataLoad~regout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|data [3]));

// Location: LCCOMB_X45_Y5_N22
cycloneii_lcell_comb \comb_21|accumulatorAC[3]~feeder (
// Equation(s):
// \comb_21|accumulatorAC[3]~feeder_combout  = \comb_21|data [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|data [3]),
	.cin(gnd),
	.combout(\comb_21|accumulatorAC[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|accumulatorAC[3]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|accumulatorAC[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y5_N23
cycloneii_lcell_ff \comb_21|accumulatorAC[3] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|accumulatorAC[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|accumulatorAC[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|accumulatorAC [3]));

// Location: LCCOMB_X45_Y5_N16
cycloneii_lcell_comb \comb_21|Equal0~0 (
// Equation(s):
// \comb_21|Equal0~0_combout  = (!\comb_21|accumulatorAC [0] & (!\comb_21|accumulatorAC [1] & (!\comb_21|accumulatorAC [2] & !\comb_21|accumulatorAC [3])))

	.dataa(\comb_21|accumulatorAC [0]),
	.datab(\comb_21|accumulatorAC [1]),
	.datac(\comb_21|accumulatorAC [2]),
	.datad(\comb_21|accumulatorAC [3]),
	.cin(gnd),
	.combout(\comb_21|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|Equal0~0 .lut_mask = 16'h0001;
defparam \comb_21|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y5_N20
cycloneii_lcell_comb \comb_21|Equal0~1 (
// Equation(s):
// \comb_21|Equal0~1_combout  = (\comb_21|accumulatorAC [5]) # ((\comb_21|accumulatorAC [4]) # (!\comb_21|Equal0~0_combout ))

	.dataa(\comb_21|accumulatorAC [5]),
	.datab(vcc),
	.datac(\comb_21|accumulatorAC [4]),
	.datad(\comb_21|Equal0~0_combout ),
	.cin(gnd),
	.combout(\comb_21|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|Equal0~1 .lut_mask = 16'hFAFF;
defparam \comb_21|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X46_Y5_N21
cycloneii_lcell_ff \comb_21|zeroZ (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|Equal0~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|instruction[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|zeroZ~regout ));

// Location: LCCOMB_X46_Y5_N16
cycloneii_lcell_comb \comb_21|programCounterPC[0]~0 (
// Equation(s):
// \comb_21|programCounterPC[0]~0_combout  = ((\comb_21|instruction [3]) # ((\comb_21|zeroZ~regout ) # (!\comb_21|stage.00000001~regout ))) # (!\comb_21|instruction [5])

	.dataa(\comb_21|instruction [5]),
	.datab(\comb_21|instruction [3]),
	.datac(\comb_21|zeroZ~regout ),
	.datad(\comb_21|stage.00000001~regout ),
	.cin(gnd),
	.combout(\comb_21|programCounterPC[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|programCounterPC[0]~0 .lut_mask = 16'hFDFF;
defparam \comb_21|programCounterPC[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y5_N12
cycloneii_lcell_comb \comb_21|Add1~4 (
// Equation(s):
// \comb_21|Add1~4_combout  = \comb_21|programCounterPC [2] $ (\comb_21|Add1~3  $ (!\comb_21|data [2]))

	.dataa(vcc),
	.datab(\comb_21|programCounterPC [2]),
	.datac(vcc),
	.datad(\comb_21|data [2]),
	.cin(\comb_21|Add1~3 ),
	.combout(\comb_21|Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|Add1~4 .lut_mask = 16'h3CC3;
defparam \comb_21|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N6
cycloneii_lcell_comb \comb_21|Selector13~0 (
// Equation(s):
// \comb_21|Selector13~0_combout  = (\comb_21|programCounterPC[0]~0_combout  & ((\comb_21|Add3~4_combout ))) # (!\comb_21|programCounterPC[0]~0_combout  & (\comb_21|Add1~4_combout ))

	.dataa(vcc),
	.datab(\comb_21|programCounterPC[0]~0_combout ),
	.datac(\comb_21|Add1~4_combout ),
	.datad(\comb_21|Add3~4_combout ),
	.cin(gnd),
	.combout(\comb_21|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|Selector13~0 .lut_mask = 16'hFC30;
defparam \comb_21|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N7
cycloneii_lcell_ff \comb_21|programCounterPC[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|Selector13~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|addressOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|programCounterPC [2]));

// Location: LCCOMB_X47_Y5_N14
cycloneii_lcell_comb \comb_21|Add3~4 (
// Equation(s):
// \comb_21|Add3~4_combout  = \comb_21|Add3~3  $ (!\comb_21|programCounterPC [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|programCounterPC [2]),
	.cin(\comb_21|Add3~3 ),
	.combout(\comb_21|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|Add3~4 .lut_mask = 16'hF00F;
defparam \comb_21|Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y5_N2
cycloneii_lcell_comb \comb_21|addressOut[2]~feeder (
// Equation(s):
// \comb_21|addressOut[2]~feeder_combout  = \comb_21|Add3~4_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\comb_21|Add3~4_combout ),
	.cin(gnd),
	.combout(\comb_21|addressOut[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \comb_21|addressOut[2]~feeder .lut_mask = 16'hFF00;
defparam \comb_21|addressOut[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N3
cycloneii_lcell_ff \comb_21|addressOut[2] (
	.clk(!\clock~clkctrl_outclk ),
	.datain(\comb_21|addressOut[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\comb_21|addressOut[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\comb_21|addressOut [2]));

// Location: LCCOMB_X47_Y5_N4
cycloneii_lcell_comb \data~0 (
// Equation(s):
// \data~0_combout  = (\comb_21|addressOut [2] & (\comb_21|addressOut [1])) # (!\comb_21|addressOut [2] & (!\comb_21|addressOut [1] & !\comb_21|addressOut [0]))

	.dataa(vcc),
	.datab(\comb_21|addressOut [2]),
	.datac(\comb_21|addressOut [1]),
	.datad(\comb_21|addressOut [0]),
	.cin(gnd),
	.combout(\data~0_combout ),
	.cout());
// synopsys translate_off
defparam \data~0 .lut_mask = 16'hC0C3;
defparam \data~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y5_N5
cycloneii_lcell_ff \data[0] (
	.clk(\clock~clkctrl_outclk ),
	.datain(\data~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(data[0]));

// Location: PIN_K20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[0]));
// synopsys translate_off
defparam \CPU_D[0]~I .input_async_reset = "none";
defparam \CPU_D[0]~I .input_power_up = "low";
defparam \CPU_D[0]~I .input_register_mode = "none";
defparam \CPU_D[0]~I .input_sync_reset = "none";
defparam \CPU_D[0]~I .oe_async_reset = "none";
defparam \CPU_D[0]~I .oe_power_up = "low";
defparam \CPU_D[0]~I .oe_register_mode = "none";
defparam \CPU_D[0]~I .oe_sync_reset = "none";
defparam \CPU_D[0]~I .open_drain_output = "true";
defparam \CPU_D[0]~I .operation_mode = "bidir";
defparam \CPU_D[0]~I .output_async_reset = "none";
defparam \CPU_D[0]~I .output_power_up = "low";
defparam \CPU_D[0]~I .output_register_mode = "none";
defparam \CPU_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[1]));
// synopsys translate_off
defparam \CPU_D[1]~I .input_async_reset = "none";
defparam \CPU_D[1]~I .input_power_up = "low";
defparam \CPU_D[1]~I .input_register_mode = "none";
defparam \CPU_D[1]~I .input_sync_reset = "none";
defparam \CPU_D[1]~I .oe_async_reset = "none";
defparam \CPU_D[1]~I .oe_power_up = "low";
defparam \CPU_D[1]~I .oe_register_mode = "none";
defparam \CPU_D[1]~I .oe_sync_reset = "none";
defparam \CPU_D[1]~I .open_drain_output = "true";
defparam \CPU_D[1]~I .operation_mode = "bidir";
defparam \CPU_D[1]~I .output_async_reset = "none";
defparam \CPU_D[1]~I .output_power_up = "low";
defparam \CPU_D[1]~I .output_register_mode = "none";
defparam \CPU_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[2]));
// synopsys translate_off
defparam \CPU_D[2]~I .input_async_reset = "none";
defparam \CPU_D[2]~I .input_power_up = "low";
defparam \CPU_D[2]~I .input_register_mode = "none";
defparam \CPU_D[2]~I .input_sync_reset = "none";
defparam \CPU_D[2]~I .oe_async_reset = "none";
defparam \CPU_D[2]~I .oe_power_up = "low";
defparam \CPU_D[2]~I .oe_register_mode = "none";
defparam \CPU_D[2]~I .oe_sync_reset = "none";
defparam \CPU_D[2]~I .open_drain_output = "true";
defparam \CPU_D[2]~I .operation_mode = "bidir";
defparam \CPU_D[2]~I .output_async_reset = "none";
defparam \CPU_D[2]~I .output_power_up = "low";
defparam \CPU_D[2]~I .output_register_mode = "none";
defparam \CPU_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[3]));
// synopsys translate_off
defparam \CPU_D[3]~I .input_async_reset = "none";
defparam \CPU_D[3]~I .input_power_up = "low";
defparam \CPU_D[3]~I .input_register_mode = "none";
defparam \CPU_D[3]~I .input_sync_reset = "none";
defparam \CPU_D[3]~I .oe_async_reset = "none";
defparam \CPU_D[3]~I .oe_power_up = "low";
defparam \CPU_D[3]~I .oe_register_mode = "none";
defparam \CPU_D[3]~I .oe_sync_reset = "none";
defparam \CPU_D[3]~I .open_drain_output = "true";
defparam \CPU_D[3]~I .operation_mode = "bidir";
defparam \CPU_D[3]~I .output_async_reset = "none";
defparam \CPU_D[3]~I .output_power_up = "low";
defparam \CPU_D[3]~I .output_register_mode = "none";
defparam \CPU_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[4]));
// synopsys translate_off
defparam \CPU_D[4]~I .input_async_reset = "none";
defparam \CPU_D[4]~I .input_power_up = "low";
defparam \CPU_D[4]~I .input_register_mode = "none";
defparam \CPU_D[4]~I .input_sync_reset = "none";
defparam \CPU_D[4]~I .oe_async_reset = "none";
defparam \CPU_D[4]~I .oe_power_up = "low";
defparam \CPU_D[4]~I .oe_register_mode = "none";
defparam \CPU_D[4]~I .oe_sync_reset = "none";
defparam \CPU_D[4]~I .open_drain_output = "true";
defparam \CPU_D[4]~I .operation_mode = "bidir";
defparam \CPU_D[4]~I .output_async_reset = "none";
defparam \CPU_D[4]~I .output_power_up = "low";
defparam \CPU_D[4]~I .output_register_mode = "none";
defparam \CPU_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[5]));
// synopsys translate_off
defparam \CPU_D[5]~I .input_async_reset = "none";
defparam \CPU_D[5]~I .input_power_up = "low";
defparam \CPU_D[5]~I .input_register_mode = "none";
defparam \CPU_D[5]~I .input_sync_reset = "none";
defparam \CPU_D[5]~I .oe_async_reset = "none";
defparam \CPU_D[5]~I .oe_power_up = "low";
defparam \CPU_D[5]~I .oe_register_mode = "none";
defparam \CPU_D[5]~I .oe_sync_reset = "none";
defparam \CPU_D[5]~I .open_drain_output = "true";
defparam \CPU_D[5]~I .operation_mode = "bidir";
defparam \CPU_D[5]~I .output_async_reset = "none";
defparam \CPU_D[5]~I .output_power_up = "low";
defparam \CPU_D[5]~I .output_register_mode = "none";
defparam \CPU_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[6]));
// synopsys translate_off
defparam \CPU_D[6]~I .input_async_reset = "none";
defparam \CPU_D[6]~I .input_power_up = "low";
defparam \CPU_D[6]~I .input_register_mode = "none";
defparam \CPU_D[6]~I .input_sync_reset = "none";
defparam \CPU_D[6]~I .oe_async_reset = "none";
defparam \CPU_D[6]~I .oe_power_up = "low";
defparam \CPU_D[6]~I .oe_register_mode = "none";
defparam \CPU_D[6]~I .oe_sync_reset = "none";
defparam \CPU_D[6]~I .open_drain_output = "true";
defparam \CPU_D[6]~I .operation_mode = "bidir";
defparam \CPU_D[6]~I .output_async_reset = "none";
defparam \CPU_D[6]~I .output_power_up = "low";
defparam \CPU_D[6]~I .output_register_mode = "none";
defparam \CPU_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_D[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_D[7]));
// synopsys translate_off
defparam \CPU_D[7]~I .input_async_reset = "none";
defparam \CPU_D[7]~I .input_power_up = "low";
defparam \CPU_D[7]~I .input_register_mode = "none";
defparam \CPU_D[7]~I .input_sync_reset = "none";
defparam \CPU_D[7]~I .oe_async_reset = "none";
defparam \CPU_D[7]~I .oe_power_up = "low";
defparam \CPU_D[7]~I .oe_register_mode = "none";
defparam \CPU_D[7]~I .oe_sync_reset = "none";
defparam \CPU_D[7]~I .open_drain_output = "true";
defparam \CPU_D[7]~I .operation_mode = "bidir";
defparam \CPU_D[7]~I .output_async_reset = "none";
defparam \CPU_D[7]~I .output_power_up = "low";
defparam \CPU_D[7]~I .output_register_mode = "none";
defparam \CPU_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[0]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[0]));
// synopsys translate_off
defparam \PPU_D[0]~I .input_async_reset = "none";
defparam \PPU_D[0]~I .input_power_up = "low";
defparam \PPU_D[0]~I .input_register_mode = "none";
defparam \PPU_D[0]~I .input_sync_reset = "none";
defparam \PPU_D[0]~I .oe_async_reset = "none";
defparam \PPU_D[0]~I .oe_power_up = "low";
defparam \PPU_D[0]~I .oe_register_mode = "none";
defparam \PPU_D[0]~I .oe_sync_reset = "none";
defparam \PPU_D[0]~I .open_drain_output = "true";
defparam \PPU_D[0]~I .operation_mode = "bidir";
defparam \PPU_D[0]~I .output_async_reset = "none";
defparam \PPU_D[0]~I .output_power_up = "low";
defparam \PPU_D[0]~I .output_register_mode = "none";
defparam \PPU_D[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[1]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[1]));
// synopsys translate_off
defparam \PPU_D[1]~I .input_async_reset = "none";
defparam \PPU_D[1]~I .input_power_up = "low";
defparam \PPU_D[1]~I .input_register_mode = "none";
defparam \PPU_D[1]~I .input_sync_reset = "none";
defparam \PPU_D[1]~I .oe_async_reset = "none";
defparam \PPU_D[1]~I .oe_power_up = "low";
defparam \PPU_D[1]~I .oe_register_mode = "none";
defparam \PPU_D[1]~I .oe_sync_reset = "none";
defparam \PPU_D[1]~I .open_drain_output = "true";
defparam \PPU_D[1]~I .operation_mode = "bidir";
defparam \PPU_D[1]~I .output_async_reset = "none";
defparam \PPU_D[1]~I .output_power_up = "low";
defparam \PPU_D[1]~I .output_register_mode = "none";
defparam \PPU_D[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[2]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[2]));
// synopsys translate_off
defparam \PPU_D[2]~I .input_async_reset = "none";
defparam \PPU_D[2]~I .input_power_up = "low";
defparam \PPU_D[2]~I .input_register_mode = "none";
defparam \PPU_D[2]~I .input_sync_reset = "none";
defparam \PPU_D[2]~I .oe_async_reset = "none";
defparam \PPU_D[2]~I .oe_power_up = "low";
defparam \PPU_D[2]~I .oe_register_mode = "none";
defparam \PPU_D[2]~I .oe_sync_reset = "none";
defparam \PPU_D[2]~I .open_drain_output = "true";
defparam \PPU_D[2]~I .operation_mode = "bidir";
defparam \PPU_D[2]~I .output_async_reset = "none";
defparam \PPU_D[2]~I .output_power_up = "low";
defparam \PPU_D[2]~I .output_register_mode = "none";
defparam \PPU_D[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[3]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[3]));
// synopsys translate_off
defparam \PPU_D[3]~I .input_async_reset = "none";
defparam \PPU_D[3]~I .input_power_up = "low";
defparam \PPU_D[3]~I .input_register_mode = "none";
defparam \PPU_D[3]~I .input_sync_reset = "none";
defparam \PPU_D[3]~I .oe_async_reset = "none";
defparam \PPU_D[3]~I .oe_power_up = "low";
defparam \PPU_D[3]~I .oe_register_mode = "none";
defparam \PPU_D[3]~I .oe_sync_reset = "none";
defparam \PPU_D[3]~I .open_drain_output = "true";
defparam \PPU_D[3]~I .operation_mode = "bidir";
defparam \PPU_D[3]~I .output_async_reset = "none";
defparam \PPU_D[3]~I .output_power_up = "low";
defparam \PPU_D[3]~I .output_register_mode = "none";
defparam \PPU_D[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[4]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[4]));
// synopsys translate_off
defparam \PPU_D[4]~I .input_async_reset = "none";
defparam \PPU_D[4]~I .input_power_up = "low";
defparam \PPU_D[4]~I .input_register_mode = "none";
defparam \PPU_D[4]~I .input_sync_reset = "none";
defparam \PPU_D[4]~I .oe_async_reset = "none";
defparam \PPU_D[4]~I .oe_power_up = "low";
defparam \PPU_D[4]~I .oe_register_mode = "none";
defparam \PPU_D[4]~I .oe_sync_reset = "none";
defparam \PPU_D[4]~I .open_drain_output = "true";
defparam \PPU_D[4]~I .operation_mode = "bidir";
defparam \PPU_D[4]~I .output_async_reset = "none";
defparam \PPU_D[4]~I .output_power_up = "low";
defparam \PPU_D[4]~I .output_register_mode = "none";
defparam \PPU_D[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[5]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[5]));
// synopsys translate_off
defparam \PPU_D[5]~I .input_async_reset = "none";
defparam \PPU_D[5]~I .input_power_up = "low";
defparam \PPU_D[5]~I .input_register_mode = "none";
defparam \PPU_D[5]~I .input_sync_reset = "none";
defparam \PPU_D[5]~I .oe_async_reset = "none";
defparam \PPU_D[5]~I .oe_power_up = "low";
defparam \PPU_D[5]~I .oe_register_mode = "none";
defparam \PPU_D[5]~I .oe_sync_reset = "none";
defparam \PPU_D[5]~I .open_drain_output = "true";
defparam \PPU_D[5]~I .operation_mode = "bidir";
defparam \PPU_D[5]~I .output_async_reset = "none";
defparam \PPU_D[5]~I .output_power_up = "low";
defparam \PPU_D[5]~I .output_register_mode = "none";
defparam \PPU_D[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[6]));
// synopsys translate_off
defparam \PPU_D[6]~I .input_async_reset = "none";
defparam \PPU_D[6]~I .input_power_up = "low";
defparam \PPU_D[6]~I .input_register_mode = "none";
defparam \PPU_D[6]~I .input_sync_reset = "none";
defparam \PPU_D[6]~I .oe_async_reset = "none";
defparam \PPU_D[6]~I .oe_power_up = "low";
defparam \PPU_D[6]~I .oe_register_mode = "none";
defparam \PPU_D[6]~I .oe_sync_reset = "none";
defparam \PPU_D[6]~I .open_drain_output = "true";
defparam \PPU_D[6]~I .operation_mode = "bidir";
defparam \PPU_D[6]~I .output_async_reset = "none";
defparam \PPU_D[6]~I .output_power_up = "low";
defparam \PPU_D[6]~I .output_register_mode = "none";
defparam \PPU_D[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_D[7]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_D[7]));
// synopsys translate_off
defparam \PPU_D[7]~I .input_async_reset = "none";
defparam \PPU_D[7]~I .input_power_up = "low";
defparam \PPU_D[7]~I .input_register_mode = "none";
defparam \PPU_D[7]~I .input_sync_reset = "none";
defparam \PPU_D[7]~I .oe_async_reset = "none";
defparam \PPU_D[7]~I .oe_power_up = "low";
defparam \PPU_D[7]~I .oe_register_mode = "none";
defparam \PPU_D[7]~I .oe_sync_reset = "none";
defparam \PPU_D[7]~I .open_drain_output = "true";
defparam \PPU_D[7]~I .operation_mode = "bidir";
defparam \PPU_D[7]~I .output_async_reset = "none";
defparam \PPU_D[7]~I .output_power_up = "low";
defparam \PPU_D[7]~I .output_register_mode = "none";
defparam \PPU_D[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CIRAM_A10~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CIRAM_A10));
// synopsys translate_off
defparam \CIRAM_A10~I .input_async_reset = "none";
defparam \CIRAM_A10~I .input_power_up = "low";
defparam \CIRAM_A10~I .input_register_mode = "none";
defparam \CIRAM_A10~I .input_sync_reset = "none";
defparam \CIRAM_A10~I .oe_async_reset = "none";
defparam \CIRAM_A10~I .oe_power_up = "low";
defparam \CIRAM_A10~I .oe_register_mode = "none";
defparam \CIRAM_A10~I .oe_sync_reset = "none";
defparam \CIRAM_A10~I .operation_mode = "input";
defparam \CIRAM_A10~I .output_async_reset = "none";
defparam \CIRAM_A10~I .output_power_up = "low";
defparam \CIRAM_A10~I .output_register_mode = "none";
defparam \CIRAM_A10~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \CIRAM_CE~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CIRAM_CE));
// synopsys translate_off
defparam \CIRAM_CE~I .input_async_reset = "none";
defparam \CIRAM_CE~I .input_power_up = "low";
defparam \CIRAM_CE~I .input_register_mode = "none";
defparam \CIRAM_CE~I .input_sync_reset = "none";
defparam \CIRAM_CE~I .oe_async_reset = "none";
defparam \CIRAM_CE~I .oe_power_up = "low";
defparam \CIRAM_CE~I .oe_register_mode = "none";
defparam \CIRAM_CE~I .oe_sync_reset = "none";
defparam \CIRAM_CE~I .operation_mode = "input";
defparam \CIRAM_CE~I .output_async_reset = "none";
defparam \CIRAM_CE~I .output_power_up = "low";
defparam \CIRAM_CE~I .output_register_mode = "none";
defparam \CIRAM_CE~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \IRQ~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(IRQ));
// synopsys translate_off
defparam \IRQ~I .input_async_reset = "none";
defparam \IRQ~I .input_power_up = "low";
defparam \IRQ~I .input_register_mode = "none";
defparam \IRQ~I .input_sync_reset = "none";
defparam \IRQ~I .oe_async_reset = "none";
defparam \IRQ~I .oe_power_up = "low";
defparam \IRQ~I .oe_register_mode = "none";
defparam \IRQ~I .oe_sync_reset = "none";
defparam \IRQ~I .operation_mode = "input";
defparam \IRQ~I .output_async_reset = "none";
defparam \IRQ~I .output_power_up = "low";
defparam \IRQ~I .output_register_mode = "none";
defparam \IRQ~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_RW~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_RW));
// synopsys translate_off
defparam \CPU_RW~I .input_async_reset = "none";
defparam \CPU_RW~I .input_power_up = "low";
defparam \CPU_RW~I .input_register_mode = "none";
defparam \CPU_RW~I .input_sync_reset = "none";
defparam \CPU_RW~I .oe_async_reset = "none";
defparam \CPU_RW~I .oe_power_up = "low";
defparam \CPU_RW~I .oe_register_mode = "none";
defparam \CPU_RW~I .oe_sync_reset = "none";
defparam \CPU_RW~I .operation_mode = "output";
defparam \CPU_RW~I .output_async_reset = "none";
defparam \CPU_RW~I .output_power_up = "low";
defparam \CPU_RW~I .output_register_mode = "none";
defparam \CPU_RW~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_RD~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_RD));
// synopsys translate_off
defparam \PPU_RD~I .input_async_reset = "none";
defparam \PPU_RD~I .input_power_up = "low";
defparam \PPU_RD~I .input_register_mode = "none";
defparam \PPU_RD~I .input_sync_reset = "none";
defparam \PPU_RD~I .oe_async_reset = "none";
defparam \PPU_RD~I .oe_power_up = "low";
defparam \PPU_RD~I .oe_register_mode = "none";
defparam \PPU_RD~I .oe_sync_reset = "none";
defparam \PPU_RD~I .operation_mode = "output";
defparam \PPU_RD~I .output_async_reset = "none";
defparam \PPU_RD~I .output_power_up = "low";
defparam \PPU_RD~I .output_register_mode = "none";
defparam \PPU_RD~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \SYSTEM_CLK~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SYSTEM_CLK));
// synopsys translate_off
defparam \SYSTEM_CLK~I .input_async_reset = "none";
defparam \SYSTEM_CLK~I .input_power_up = "low";
defparam \SYSTEM_CLK~I .input_register_mode = "none";
defparam \SYSTEM_CLK~I .input_sync_reset = "none";
defparam \SYSTEM_CLK~I .oe_async_reset = "none";
defparam \SYSTEM_CLK~I .oe_power_up = "low";
defparam \SYSTEM_CLK~I .oe_register_mode = "none";
defparam \SYSTEM_CLK~I .oe_sync_reset = "none";
defparam \SYSTEM_CLK~I .operation_mode = "output";
defparam \SYSTEM_CLK~I .output_async_reset = "none";
defparam \SYSTEM_CLK~I .output_power_up = "low";
defparam \SYSTEM_CLK~I .output_register_mode = "none";
defparam \SYSTEM_CLK~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \M2~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(M2));
// synopsys translate_off
defparam \M2~I .input_async_reset = "none";
defparam \M2~I .input_power_up = "low";
defparam \M2~I .input_register_mode = "none";
defparam \M2~I .input_sync_reset = "none";
defparam \M2~I .oe_async_reset = "none";
defparam \M2~I .oe_power_up = "low";
defparam \M2~I .oe_register_mode = "none";
defparam \M2~I .oe_sync_reset = "none";
defparam \M2~I .operation_mode = "output";
defparam \M2~I .output_async_reset = "none";
defparam \M2~I .output_power_up = "low";
defparam \M2~I .output_register_mode = "none";
defparam \M2~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \ROMSEL~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(ROMSEL));
// synopsys translate_off
defparam \ROMSEL~I .input_async_reset = "none";
defparam \ROMSEL~I .input_power_up = "low";
defparam \ROMSEL~I .input_register_mode = "none";
defparam \ROMSEL~I .input_sync_reset = "none";
defparam \ROMSEL~I .oe_async_reset = "none";
defparam \ROMSEL~I .oe_power_up = "low";
defparam \ROMSEL~I .oe_register_mode = "none";
defparam \ROMSEL~I .oe_sync_reset = "none";
defparam \ROMSEL~I .operation_mode = "output";
defparam \ROMSEL~I .output_async_reset = "none";
defparam \ROMSEL~I .output_power_up = "low";
defparam \ROMSEL~I .output_register_mode = "none";
defparam \ROMSEL~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_WR~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_WR));
// synopsys translate_off
defparam \PPU_WR~I .input_async_reset = "none";
defparam \PPU_WR~I .input_power_up = "low";
defparam \PPU_WR~I .input_register_mode = "none";
defparam \PPU_WR~I .input_sync_reset = "none";
defparam \PPU_WR~I .oe_async_reset = "none";
defparam \PPU_WR~I .oe_power_up = "low";
defparam \PPU_WR~I .oe_register_mode = "none";
defparam \PPU_WR~I .oe_sync_reset = "none";
defparam \PPU_WR~I .operation_mode = "output";
defparam \PPU_WR~I .output_async_reset = "none";
defparam \PPU_WR~I .output_power_up = "low";
defparam \PPU_WR~I .output_register_mode = "none";
defparam \PPU_WR~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A13~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A13));
// synopsys translate_off
defparam \PPU_A13~I .input_async_reset = "none";
defparam \PPU_A13~I .input_power_up = "low";
defparam \PPU_A13~I .input_register_mode = "none";
defparam \PPU_A13~I .input_sync_reset = "none";
defparam \PPU_A13~I .oe_async_reset = "none";
defparam \PPU_A13~I .oe_power_up = "low";
defparam \PPU_A13~I .oe_register_mode = "none";
defparam \PPU_A13~I .oe_sync_reset = "none";
defparam \PPU_A13~I .operation_mode = "output";
defparam \PPU_A13~I .output_async_reset = "none";
defparam \PPU_A13~I .output_power_up = "low";
defparam \PPU_A13~I .output_register_mode = "none";
defparam \PPU_A13~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[0]));
// synopsys translate_off
defparam \CPU_A[0]~I .input_async_reset = "none";
defparam \CPU_A[0]~I .input_power_up = "low";
defparam \CPU_A[0]~I .input_register_mode = "none";
defparam \CPU_A[0]~I .input_sync_reset = "none";
defparam \CPU_A[0]~I .oe_async_reset = "none";
defparam \CPU_A[0]~I .oe_power_up = "low";
defparam \CPU_A[0]~I .oe_register_mode = "none";
defparam \CPU_A[0]~I .oe_sync_reset = "none";
defparam \CPU_A[0]~I .operation_mode = "output";
defparam \CPU_A[0]~I .output_async_reset = "none";
defparam \CPU_A[0]~I .output_power_up = "low";
defparam \CPU_A[0]~I .output_register_mode = "none";
defparam \CPU_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_K21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[1]));
// synopsys translate_off
defparam \CPU_A[1]~I .input_async_reset = "none";
defparam \CPU_A[1]~I .input_power_up = "low";
defparam \CPU_A[1]~I .input_register_mode = "none";
defparam \CPU_A[1]~I .input_sync_reset = "none";
defparam \CPU_A[1]~I .oe_async_reset = "none";
defparam \CPU_A[1]~I .oe_power_up = "low";
defparam \CPU_A[1]~I .oe_register_mode = "none";
defparam \CPU_A[1]~I .oe_sync_reset = "none";
defparam \CPU_A[1]~I .operation_mode = "output";
defparam \CPU_A[1]~I .output_async_reset = "none";
defparam \CPU_A[1]~I .output_power_up = "low";
defparam \CPU_A[1]~I .output_register_mode = "none";
defparam \CPU_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[2]));
// synopsys translate_off
defparam \CPU_A[2]~I .input_async_reset = "none";
defparam \CPU_A[2]~I .input_power_up = "low";
defparam \CPU_A[2]~I .input_register_mode = "none";
defparam \CPU_A[2]~I .input_sync_reset = "none";
defparam \CPU_A[2]~I .oe_async_reset = "none";
defparam \CPU_A[2]~I .oe_power_up = "low";
defparam \CPU_A[2]~I .oe_register_mode = "none";
defparam \CPU_A[2]~I .oe_sync_reset = "none";
defparam \CPU_A[2]~I .operation_mode = "output";
defparam \CPU_A[2]~I .output_async_reset = "none";
defparam \CPU_A[2]~I .output_power_up = "low";
defparam \CPU_A[2]~I .output_register_mode = "none";
defparam \CPU_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[3]));
// synopsys translate_off
defparam \CPU_A[3]~I .input_async_reset = "none";
defparam \CPU_A[3]~I .input_power_up = "low";
defparam \CPU_A[3]~I .input_register_mode = "none";
defparam \CPU_A[3]~I .input_sync_reset = "none";
defparam \CPU_A[3]~I .oe_async_reset = "none";
defparam \CPU_A[3]~I .oe_power_up = "low";
defparam \CPU_A[3]~I .oe_register_mode = "none";
defparam \CPU_A[3]~I .oe_sync_reset = "none";
defparam \CPU_A[3]~I .operation_mode = "output";
defparam \CPU_A[3]~I .output_async_reset = "none";
defparam \CPU_A[3]~I .output_power_up = "low";
defparam \CPU_A[3]~I .output_register_mode = "none";
defparam \CPU_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[4]));
// synopsys translate_off
defparam \CPU_A[4]~I .input_async_reset = "none";
defparam \CPU_A[4]~I .input_power_up = "low";
defparam \CPU_A[4]~I .input_register_mode = "none";
defparam \CPU_A[4]~I .input_sync_reset = "none";
defparam \CPU_A[4]~I .oe_async_reset = "none";
defparam \CPU_A[4]~I .oe_power_up = "low";
defparam \CPU_A[4]~I .oe_register_mode = "none";
defparam \CPU_A[4]~I .oe_sync_reset = "none";
defparam \CPU_A[4]~I .operation_mode = "output";
defparam \CPU_A[4]~I .output_async_reset = "none";
defparam \CPU_A[4]~I .output_power_up = "low";
defparam \CPU_A[4]~I .output_register_mode = "none";
defparam \CPU_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[5]));
// synopsys translate_off
defparam \CPU_A[5]~I .input_async_reset = "none";
defparam \CPU_A[5]~I .input_power_up = "low";
defparam \CPU_A[5]~I .input_register_mode = "none";
defparam \CPU_A[5]~I .input_sync_reset = "none";
defparam \CPU_A[5]~I .oe_async_reset = "none";
defparam \CPU_A[5]~I .oe_power_up = "low";
defparam \CPU_A[5]~I .oe_register_mode = "none";
defparam \CPU_A[5]~I .oe_sync_reset = "none";
defparam \CPU_A[5]~I .operation_mode = "output";
defparam \CPU_A[5]~I .output_async_reset = "none";
defparam \CPU_A[5]~I .output_power_up = "low";
defparam \CPU_A[5]~I .output_register_mode = "none";
defparam \CPU_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[6]));
// synopsys translate_off
defparam \CPU_A[6]~I .input_async_reset = "none";
defparam \CPU_A[6]~I .input_power_up = "low";
defparam \CPU_A[6]~I .input_register_mode = "none";
defparam \CPU_A[6]~I .input_sync_reset = "none";
defparam \CPU_A[6]~I .oe_async_reset = "none";
defparam \CPU_A[6]~I .oe_power_up = "low";
defparam \CPU_A[6]~I .oe_register_mode = "none";
defparam \CPU_A[6]~I .oe_sync_reset = "none";
defparam \CPU_A[6]~I .operation_mode = "output";
defparam \CPU_A[6]~I .output_async_reset = "none";
defparam \CPU_A[6]~I .output_power_up = "low";
defparam \CPU_A[6]~I .output_register_mode = "none";
defparam \CPU_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[7]));
// synopsys translate_off
defparam \CPU_A[7]~I .input_async_reset = "none";
defparam \CPU_A[7]~I .input_power_up = "low";
defparam \CPU_A[7]~I .input_register_mode = "none";
defparam \CPU_A[7]~I .input_sync_reset = "none";
defparam \CPU_A[7]~I .oe_async_reset = "none";
defparam \CPU_A[7]~I .oe_power_up = "low";
defparam \CPU_A[7]~I .oe_register_mode = "none";
defparam \CPU_A[7]~I .oe_sync_reset = "none";
defparam \CPU_A[7]~I .operation_mode = "output";
defparam \CPU_A[7]~I .output_async_reset = "none";
defparam \CPU_A[7]~I .output_power_up = "low";
defparam \CPU_A[7]~I .output_register_mode = "none";
defparam \CPU_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[8]));
// synopsys translate_off
defparam \CPU_A[8]~I .input_async_reset = "none";
defparam \CPU_A[8]~I .input_power_up = "low";
defparam \CPU_A[8]~I .input_register_mode = "none";
defparam \CPU_A[8]~I .input_sync_reset = "none";
defparam \CPU_A[8]~I .oe_async_reset = "none";
defparam \CPU_A[8]~I .oe_power_up = "low";
defparam \CPU_A[8]~I .oe_register_mode = "none";
defparam \CPU_A[8]~I .oe_sync_reset = "none";
defparam \CPU_A[8]~I .operation_mode = "output";
defparam \CPU_A[8]~I .output_async_reset = "none";
defparam \CPU_A[8]~I .output_power_up = "low";
defparam \CPU_A[8]~I .output_register_mode = "none";
defparam \CPU_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[9]));
// synopsys translate_off
defparam \CPU_A[9]~I .input_async_reset = "none";
defparam \CPU_A[9]~I .input_power_up = "low";
defparam \CPU_A[9]~I .input_register_mode = "none";
defparam \CPU_A[9]~I .input_sync_reset = "none";
defparam \CPU_A[9]~I .oe_async_reset = "none";
defparam \CPU_A[9]~I .oe_power_up = "low";
defparam \CPU_A[9]~I .oe_register_mode = "none";
defparam \CPU_A[9]~I .oe_sync_reset = "none";
defparam \CPU_A[9]~I .operation_mode = "output";
defparam \CPU_A[9]~I .output_async_reset = "none";
defparam \CPU_A[9]~I .output_power_up = "low";
defparam \CPU_A[9]~I .output_register_mode = "none";
defparam \CPU_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[10]));
// synopsys translate_off
defparam \CPU_A[10]~I .input_async_reset = "none";
defparam \CPU_A[10]~I .input_power_up = "low";
defparam \CPU_A[10]~I .input_register_mode = "none";
defparam \CPU_A[10]~I .input_sync_reset = "none";
defparam \CPU_A[10]~I .oe_async_reset = "none";
defparam \CPU_A[10]~I .oe_power_up = "low";
defparam \CPU_A[10]~I .oe_register_mode = "none";
defparam \CPU_A[10]~I .oe_sync_reset = "none";
defparam \CPU_A[10]~I .operation_mode = "output";
defparam \CPU_A[10]~I .output_async_reset = "none";
defparam \CPU_A[10]~I .output_power_up = "low";
defparam \CPU_A[10]~I .output_register_mode = "none";
defparam \CPU_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[11]));
// synopsys translate_off
defparam \CPU_A[11]~I .input_async_reset = "none";
defparam \CPU_A[11]~I .input_power_up = "low";
defparam \CPU_A[11]~I .input_register_mode = "none";
defparam \CPU_A[11]~I .input_sync_reset = "none";
defparam \CPU_A[11]~I .oe_async_reset = "none";
defparam \CPU_A[11]~I .oe_power_up = "low";
defparam \CPU_A[11]~I .oe_register_mode = "none";
defparam \CPU_A[11]~I .oe_sync_reset = "none";
defparam \CPU_A[11]~I .operation_mode = "output";
defparam \CPU_A[11]~I .output_async_reset = "none";
defparam \CPU_A[11]~I .output_power_up = "low";
defparam \CPU_A[11]~I .output_register_mode = "none";
defparam \CPU_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[12]));
// synopsys translate_off
defparam \CPU_A[12]~I .input_async_reset = "none";
defparam \CPU_A[12]~I .input_power_up = "low";
defparam \CPU_A[12]~I .input_register_mode = "none";
defparam \CPU_A[12]~I .input_sync_reset = "none";
defparam \CPU_A[12]~I .oe_async_reset = "none";
defparam \CPU_A[12]~I .oe_power_up = "low";
defparam \CPU_A[12]~I .oe_register_mode = "none";
defparam \CPU_A[12]~I .oe_sync_reset = "none";
defparam \CPU_A[12]~I .operation_mode = "output";
defparam \CPU_A[12]~I .output_async_reset = "none";
defparam \CPU_A[12]~I .output_power_up = "low";
defparam \CPU_A[12]~I .output_register_mode = "none";
defparam \CPU_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[13]));
// synopsys translate_off
defparam \CPU_A[13]~I .input_async_reset = "none";
defparam \CPU_A[13]~I .input_power_up = "low";
defparam \CPU_A[13]~I .input_register_mode = "none";
defparam \CPU_A[13]~I .input_sync_reset = "none";
defparam \CPU_A[13]~I .oe_async_reset = "none";
defparam \CPU_A[13]~I .oe_power_up = "low";
defparam \CPU_A[13]~I .oe_register_mode = "none";
defparam \CPU_A[13]~I .oe_sync_reset = "none";
defparam \CPU_A[13]~I .operation_mode = "output";
defparam \CPU_A[13]~I .output_async_reset = "none";
defparam \CPU_A[13]~I .output_power_up = "low";
defparam \CPU_A[13]~I .output_register_mode = "none";
defparam \CPU_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CPU_A[14]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CPU_A[14]));
// synopsys translate_off
defparam \CPU_A[14]~I .input_async_reset = "none";
defparam \CPU_A[14]~I .input_power_up = "low";
defparam \CPU_A[14]~I .input_register_mode = "none";
defparam \CPU_A[14]~I .input_sync_reset = "none";
defparam \CPU_A[14]~I .oe_async_reset = "none";
defparam \CPU_A[14]~I .oe_power_up = "low";
defparam \CPU_A[14]~I .oe_register_mode = "none";
defparam \CPU_A[14]~I .oe_sync_reset = "none";
defparam \CPU_A[14]~I .operation_mode = "output";
defparam \CPU_A[14]~I .output_async_reset = "none";
defparam \CPU_A[14]~I .output_power_up = "low";
defparam \CPU_A[14]~I .output_register_mode = "none";
defparam \CPU_A[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[0]));
// synopsys translate_off
defparam \PPU_A[0]~I .input_async_reset = "none";
defparam \PPU_A[0]~I .input_power_up = "low";
defparam \PPU_A[0]~I .input_register_mode = "none";
defparam \PPU_A[0]~I .input_sync_reset = "none";
defparam \PPU_A[0]~I .oe_async_reset = "none";
defparam \PPU_A[0]~I .oe_power_up = "low";
defparam \PPU_A[0]~I .oe_register_mode = "none";
defparam \PPU_A[0]~I .oe_sync_reset = "none";
defparam \PPU_A[0]~I .operation_mode = "output";
defparam \PPU_A[0]~I .output_async_reset = "none";
defparam \PPU_A[0]~I .output_power_up = "low";
defparam \PPU_A[0]~I .output_register_mode = "none";
defparam \PPU_A[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[1]));
// synopsys translate_off
defparam \PPU_A[1]~I .input_async_reset = "none";
defparam \PPU_A[1]~I .input_power_up = "low";
defparam \PPU_A[1]~I .input_register_mode = "none";
defparam \PPU_A[1]~I .input_sync_reset = "none";
defparam \PPU_A[1]~I .oe_async_reset = "none";
defparam \PPU_A[1]~I .oe_power_up = "low";
defparam \PPU_A[1]~I .oe_register_mode = "none";
defparam \PPU_A[1]~I .oe_sync_reset = "none";
defparam \PPU_A[1]~I .operation_mode = "output";
defparam \PPU_A[1]~I .output_async_reset = "none";
defparam \PPU_A[1]~I .output_power_up = "low";
defparam \PPU_A[1]~I .output_register_mode = "none";
defparam \PPU_A[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[2]));
// synopsys translate_off
defparam \PPU_A[2]~I .input_async_reset = "none";
defparam \PPU_A[2]~I .input_power_up = "low";
defparam \PPU_A[2]~I .input_register_mode = "none";
defparam \PPU_A[2]~I .input_sync_reset = "none";
defparam \PPU_A[2]~I .oe_async_reset = "none";
defparam \PPU_A[2]~I .oe_power_up = "low";
defparam \PPU_A[2]~I .oe_register_mode = "none";
defparam \PPU_A[2]~I .oe_sync_reset = "none";
defparam \PPU_A[2]~I .operation_mode = "output";
defparam \PPU_A[2]~I .output_async_reset = "none";
defparam \PPU_A[2]~I .output_power_up = "low";
defparam \PPU_A[2]~I .output_register_mode = "none";
defparam \PPU_A[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[3]));
// synopsys translate_off
defparam \PPU_A[3]~I .input_async_reset = "none";
defparam \PPU_A[3]~I .input_power_up = "low";
defparam \PPU_A[3]~I .input_register_mode = "none";
defparam \PPU_A[3]~I .input_sync_reset = "none";
defparam \PPU_A[3]~I .oe_async_reset = "none";
defparam \PPU_A[3]~I .oe_power_up = "low";
defparam \PPU_A[3]~I .oe_register_mode = "none";
defparam \PPU_A[3]~I .oe_sync_reset = "none";
defparam \PPU_A[3]~I .operation_mode = "output";
defparam \PPU_A[3]~I .output_async_reset = "none";
defparam \PPU_A[3]~I .output_power_up = "low";
defparam \PPU_A[3]~I .output_register_mode = "none";
defparam \PPU_A[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[4]));
// synopsys translate_off
defparam \PPU_A[4]~I .input_async_reset = "none";
defparam \PPU_A[4]~I .input_power_up = "low";
defparam \PPU_A[4]~I .input_register_mode = "none";
defparam \PPU_A[4]~I .input_sync_reset = "none";
defparam \PPU_A[4]~I .oe_async_reset = "none";
defparam \PPU_A[4]~I .oe_power_up = "low";
defparam \PPU_A[4]~I .oe_register_mode = "none";
defparam \PPU_A[4]~I .oe_sync_reset = "none";
defparam \PPU_A[4]~I .operation_mode = "output";
defparam \PPU_A[4]~I .output_async_reset = "none";
defparam \PPU_A[4]~I .output_power_up = "low";
defparam \PPU_A[4]~I .output_register_mode = "none";
defparam \PPU_A[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[5]));
// synopsys translate_off
defparam \PPU_A[5]~I .input_async_reset = "none";
defparam \PPU_A[5]~I .input_power_up = "low";
defparam \PPU_A[5]~I .input_register_mode = "none";
defparam \PPU_A[5]~I .input_sync_reset = "none";
defparam \PPU_A[5]~I .oe_async_reset = "none";
defparam \PPU_A[5]~I .oe_power_up = "low";
defparam \PPU_A[5]~I .oe_register_mode = "none";
defparam \PPU_A[5]~I .oe_sync_reset = "none";
defparam \PPU_A[5]~I .operation_mode = "output";
defparam \PPU_A[5]~I .output_async_reset = "none";
defparam \PPU_A[5]~I .output_power_up = "low";
defparam \PPU_A[5]~I .output_register_mode = "none";
defparam \PPU_A[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[6]));
// synopsys translate_off
defparam \PPU_A[6]~I .input_async_reset = "none";
defparam \PPU_A[6]~I .input_power_up = "low";
defparam \PPU_A[6]~I .input_register_mode = "none";
defparam \PPU_A[6]~I .input_sync_reset = "none";
defparam \PPU_A[6]~I .oe_async_reset = "none";
defparam \PPU_A[6]~I .oe_power_up = "low";
defparam \PPU_A[6]~I .oe_register_mode = "none";
defparam \PPU_A[6]~I .oe_sync_reset = "none";
defparam \PPU_A[6]~I .operation_mode = "output";
defparam \PPU_A[6]~I .output_async_reset = "none";
defparam \PPU_A[6]~I .output_power_up = "low";
defparam \PPU_A[6]~I .output_register_mode = "none";
defparam \PPU_A[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[7]));
// synopsys translate_off
defparam \PPU_A[7]~I .input_async_reset = "none";
defparam \PPU_A[7]~I .input_power_up = "low";
defparam \PPU_A[7]~I .input_register_mode = "none";
defparam \PPU_A[7]~I .input_sync_reset = "none";
defparam \PPU_A[7]~I .oe_async_reset = "none";
defparam \PPU_A[7]~I .oe_power_up = "low";
defparam \PPU_A[7]~I .oe_register_mode = "none";
defparam \PPU_A[7]~I .oe_sync_reset = "none";
defparam \PPU_A[7]~I .operation_mode = "output";
defparam \PPU_A[7]~I .output_async_reset = "none";
defparam \PPU_A[7]~I .output_power_up = "low";
defparam \PPU_A[7]~I .output_register_mode = "none";
defparam \PPU_A[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[8]));
// synopsys translate_off
defparam \PPU_A[8]~I .input_async_reset = "none";
defparam \PPU_A[8]~I .input_power_up = "low";
defparam \PPU_A[8]~I .input_register_mode = "none";
defparam \PPU_A[8]~I .input_sync_reset = "none";
defparam \PPU_A[8]~I .oe_async_reset = "none";
defparam \PPU_A[8]~I .oe_power_up = "low";
defparam \PPU_A[8]~I .oe_register_mode = "none";
defparam \PPU_A[8]~I .oe_sync_reset = "none";
defparam \PPU_A[8]~I .operation_mode = "output";
defparam \PPU_A[8]~I .output_async_reset = "none";
defparam \PPU_A[8]~I .output_power_up = "low";
defparam \PPU_A[8]~I .output_register_mode = "none";
defparam \PPU_A[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[9]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[9]));
// synopsys translate_off
defparam \PPU_A[9]~I .input_async_reset = "none";
defparam \PPU_A[9]~I .input_power_up = "low";
defparam \PPU_A[9]~I .input_register_mode = "none";
defparam \PPU_A[9]~I .input_sync_reset = "none";
defparam \PPU_A[9]~I .oe_async_reset = "none";
defparam \PPU_A[9]~I .oe_power_up = "low";
defparam \PPU_A[9]~I .oe_register_mode = "none";
defparam \PPU_A[9]~I .oe_sync_reset = "none";
defparam \PPU_A[9]~I .operation_mode = "output";
defparam \PPU_A[9]~I .output_async_reset = "none";
defparam \PPU_A[9]~I .output_power_up = "low";
defparam \PPU_A[9]~I .output_register_mode = "none";
defparam \PPU_A[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[10]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[10]));
// synopsys translate_off
defparam \PPU_A[10]~I .input_async_reset = "none";
defparam \PPU_A[10]~I .input_power_up = "low";
defparam \PPU_A[10]~I .input_register_mode = "none";
defparam \PPU_A[10]~I .input_sync_reset = "none";
defparam \PPU_A[10]~I .oe_async_reset = "none";
defparam \PPU_A[10]~I .oe_power_up = "low";
defparam \PPU_A[10]~I .oe_register_mode = "none";
defparam \PPU_A[10]~I .oe_sync_reset = "none";
defparam \PPU_A[10]~I .operation_mode = "output";
defparam \PPU_A[10]~I .output_async_reset = "none";
defparam \PPU_A[10]~I .output_power_up = "low";
defparam \PPU_A[10]~I .output_register_mode = "none";
defparam \PPU_A[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[11]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[11]));
// synopsys translate_off
defparam \PPU_A[11]~I .input_async_reset = "none";
defparam \PPU_A[11]~I .input_power_up = "low";
defparam \PPU_A[11]~I .input_register_mode = "none";
defparam \PPU_A[11]~I .input_sync_reset = "none";
defparam \PPU_A[11]~I .oe_async_reset = "none";
defparam \PPU_A[11]~I .oe_power_up = "low";
defparam \PPU_A[11]~I .oe_register_mode = "none";
defparam \PPU_A[11]~I .oe_sync_reset = "none";
defparam \PPU_A[11]~I .operation_mode = "output";
defparam \PPU_A[11]~I .output_async_reset = "none";
defparam \PPU_A[11]~I .output_power_up = "low";
defparam \PPU_A[11]~I .output_register_mode = "none";
defparam \PPU_A[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[12]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[12]));
// synopsys translate_off
defparam \PPU_A[12]~I .input_async_reset = "none";
defparam \PPU_A[12]~I .input_power_up = "low";
defparam \PPU_A[12]~I .input_register_mode = "none";
defparam \PPU_A[12]~I .input_sync_reset = "none";
defparam \PPU_A[12]~I .oe_async_reset = "none";
defparam \PPU_A[12]~I .oe_power_up = "low";
defparam \PPU_A[12]~I .oe_register_mode = "none";
defparam \PPU_A[12]~I .oe_sync_reset = "none";
defparam \PPU_A[12]~I .operation_mode = "output";
defparam \PPU_A[12]~I .output_async_reset = "none";
defparam \PPU_A[12]~I .output_power_up = "low";
defparam \PPU_A[12]~I .output_register_mode = "none";
defparam \PPU_A[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \PPU_A[13]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(PPU_A[13]));
// synopsys translate_off
defparam \PPU_A[13]~I .input_async_reset = "none";
defparam \PPU_A[13]~I .input_power_up = "low";
defparam \PPU_A[13]~I .input_register_mode = "none";
defparam \PPU_A[13]~I .input_sync_reset = "none";
defparam \PPU_A[13]~I .oe_async_reset = "none";
defparam \PPU_A[13]~I .oe_power_up = "low";
defparam \PPU_A[13]~I .oe_register_mode = "none";
defparam \PPU_A[13]~I .oe_sync_reset = "none";
defparam \PPU_A[13]~I .operation_mode = "output";
defparam \PPU_A[13]~I .output_async_reset = "none";
defparam \PPU_A[13]~I .output_power_up = "low";
defparam \PPU_A[13]~I .output_register_mode = "none";
defparam \PPU_A[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[0]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[0]));
// synopsys translate_off
defparam \SW[0]~I .input_async_reset = "none";
defparam \SW[0]~I .input_power_up = "low";
defparam \SW[0]~I .input_register_mode = "none";
defparam \SW[0]~I .input_sync_reset = "none";
defparam \SW[0]~I .oe_async_reset = "none";
defparam \SW[0]~I .oe_power_up = "low";
defparam \SW[0]~I .oe_register_mode = "none";
defparam \SW[0]~I .oe_sync_reset = "none";
defparam \SW[0]~I .operation_mode = "input";
defparam \SW[0]~I .output_async_reset = "none";
defparam \SW[0]~I .output_power_up = "low";
defparam \SW[0]~I .output_register_mode = "none";
defparam \SW[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[1]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[1]));
// synopsys translate_off
defparam \SW[1]~I .input_async_reset = "none";
defparam \SW[1]~I .input_power_up = "low";
defparam \SW[1]~I .input_register_mode = "none";
defparam \SW[1]~I .input_sync_reset = "none";
defparam \SW[1]~I .oe_async_reset = "none";
defparam \SW[1]~I .oe_power_up = "low";
defparam \SW[1]~I .oe_register_mode = "none";
defparam \SW[1]~I .oe_sync_reset = "none";
defparam \SW[1]~I .operation_mode = "input";
defparam \SW[1]~I .output_async_reset = "none";
defparam \SW[1]~I .output_power_up = "low";
defparam \SW[1]~I .output_register_mode = "none";
defparam \SW[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[2]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[2]));
// synopsys translate_off
defparam \SW[2]~I .input_async_reset = "none";
defparam \SW[2]~I .input_power_up = "low";
defparam \SW[2]~I .input_register_mode = "none";
defparam \SW[2]~I .input_sync_reset = "none";
defparam \SW[2]~I .oe_async_reset = "none";
defparam \SW[2]~I .oe_power_up = "low";
defparam \SW[2]~I .oe_register_mode = "none";
defparam \SW[2]~I .oe_sync_reset = "none";
defparam \SW[2]~I .operation_mode = "input";
defparam \SW[2]~I .output_async_reset = "none";
defparam \SW[2]~I .output_power_up = "low";
defparam \SW[2]~I .output_register_mode = "none";
defparam \SW[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[3]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[3]));
// synopsys translate_off
defparam \SW[3]~I .input_async_reset = "none";
defparam \SW[3]~I .input_power_up = "low";
defparam \SW[3]~I .input_register_mode = "none";
defparam \SW[3]~I .input_sync_reset = "none";
defparam \SW[3]~I .oe_async_reset = "none";
defparam \SW[3]~I .oe_power_up = "low";
defparam \SW[3]~I .oe_register_mode = "none";
defparam \SW[3]~I .oe_sync_reset = "none";
defparam \SW[3]~I .operation_mode = "input";
defparam \SW[3]~I .output_async_reset = "none";
defparam \SW[3]~I .output_power_up = "low";
defparam \SW[3]~I .output_register_mode = "none";
defparam \SW[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[4]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[4]));
// synopsys translate_off
defparam \SW[4]~I .input_async_reset = "none";
defparam \SW[4]~I .input_power_up = "low";
defparam \SW[4]~I .input_register_mode = "none";
defparam \SW[4]~I .input_sync_reset = "none";
defparam \SW[4]~I .oe_async_reset = "none";
defparam \SW[4]~I .oe_power_up = "low";
defparam \SW[4]~I .oe_register_mode = "none";
defparam \SW[4]~I .oe_sync_reset = "none";
defparam \SW[4]~I .operation_mode = "input";
defparam \SW[4]~I .output_async_reset = "none";
defparam \SW[4]~I .output_power_up = "low";
defparam \SW[4]~I .output_register_mode = "none";
defparam \SW[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[5]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[5]));
// synopsys translate_off
defparam \SW[5]~I .input_async_reset = "none";
defparam \SW[5]~I .input_power_up = "low";
defparam \SW[5]~I .input_register_mode = "none";
defparam \SW[5]~I .input_sync_reset = "none";
defparam \SW[5]~I .oe_async_reset = "none";
defparam \SW[5]~I .oe_power_up = "low";
defparam \SW[5]~I .oe_register_mode = "none";
defparam \SW[5]~I .oe_sync_reset = "none";
defparam \SW[5]~I .operation_mode = "input";
defparam \SW[5]~I .output_async_reset = "none";
defparam \SW[5]~I .output_power_up = "low";
defparam \SW[5]~I .output_register_mode = "none";
defparam \SW[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[6]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[6]));
// synopsys translate_off
defparam \SW[6]~I .input_async_reset = "none";
defparam \SW[6]~I .input_power_up = "low";
defparam \SW[6]~I .input_register_mode = "none";
defparam \SW[6]~I .input_sync_reset = "none";
defparam \SW[6]~I .oe_async_reset = "none";
defparam \SW[6]~I .oe_power_up = "low";
defparam \SW[6]~I .oe_register_mode = "none";
defparam \SW[6]~I .oe_sync_reset = "none";
defparam \SW[6]~I .operation_mode = "input";
defparam \SW[6]~I .output_async_reset = "none";
defparam \SW[6]~I .output_power_up = "low";
defparam \SW[6]~I .output_register_mode = "none";
defparam \SW[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[7]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[7]));
// synopsys translate_off
defparam \SW[7]~I .input_async_reset = "none";
defparam \SW[7]~I .input_power_up = "low";
defparam \SW[7]~I .input_register_mode = "none";
defparam \SW[7]~I .input_sync_reset = "none";
defparam \SW[7]~I .oe_async_reset = "none";
defparam \SW[7]~I .oe_power_up = "low";
defparam \SW[7]~I .oe_register_mode = "none";
defparam \SW[7]~I .oe_sync_reset = "none";
defparam \SW[7]~I .operation_mode = "input";
defparam \SW[7]~I .output_async_reset = "none";
defparam \SW[7]~I .output_power_up = "low";
defparam \SW[7]~I .output_register_mode = "none";
defparam \SW[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[8]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[8]));
// synopsys translate_off
defparam \SW[8]~I .input_async_reset = "none";
defparam \SW[8]~I .input_power_up = "low";
defparam \SW[8]~I .input_register_mode = "none";
defparam \SW[8]~I .input_sync_reset = "none";
defparam \SW[8]~I .oe_async_reset = "none";
defparam \SW[8]~I .oe_power_up = "low";
defparam \SW[8]~I .oe_register_mode = "none";
defparam \SW[8]~I .oe_sync_reset = "none";
defparam \SW[8]~I .operation_mode = "input";
defparam \SW[8]~I .output_async_reset = "none";
defparam \SW[8]~I .output_power_up = "low";
defparam \SW[8]~I .output_register_mode = "none";
defparam \SW[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \SW[9]~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(SW[9]));
// synopsys translate_off
defparam \SW[9]~I .input_async_reset = "none";
defparam \SW[9]~I .input_power_up = "low";
defparam \SW[9]~I .input_register_mode = "none";
defparam \SW[9]~I .input_sync_reset = "none";
defparam \SW[9]~I .oe_async_reset = "none";
defparam \SW[9]~I .oe_power_up = "low";
defparam \SW[9]~I .oe_register_mode = "none";
defparam \SW[9]~I .oe_sync_reset = "none";
defparam \SW[9]~I .operation_mode = "input";
defparam \SW[9]~I .output_async_reset = "none";
defparam \SW[9]~I .output_power_up = "low";
defparam \SW[9]~I .output_register_mode = "none";
defparam \SW[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[0]~I (
	.datain(data[0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[0]));
// synopsys translate_off
defparam \LEDG[0]~I .input_async_reset = "none";
defparam \LEDG[0]~I .input_power_up = "low";
defparam \LEDG[0]~I .input_register_mode = "none";
defparam \LEDG[0]~I .input_sync_reset = "none";
defparam \LEDG[0]~I .oe_async_reset = "none";
defparam \LEDG[0]~I .oe_power_up = "low";
defparam \LEDG[0]~I .oe_register_mode = "none";
defparam \LEDG[0]~I .oe_sync_reset = "none";
defparam \LEDG[0]~I .operation_mode = "output";
defparam \LEDG[0]~I .output_async_reset = "none";
defparam \LEDG[0]~I .output_power_up = "low";
defparam \LEDG[0]~I .output_register_mode = "none";
defparam \LEDG[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[1]~I (
	.datain(data[1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[1]));
// synopsys translate_off
defparam \LEDG[1]~I .input_async_reset = "none";
defparam \LEDG[1]~I .input_power_up = "low";
defparam \LEDG[1]~I .input_register_mode = "none";
defparam \LEDG[1]~I .input_sync_reset = "none";
defparam \LEDG[1]~I .oe_async_reset = "none";
defparam \LEDG[1]~I .oe_power_up = "low";
defparam \LEDG[1]~I .oe_register_mode = "none";
defparam \LEDG[1]~I .oe_sync_reset = "none";
defparam \LEDG[1]~I .operation_mode = "output";
defparam \LEDG[1]~I .output_async_reset = "none";
defparam \LEDG[1]~I .output_power_up = "low";
defparam \LEDG[1]~I .output_register_mode = "none";
defparam \LEDG[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[2]~I (
	.datain(data[2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[2]));
// synopsys translate_off
defparam \LEDG[2]~I .input_async_reset = "none";
defparam \LEDG[2]~I .input_power_up = "low";
defparam \LEDG[2]~I .input_register_mode = "none";
defparam \LEDG[2]~I .input_sync_reset = "none";
defparam \LEDG[2]~I .oe_async_reset = "none";
defparam \LEDG[2]~I .oe_power_up = "low";
defparam \LEDG[2]~I .oe_register_mode = "none";
defparam \LEDG[2]~I .oe_sync_reset = "none";
defparam \LEDG[2]~I .operation_mode = "output";
defparam \LEDG[2]~I .output_async_reset = "none";
defparam \LEDG[2]~I .output_power_up = "low";
defparam \LEDG[2]~I .output_register_mode = "none";
defparam \LEDG[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[3]~I (
	.datain(data[3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[3]));
// synopsys translate_off
defparam \LEDG[3]~I .input_async_reset = "none";
defparam \LEDG[3]~I .input_power_up = "low";
defparam \LEDG[3]~I .input_register_mode = "none";
defparam \LEDG[3]~I .input_sync_reset = "none";
defparam \LEDG[3]~I .oe_async_reset = "none";
defparam \LEDG[3]~I .oe_power_up = "low";
defparam \LEDG[3]~I .oe_register_mode = "none";
defparam \LEDG[3]~I .oe_sync_reset = "none";
defparam \LEDG[3]~I .operation_mode = "output";
defparam \LEDG[3]~I .output_async_reset = "none";
defparam \LEDG[3]~I .output_power_up = "low";
defparam \LEDG[3]~I .output_register_mode = "none";
defparam \LEDG[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[4]~I (
	.datain(data[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[4]));
// synopsys translate_off
defparam \LEDG[4]~I .input_async_reset = "none";
defparam \LEDG[4]~I .input_power_up = "low";
defparam \LEDG[4]~I .input_register_mode = "none";
defparam \LEDG[4]~I .input_sync_reset = "none";
defparam \LEDG[4]~I .oe_async_reset = "none";
defparam \LEDG[4]~I .oe_power_up = "low";
defparam \LEDG[4]~I .oe_register_mode = "none";
defparam \LEDG[4]~I .oe_sync_reset = "none";
defparam \LEDG[4]~I .operation_mode = "output";
defparam \LEDG[4]~I .output_async_reset = "none";
defparam \LEDG[4]~I .output_power_up = "low";
defparam \LEDG[4]~I .output_register_mode = "none";
defparam \LEDG[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[5]~I (
	.datain(data[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[5]));
// synopsys translate_off
defparam \LEDG[5]~I .input_async_reset = "none";
defparam \LEDG[5]~I .input_power_up = "low";
defparam \LEDG[5]~I .input_register_mode = "none";
defparam \LEDG[5]~I .input_sync_reset = "none";
defparam \LEDG[5]~I .oe_async_reset = "none";
defparam \LEDG[5]~I .oe_power_up = "low";
defparam \LEDG[5]~I .oe_register_mode = "none";
defparam \LEDG[5]~I .oe_sync_reset = "none";
defparam \LEDG[5]~I .operation_mode = "output";
defparam \LEDG[5]~I .output_async_reset = "none";
defparam \LEDG[5]~I .output_power_up = "low";
defparam \LEDG[5]~I .output_register_mode = "none";
defparam \LEDG[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[6]~I (
	.datain(data[4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[6]));
// synopsys translate_off
defparam \LEDG[6]~I .input_async_reset = "none";
defparam \LEDG[6]~I .input_power_up = "low";
defparam \LEDG[6]~I .input_register_mode = "none";
defparam \LEDG[6]~I .input_sync_reset = "none";
defparam \LEDG[6]~I .oe_async_reset = "none";
defparam \LEDG[6]~I .oe_power_up = "low";
defparam \LEDG[6]~I .oe_register_mode = "none";
defparam \LEDG[6]~I .oe_sync_reset = "none";
defparam \LEDG[6]~I .operation_mode = "output";
defparam \LEDG[6]~I .output_async_reset = "none";
defparam \LEDG[6]~I .output_power_up = "low";
defparam \LEDG[6]~I .output_register_mode = "none";
defparam \LEDG[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDG[7]~I (
	.datain(data[5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDG[7]));
// synopsys translate_off
defparam \LEDG[7]~I .input_async_reset = "none";
defparam \LEDG[7]~I .input_power_up = "low";
defparam \LEDG[7]~I .input_register_mode = "none";
defparam \LEDG[7]~I .input_sync_reset = "none";
defparam \LEDG[7]~I .oe_async_reset = "none";
defparam \LEDG[7]~I .oe_power_up = "low";
defparam \LEDG[7]~I .oe_register_mode = "none";
defparam \LEDG[7]~I .oe_sync_reset = "none";
defparam \LEDG[7]~I .operation_mode = "output";
defparam \LEDG[7]~I .output_async_reset = "none";
defparam \LEDG[7]~I .output_power_up = "low";
defparam \LEDG[7]~I .output_register_mode = "none";
defparam \LEDG[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[0]~I (
	.datain(\comb_21|addressOut [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[0]));
// synopsys translate_off
defparam \LEDR[0]~I .input_async_reset = "none";
defparam \LEDR[0]~I .input_power_up = "low";
defparam \LEDR[0]~I .input_register_mode = "none";
defparam \LEDR[0]~I .input_sync_reset = "none";
defparam \LEDR[0]~I .oe_async_reset = "none";
defparam \LEDR[0]~I .oe_power_up = "low";
defparam \LEDR[0]~I .oe_register_mode = "none";
defparam \LEDR[0]~I .oe_sync_reset = "none";
defparam \LEDR[0]~I .operation_mode = "output";
defparam \LEDR[0]~I .output_async_reset = "none";
defparam \LEDR[0]~I .output_power_up = "low";
defparam \LEDR[0]~I .output_register_mode = "none";
defparam \LEDR[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[1]~I (
	.datain(\comb_21|addressOut [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[1]));
// synopsys translate_off
defparam \LEDR[1]~I .input_async_reset = "none";
defparam \LEDR[1]~I .input_power_up = "low";
defparam \LEDR[1]~I .input_register_mode = "none";
defparam \LEDR[1]~I .input_sync_reset = "none";
defparam \LEDR[1]~I .oe_async_reset = "none";
defparam \LEDR[1]~I .oe_power_up = "low";
defparam \LEDR[1]~I .oe_register_mode = "none";
defparam \LEDR[1]~I .oe_sync_reset = "none";
defparam \LEDR[1]~I .operation_mode = "output";
defparam \LEDR[1]~I .output_async_reset = "none";
defparam \LEDR[1]~I .output_power_up = "low";
defparam \LEDR[1]~I .output_register_mode = "none";
defparam \LEDR[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[2]~I (
	.datain(\comb_21|addressOut [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[2]));
// synopsys translate_off
defparam \LEDR[2]~I .input_async_reset = "none";
defparam \LEDR[2]~I .input_power_up = "low";
defparam \LEDR[2]~I .input_register_mode = "none";
defparam \LEDR[2]~I .input_sync_reset = "none";
defparam \LEDR[2]~I .oe_async_reset = "none";
defparam \LEDR[2]~I .oe_power_up = "low";
defparam \LEDR[2]~I .oe_register_mode = "none";
defparam \LEDR[2]~I .oe_sync_reset = "none";
defparam \LEDR[2]~I .operation_mode = "output";
defparam \LEDR[2]~I .output_async_reset = "none";
defparam \LEDR[2]~I .output_power_up = "low";
defparam \LEDR[2]~I .output_register_mode = "none";
defparam \LEDR[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[3]));
// synopsys translate_off
defparam \LEDR[3]~I .input_async_reset = "none";
defparam \LEDR[3]~I .input_power_up = "low";
defparam \LEDR[3]~I .input_register_mode = "none";
defparam \LEDR[3]~I .input_sync_reset = "none";
defparam \LEDR[3]~I .oe_async_reset = "none";
defparam \LEDR[3]~I .oe_power_up = "low";
defparam \LEDR[3]~I .oe_register_mode = "none";
defparam \LEDR[3]~I .oe_sync_reset = "none";
defparam \LEDR[3]~I .operation_mode = "output";
defparam \LEDR[3]~I .output_async_reset = "none";
defparam \LEDR[3]~I .output_power_up = "low";
defparam \LEDR[3]~I .output_register_mode = "none";
defparam \LEDR[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[4]));
// synopsys translate_off
defparam \LEDR[4]~I .input_async_reset = "none";
defparam \LEDR[4]~I .input_power_up = "low";
defparam \LEDR[4]~I .input_register_mode = "none";
defparam \LEDR[4]~I .input_sync_reset = "none";
defparam \LEDR[4]~I .oe_async_reset = "none";
defparam \LEDR[4]~I .oe_power_up = "low";
defparam \LEDR[4]~I .oe_register_mode = "none";
defparam \LEDR[4]~I .oe_sync_reset = "none";
defparam \LEDR[4]~I .operation_mode = "output";
defparam \LEDR[4]~I .output_async_reset = "none";
defparam \LEDR[4]~I .output_power_up = "low";
defparam \LEDR[4]~I .output_register_mode = "none";
defparam \LEDR[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[5]));
// synopsys translate_off
defparam \LEDR[5]~I .input_async_reset = "none";
defparam \LEDR[5]~I .input_power_up = "low";
defparam \LEDR[5]~I .input_register_mode = "none";
defparam \LEDR[5]~I .input_sync_reset = "none";
defparam \LEDR[5]~I .oe_async_reset = "none";
defparam \LEDR[5]~I .oe_power_up = "low";
defparam \LEDR[5]~I .oe_register_mode = "none";
defparam \LEDR[5]~I .oe_sync_reset = "none";
defparam \LEDR[5]~I .operation_mode = "output";
defparam \LEDR[5]~I .output_async_reset = "none";
defparam \LEDR[5]~I .output_power_up = "low";
defparam \LEDR[5]~I .output_register_mode = "none";
defparam \LEDR[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[6]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[6]));
// synopsys translate_off
defparam \LEDR[6]~I .input_async_reset = "none";
defparam \LEDR[6]~I .input_power_up = "low";
defparam \LEDR[6]~I .input_register_mode = "none";
defparam \LEDR[6]~I .input_sync_reset = "none";
defparam \LEDR[6]~I .oe_async_reset = "none";
defparam \LEDR[6]~I .oe_power_up = "low";
defparam \LEDR[6]~I .oe_register_mode = "none";
defparam \LEDR[6]~I .oe_sync_reset = "none";
defparam \LEDR[6]~I .operation_mode = "output";
defparam \LEDR[6]~I .output_async_reset = "none";
defparam \LEDR[6]~I .output_power_up = "low";
defparam \LEDR[6]~I .output_register_mode = "none";
defparam \LEDR[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[7]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[7]));
// synopsys translate_off
defparam \LEDR[7]~I .input_async_reset = "none";
defparam \LEDR[7]~I .input_power_up = "low";
defparam \LEDR[7]~I .input_register_mode = "none";
defparam \LEDR[7]~I .input_sync_reset = "none";
defparam \LEDR[7]~I .oe_async_reset = "none";
defparam \LEDR[7]~I .oe_power_up = "low";
defparam \LEDR[7]~I .oe_register_mode = "none";
defparam \LEDR[7]~I .oe_sync_reset = "none";
defparam \LEDR[7]~I .operation_mode = "output";
defparam \LEDR[7]~I .output_async_reset = "none";
defparam \LEDR[7]~I .output_power_up = "low";
defparam \LEDR[7]~I .output_register_mode = "none";
defparam \LEDR[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[8]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[8]));
// synopsys translate_off
defparam \LEDR[8]~I .input_async_reset = "none";
defparam \LEDR[8]~I .input_power_up = "low";
defparam \LEDR[8]~I .input_register_mode = "none";
defparam \LEDR[8]~I .input_sync_reset = "none";
defparam \LEDR[8]~I .oe_async_reset = "none";
defparam \LEDR[8]~I .oe_power_up = "low";
defparam \LEDR[8]~I .oe_register_mode = "none";
defparam \LEDR[8]~I .oe_sync_reset = "none";
defparam \LEDR[8]~I .operation_mode = "output";
defparam \LEDR[8]~I .output_async_reset = "none";
defparam \LEDR[8]~I .output_power_up = "low";
defparam \LEDR[8]~I .output_register_mode = "none";
defparam \LEDR[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \LEDR[9]~I (
	.datain(!\clock~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(LEDR[9]));
// synopsys translate_off
defparam \LEDR[9]~I .input_async_reset = "none";
defparam \LEDR[9]~I .input_power_up = "low";
defparam \LEDR[9]~I .input_register_mode = "none";
defparam \LEDR[9]~I .input_sync_reset = "none";
defparam \LEDR[9]~I .oe_async_reset = "none";
defparam \LEDR[9]~I .oe_power_up = "low";
defparam \LEDR[9]~I .oe_register_mode = "none";
defparam \LEDR[9]~I .oe_sync_reset = "none";
defparam \LEDR[9]~I .operation_mode = "output";
defparam \LEDR[9]~I .output_async_reset = "none";
defparam \LEDR[9]~I .output_power_up = "low";
defparam \LEDR[9]~I .output_register_mode = "none";
defparam \LEDR[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \CON1_D1~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(CON1_D1));
// synopsys translate_off
defparam \CON1_D1~I .input_async_reset = "none";
defparam \CON1_D1~I .input_power_up = "low";
defparam \CON1_D1~I .input_register_mode = "none";
defparam \CON1_D1~I .input_sync_reset = "none";
defparam \CON1_D1~I .oe_async_reset = "none";
defparam \CON1_D1~I .oe_power_up = "low";
defparam \CON1_D1~I .oe_register_mode = "none";
defparam \CON1_D1~I .oe_sync_reset = "none";
defparam \CON1_D1~I .operation_mode = "output";
defparam \CON1_D1~I .output_async_reset = "none";
defparam \CON1_D1~I .output_power_up = "low";
defparam \CON1_D1~I .output_register_mode = "none";
defparam \CON1_D1~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
