Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct 20 11:47:19 2022
| Host         : DESKTOP-7AAJRE5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ram_top_timing_summary_routed.rpt -pb ram_top_timing_summary_routed.pb -rpx ram_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ram_top
| Device       : 7vx485t-ffg1157
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.769        0.000                      0                  128        0.075        0.000                      0                  128        4.600        0.000                       0                    77  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 6.769        0.000                      0                  128        0.075        0.000                      0                  128        4.600        0.000                       0                    77  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        6.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.769ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doutb_OBUF[3]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.030ns  (logic 2.080ns (68.641%)  route 0.950ns (31.359%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.036     5.506    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.080     7.586 r  your_instance_name1/write_first.ram_reg/DOADO[3]
                         net (fo=2, routed)           0.950     8.537    your_instance_name1_n_4
    SLICE_X45Y55         FDRE                                         r  doutb_OBUF[3]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  doutb_OBUF[3]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X45Y55         FDRE (Setup_fdre_C_D)       -0.045    15.305    doutb_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.537    
  -------------------------------------------------------------------
                         slack                                  6.769    

Slack (MET) :             6.946ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doutb_OBUF[1]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.889ns  (logic 2.080ns (71.987%)  route 0.809ns (28.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.036     5.506    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     7.586 r  your_instance_name1/write_first.ram_reg/DOADO[1]
                         net (fo=2, routed)           0.809     8.396    your_instance_name1_n_6
    SLICE_X46Y54         FDRE                                         r  doutb_OBUF[1]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  doutb_OBUF[1]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)       -0.009    15.341    doutb_OBUF[1]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.396    
  -------------------------------------------------------------------
                         slack                                  6.946    

Slack (MET) :             6.972ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doutb_OBUF[6]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.865ns  (logic 2.080ns (72.605%)  route 0.785ns (27.395%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.036     5.506    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.080     7.586 r  your_instance_name1/write_first.ram_reg/DOADO[6]
                         net (fo=2, routed)           0.785     8.371    your_instance_name1_n_1
    SLICE_X46Y54         FDRE                                         r  doutb_OBUF[6]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  doutb_OBUF[6]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)       -0.007    15.343    doutb_OBUF[6]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.343    
                         arrival time                          -8.371    
  -------------------------------------------------------------------
                         slack                                  6.972    

Slack (MET) :             6.988ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doutb_OBUF[5]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.824ns  (logic 2.080ns (73.648%)  route 0.744ns (26.352%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.036     5.506    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.080     7.586 r  your_instance_name1/write_first.ram_reg/DOADO[5]
                         net (fo=2, routed)           0.744     8.331    your_instance_name1_n_2
    SLICE_X45Y55         FDRE                                         r  doutb_OBUF[5]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  doutb_OBUF[5]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X45Y55         FDRE (Setup_fdre_C_D)       -0.032    15.318    doutb_OBUF[5]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.318    
                         arrival time                          -8.331    
  -------------------------------------------------------------------
                         slack                                  6.988    

Slack (MET) :             6.994ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            douta_OBUF[6]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.805ns  (logic 2.080ns (74.164%)  route 0.725ns (25.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.037     5.507    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      2.080     7.587 r  your_instance_name1/write_first.ram_reg/DOBDO[6]
                         net (fo=2, routed)           0.725     8.312    your_instance_name1_n_9
    SLICE_X45Y53         FDRE                                         r  douta_OBUF[6]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X45Y53         FDRE                                         r  douta_OBUF[6]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X45Y53         FDRE (Setup_fdre_C_D)       -0.045    15.305    douta_OBUF[6]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.305    
                         arrival time                          -8.312    
  -------------------------------------------------------------------
                         slack                                  6.994    

Slack (MET) :             7.042ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doutb_OBUF[2]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.784ns  (logic 2.080ns (74.717%)  route 0.704ns (25.283%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.036     5.506    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.080     7.586 r  your_instance_name1/write_first.ram_reg/DOADO[2]
                         net (fo=2, routed)           0.704     8.290    your_instance_name1_n_5
    SLICE_X46Y54         FDRE                                         r  doutb_OBUF[2]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X46Y54         FDRE                                         r  doutb_OBUF[2]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X46Y54         FDRE (Setup_fdre_C_D)       -0.018    15.332    doutb_OBUF[2]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.332    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  7.042    

Slack (MET) :             7.048ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            douta_OBUF[4]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 2.080ns (74.579%)  route 0.709ns (25.421%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.037     5.507    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     7.587 r  your_instance_name1/write_first.ram_reg/DOBDO[4]
                         net (fo=2, routed)           0.709     8.296    your_instance_name1_n_11
    SLICE_X46Y52         FDRE                                         r  douta_OBUF[4]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.830    15.051    clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  douta_OBUF[4]_inst_i_2/C
                         clock pessimism              0.336    15.387    
                         clock uncertainty           -0.035    15.351    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)       -0.007    15.344    douta_OBUF[4]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -8.296    
  -------------------------------------------------------------------
                         slack                                  7.048    

Slack (MET) :             7.049ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            douta_OBUF[5]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.785ns  (logic 2.080ns (74.682%)  route 0.705ns (25.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.037     5.507    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.080     7.587 r  your_instance_name1/write_first.ram_reg/DOBDO[5]
                         net (fo=2, routed)           0.705     8.293    your_instance_name1_n_10
    SLICE_X46Y55         FDRE                                         r  douta_OBUF[5]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X46Y55         FDRE                                         r  douta_OBUF[5]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X46Y55         FDRE (Setup_fdre_C_D)       -0.009    15.341    douta_OBUF[5]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.341    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  7.049    

Slack (MET) :             7.076ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            douta_OBUF[3]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.761ns  (logic 2.080ns (75.322%)  route 0.681ns (24.678%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns = ( 15.051 - 10.000 ) 
    Source Clock Delay      (SCD):    5.507ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.037     5.507    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      2.080     7.587 r  your_instance_name1/write_first.ram_reg/DOBDO[3]
                         net (fo=2, routed)           0.681     8.269    your_instance_name1_n_12
    SLICE_X46Y52         FDRE                                         r  douta_OBUF[3]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.830    15.051    clk_IBUF_BUFG
    SLICE_X46Y52         FDRE                                         r  douta_OBUF[3]_inst_i_2/C
                         clock pessimism              0.336    15.387    
                         clock uncertainty           -0.035    15.351    
    SLICE_X46Y52         FDRE (Setup_fdre_C_D)       -0.007    15.344    douta_OBUF[3]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.344    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                  7.076    

Slack (MET) :             7.123ns  (required time - arrival time)
  Source:                 your_instance_name1/write_first.ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            doutb_OBUF[0]_inst_i_2/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.687ns  (logic 2.080ns (77.399%)  route 0.607ns (22.601%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.050ns = ( 15.050 - 10.000 ) 
    Source Clock Delay      (SCD):    5.506ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.765     0.765 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.586     3.351    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     3.471 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          2.036     5.506    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y10         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.080     7.586 r  your_instance_name1/write_first.ram_reg/DOADO[0]
                         net (fo=2, routed)           0.607     8.194    your_instance_name1_n_7
    SLICE_X45Y55         FDRE                                         r  doutb_OBUF[0]_inst_i_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AL31                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.639    10.639 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.469    13.108    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    13.221 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.829    15.050    clk_IBUF_BUFG
    SLICE_X45Y55         FDRE                                         r  doutb_OBUF[0]_inst_i_2/C
                         clock pessimism              0.336    15.386    
                         clock uncertainty           -0.035    15.350    
    SLICE_X45Y55         FDRE (Setup_fdre_C_D)       -0.034    15.316    doutb_OBUF[0]_inst_i_2
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -8.194    
  -------------------------------------------------------------------
                         slack                                  7.123    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 addra_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.100ns (28.073%)  route 0.256ns (71.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.742     2.020    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  addra_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.100     2.120 r  addra_reg[1]/Q
                         net (fo=2, routed)           0.256     2.376    your_instance_name1/ADDRBWRADDR[1]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.049     2.567    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
                         clock pessimism             -0.449     2.119    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     2.302    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.376    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dinb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.365%)  route 0.253ns (71.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.741     2.019    clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  dinb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.100     2.119 r  dinb_reg[6]/Q
                         net (fo=4, routed)           0.253     2.372    your_instance_name1/Q[6]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.048     2.566    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
                         clock pessimism             -0.449     2.118    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.155     2.273    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.372    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 addra_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.173%)  route 0.297ns (74.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.742     2.020    clk_IBUF_BUFG
    SLICE_X44Y50         FDRE                                         r  addra_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y50         FDRE (Prop_fdre_C_Q)         0.100     2.120 r  addra_reg[0]/Q
                         net (fo=2, routed)           0.297     2.417    your_instance_name1/ADDRBWRADDR[0]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.049     2.567    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
                         clock pessimism             -0.449     2.119    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                      0.183     2.302    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 addrb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.100ns (25.162%)  route 0.297ns (74.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.742     2.020    clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  addrb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y50         FDRE (Prop_fdre_C_Q)         0.100     2.120 r  addrb_reg[0]/Q
                         net (fo=2, routed)           0.297     2.418    your_instance_name1/ADDRARDADDR[0]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.048     2.566    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
                         clock pessimism             -0.449     2.118    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.301    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 addrb_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.100ns (23.250%)  route 0.330ns (76.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.098ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.742     2.020    clk_IBUF_BUFG
    SLICE_X45Y51         FDRE                                         r  addrb_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.100     2.120 r  addrb_reg[6]/Q
                         net (fo=2, routed)           0.330     2.450    your_instance_name1/ADDRARDADDR[6]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.048     2.566    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
                         clock pessimism             -0.449     2.118    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     2.301    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.450    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 dinb_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.091ns (23.911%)  route 0.290ns (76.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.741     2.019    clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  dinb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y54         FDRE (Prop_fdre_C_Q)         0.091     2.110 r  dinb_reg[7]/Q
                         net (fo=3, routed)           0.290     2.400    your_instance_name1/Q[7]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.048     2.566    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
                         clock pessimism             -0.449     2.118    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.119     2.237    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 dinb_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.100ns (23.940%)  route 0.318ns (76.060%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.566ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.741     2.019    clk_IBUF_BUFG
    SLICE_X44Y54         FDRE                                         r  dinb_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y54         FDRE (Prop_fdre_C_Q)         0.100     2.119 r  dinb_reg[0]/Q
                         net (fo=9, routed)           0.318     2.437    your_instance_name1/Q[0]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.048     2.566    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKARDCLK
                         clock pessimism             -0.449     2.118    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155     2.273    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.273    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 addra_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.157%)  route 0.351ns (77.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.020ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.742     2.020    clk_IBUF_BUFG
    SLICE_X44Y52         FDRE                                         r  addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y52         FDRE (Prop_fdre_C_Q)         0.100     2.120 r  addra_reg[10]/Q
                         net (fo=2, routed)           0.351     2.471    your_instance_name1/ADDRBWRADDR[10]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.049     2.567    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
                         clock pessimism             -0.449     2.119    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.302    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.302    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dina_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.091ns (23.423%)  route 0.298ns (76.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.741     2.019    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  dina_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.091     2.110 r  dina_reg[7]/Q
                         net (fo=3, routed)           0.298     2.408    your_instance_name1/write_first.woutbuffa_reg[0][7]_0[7]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.049     2.567    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
                         clock pessimism             -0.449     2.119    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.119     2.238    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.408    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dina_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name1/write_first.ram_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.091ns (23.314%)  route 0.299ns (76.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.567ns
    Source Clock Delay      (SCD):    2.019ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.165     0.165 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.087     1.252    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.278 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          0.741     2.019    clk_IBUF_BUFG
    SLICE_X44Y53         FDRE                                         r  dina_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y53         FDRE (Prop_fdre_C_Q)         0.091     2.110 r  dina_reg[4]/Q
                         net (fo=5, routed)           0.299     2.409    your_instance_name1/write_first.woutbuffa_reg[0][7]_0[4]
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AL31                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AL31                 IBUF (Prop_ibuf_I_O)         0.332     0.332 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.157     1.489    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.519 r  clk_IBUF_BUFG_inst/O
                         net (fo=76, routed)          1.049     2.567    your_instance_name1/clk_IBUF_BUFG
    RAMB36_X3Y10         RAMB36E1                                     r  your_instance_name1/write_first.ram_reg/CLKBWRCLK
                         clock pessimism             -0.449     2.119    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.119     2.238    your_instance_name1/write_first.ram_reg
  -------------------------------------------------------------------
                         required time                         -2.238    
                         arrival time                           2.409    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.495         10.000      7.505      RAMB36_X3Y10   your_instance_name1/write_first.ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.495         10.000      7.505      RAMB36_X3Y10   your_instance_name1/write_first.ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y53   dina_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y53   dina_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X44Y53   dina_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y51   doutb_OBUF[7]_inst_i_2/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y53   your_instance_name1/write_first.woutbuffa_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y53   your_instance_name1/write_first.woutbuffa_reg[0][1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X46Y53   your_instance_name1/write_first.woutbuffa_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y53   dina_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y53   dina_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y53   dina_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X46Y53   your_instance_name1/write_first.woutbuffa_reg[0][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X46Y53   your_instance_name1/write_first.woutbuffa_reg[0][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X46Y53   your_instance_name1/write_first.woutbuffa_reg[0][4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X46Y53   your_instance_name1/write_first.woutbuffa_reg[0][5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y53   your_instance_name1/write_first.woutbuffa_reg[0][7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X45Y54   dinb_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X44Y54   dinb_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y50   addra_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y52   addra_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y52   addra_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y50   addra_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y50   addra_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y50   addra_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y51   addra_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y51   addra_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X44Y51   addra_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X45Y50   addrb_reg[0]/C



