{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634691236210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634691236210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 21:53:56 2021 " "Processing started: Tue Oct 19 21:53:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634691236210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691236210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691236210 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634691236779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/ulasomasub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/ulasomasub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "components/ULASomaSub.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/ULASomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247510 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "components/ULASomaSub.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/ULASomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/soma_constante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/soma_constante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soma_constante-comportamento " "Found design unit 1: soma_constante-comportamento" {  } { { "components/soma_constante.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/soma_constante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247512 ""} { "Info" "ISGN_ENTITY_NAME" "1 soma_constante " "Found entity 1: soma_constante" {  } { { "components/soma_constante.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/soma_constante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "components/registradorGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/registradorGenerico.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247514 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "components/registradorGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/proxima_instrucao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/proxima_instrucao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 proxima_instrucao-arch_name " "Found design unit 1: proxima_instrucao-arch_name" {  } { { "components/proxima_instrucao.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/proxima_instrucao.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247516 ""} { "Info" "ISGN_ENTITY_NAME" "1 proxima_instrucao " "Found entity 1: proxima_instrucao" {  } { { "components/proxima_instrucao.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/proxima_instrucao.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/muxgenerico4x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/muxgenerico4x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1-arch_name " "Found design unit 1: muxGenerico4x1-arch_name" {  } { { "components/muxGenerico4x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico4x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247518 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1 " "Found entity 1: muxGenerico4x1" {  } { { "components/muxGenerico4x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico4x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247520 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "components/memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaROM.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247523 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "components/memoriaROM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "components/memoriaRAM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaRAM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247525 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "components/memoriaRAM.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/logica_desvio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/logica_desvio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logica_desvio-arch_name " "Found design unit 1: logica_desvio-arch_name" {  } { { "components/logica_desvio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/logica_desvio.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247526 ""} { "Info" "ISGN_ENTITY_NAME" "1 logica_desvio " "Found entity 1: logica_desvio" {  } { { "components/logica_desvio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/logica_desvio.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_solo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/led_solo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_solo-arch_name " "Found design unit 1: led_solo-arch_name" {  } { { "components/led_solo.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_solo.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247528 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_solo " "Found entity 1: led_solo" {  } { { "components/led_solo.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_solo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/led_r.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/led_r.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 led_r-arch_name " "Found design unit 1: led_r-arch_name" {  } { { "components/led_r.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_r.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247530 ""} { "Info" "ISGN_ENTITY_NAME" "1 led_r " "Found entity 1: led_r" {  } { { "components/led_r.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_r.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flipflopgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flipflopgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflopGenerico-comportamento " "Found design unit 1: flipflopGenerico-comportamento" {  } { { "components/flipflopGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flipflopGenerico.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247532 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflopGenerico " "Found entity 1: flipflopGenerico" {  } { { "components/flipflopGenerico.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flipflopGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlipFlopD-arch " "Found design unit 1: FlipFlopD-arch" {  } { { "components/flip_flop.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flip_flop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247534 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlipFlopD " "Found entity 1: FlipFlopD" {  } { { "components/flip_flop.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/flip_flop.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file components/edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "components/edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/edgeDetector.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247536 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "components/edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/edgeDetector.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247536 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "components/edgeDetector.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/edgeDetector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder3x8-arch_name " "Found design unit 1: decoder3x8-arch_name" {  } { { "components/decoder1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247537 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder3x8 " "Found entity 1: decoder3x8" {  } { { "components/decoder1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder-arch_name " "Found design unit 1: decoder-arch_name" {  } { { "components/decoder.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247539 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "components/decoder.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/d7seghex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/d7seghex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d7segHex-arch_name " "Found design unit 1: d7segHex-arch_name" {  } { { "components/d7segHex.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/d7segHex.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247541 ""} { "Info" "ISGN_ENTITY_NAME" "1 d7segHex " "Found entity 1: d7segHex" {  } { { "components/d7segHex.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/d7segHex.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-arquitetura " "Found design unit 1: CPU-arquitetura" {  } { { "components/CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247543 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "components/CPU.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "components/conversorHex7Seg.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247545 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "components/conversorHex7Seg.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/computer_constants.vhd 1 0 " "Found 1 design units, including 0 entities, in source file components/computer_constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controls " "Found design unit 1: controls" {  } { { "components/computer_constants.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/computer_constants.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/buffer3state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/buffer3state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer3state-arch_name " "Found design unit 1: buffer3state-arch_name" {  } { { "components/buffer3state.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/buffer3state.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247549 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer3state " "Found entity 1: buffer3state" {  } { { "components/buffer3state.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/buffer3state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arquitetura " "Found design unit 1: relogio-arquitetura" {  } { { "relogio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247551 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components/bancoregistradoresarqregmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file components/bancoregistradoresarqregmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "components/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/bancoRegistradoresArqRegMem.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247553 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "components/bancoRegistradoresArqRegMem.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634691247553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691247553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634691247620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "edgeDetector edgeDetector:detectorSub0 A:bordasubida " "Elaborating entity \"edgeDetector\" using architecture \"A:bordasubida\" for hierarchy \"edgeDetector:detectorSub0\"" {  } { { "relogio.vhd" "detectorSub0" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 120 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:CPU " "Elaborating entity \"CPU\" for hierarchy \"CPU:CPU\"" {  } { { "relogio.vhd" "CPU" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 CPU:CPU\|muxGenerico2x1:MUX1 " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"CPU:CPU\|muxGenerico2x1:MUX1\"" {  } { { "components/CPU.vhd" "MUX1" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegMem CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG " "Elaborating entity \"bancoRegistradoresArqRegMem\" for hierarchy \"CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\"" {  } { { "components/CPU.vhd" "BANCO_REG" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULASomaSub CPU:CPU\|ULASomaSub:ULA1 " "Elaborating entity \"ULASomaSub\" for hierarchy \"CPU:CPU\|ULASomaSub:ULA1\"" {  } { { "components/CPU.vhd" "ULA1" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflopGenerico CPU:CPU\|flipflopGenerico:FLAG " "Elaborating entity \"flipflopGenerico\" for hierarchy \"CPU:CPU\|flipflopGenerico:FLAG\"" {  } { { "components/CPU.vhd" "FLAG" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder CPU:CPU\|decoder:DECODER " "Elaborating entity \"decoder\" for hierarchy \"CPU:CPU\|decoder:DECODER\"" {  } { { "components/CPU.vhd" "DECODER" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logica_desvio CPU:CPU\|logica_desvio:LOG_DESVIO " "Elaborating entity \"logica_desvio\" for hierarchy \"CPU:CPU\|logica_desvio:LOG_DESVIO\"" {  } { { "components/CPU.vhd" "LOG_DESVIO" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proxima_instrucao CPU:CPU\|proxima_instrucao:INSTR " "Elaborating entity \"proxima_instrucao\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\"" {  } { { "components/CPU.vhd" "INSTR" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/CPU.vhd" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico CPU:CPU\|proxima_instrucao:INSTR\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\|registradorGenerico:PC\"" {  } { { "components/proxima_instrucao.vhd" "PC" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/proxima_instrucao.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soma_constante CPU:CPU\|proxima_instrucao:INSTR\|soma_constante:SOMA_CONST " "Elaborating entity \"soma_constante\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\|soma_constante:SOMA_CONST\"" {  } { { "components/proxima_instrucao.vhd" "SOMA_CONST" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/proxima_instrucao.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1 CPU:CPU\|proxima_instrucao:INSTR\|muxGenerico4x1:MUX2 " "Elaborating entity \"muxGenerico4x1\" for hierarchy \"CPU:CPU\|proxima_instrucao:INSTR\|muxGenerico4x1:MUX2\"" {  } { { "components/proxima_instrucao.vhd" "MUX2" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/proxima_instrucao.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "relogio.vhd" "RAM" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"memoriaROM:ROM\"" {  } { { "relogio.vhd" "ROM" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder3x8 decoder3x8:DECODER_BLOCKS " "Elaborating entity \"decoder3x8\" for hierarchy \"decoder3x8:DECODER_BLOCKS\"" {  } { { "relogio.vhd" "DECODER_BLOCKS" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_r led_r:LED_R " "Elaborating entity \"led_r\" for hierarchy \"led_r:LED_R\"" {  } { { "relogio.vhd" "LED_R" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico led_r:LED_R\|registradorGenerico:REG_8bits " "Elaborating entity \"registradorGenerico\" for hierarchy \"led_r:LED_R\|registradorGenerico:REG_8bits\"" {  } { { "components/led_r.vhd" "REG_8bits" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/led_r.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_solo led_solo:LED8 " "Elaborating entity \"led_solo\" for hierarchy \"led_solo:LED8\"" {  } { { "relogio.vhd" "LED8" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d7segHex d7segHex:HEX0_DECODER " "Elaborating entity \"d7segHex\" for hierarchy \"d7segHex:HEX0_DECODER\"" {  } { { "relogio.vhd" "HEX0_DECODER" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico d7segHex:HEX0_DECODER\|registradorGenerico:REG_4bits " "Elaborating entity \"registradorGenerico\" for hierarchy \"d7segHex:HEX0_DECODER\|registradorGenerico:REG_4bits\"" {  } { { "components/d7segHex.vhd" "REG_4bits" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/d7segHex.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg d7segHex:HEX0_DECODER\|conversorHex7Seg:DECODER_7seg " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"d7segHex:HEX0_DECODER\|conversorHex7Seg:DECODER_7seg\"" {  } { { "components/d7segHex.vhd" "DECODER_7seg" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/d7segHex.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3state buffer3state:SWR " "Elaborating entity \"buffer3state\" for hierarchy \"buffer3state:SWR\"" {  } { { "relogio.vhd" "SWR" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer3state buffer3state:SW8 " "Elaborating entity \"buffer3state\" for hierarchy \"buffer3state:SW8\"" {  } { { "relogio.vhd" "SW8" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/relogio.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691247655 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "components/memoriaRAM.vhd" "ram" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/memoriaRAM.vhd" 27 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1634691247989 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\|registrador " "RAM logic \"CPU:CPU\|bancoRegistradoresArqRegMem:BANCO_REG\|registrador\" is uninferred due to inappropriate RAM size" {  } { { "components/bancoRegistradoresArqRegMem.vhd" "registrador" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/bancoRegistradoresArqRegMem.vhd" 28 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1634691247989 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1634691247989 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[7\]\" " "Converted tri-state node \"READ_BUS\[7\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[6\]\" " "Converted tri-state node \"READ_BUS\[6\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[5\]\" " "Converted tri-state node \"READ_BUS\[5\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[4\]\" " "Converted tri-state node \"READ_BUS\[4\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[3\]\" " "Converted tri-state node \"READ_BUS\[3\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[2\]\" " "Converted tri-state node \"READ_BUS\[2\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[1\]\" " "Converted tri-state node \"READ_BUS\[1\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"READ_BUS\[0\]\" " "Converted tri-state node \"READ_BUS\[0\]\" into a selector" {  } { { "components/muxGenerico2x1.vhd" "" { Text "C:/Users/elm_t/Documents/grad/descomp/atividades/relogio/components/muxGenerico2x1.vhd" 11 -1 0 } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Design Software" 0 -1 1634691247996 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1634691247996 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1634691249240 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634691250255 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634691250255 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1181 " "Implemented 1181 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634691250361 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634691250361 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1113 " "Implemented 1113 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634691250361 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634691250361 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634691250382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 21:54:10 2021 " "Processing ended: Tue Oct 19 21:54:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634691250382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634691250382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634691250382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634691250382 ""}
