Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Sep 12 16:53:31 2024
| Host         : puftester-Latitude-E7240 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_drc -file top_tima_ro_puf_drc_routed.rpt -pb top_tima_ro_puf_drc_routed.pb -rpx top_tima_ro_puf_drc_routed.rpx
| Design       : top_tima_ro_puf
| Device       : xczu3eg-sbva484-1-e
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 517
+----------+------------------+----------------------------+------------+
| Rule     | Severity         | Description                | Violations |
+----------+------------------+----------------------------+------------+
| LUTLP-1  | Critical Warning | Combinatorial Loop Alert   | 512        |
| NSTD-1   | Critical Warning | Unspecified I/O Standard   | 1          |
| UCIO-1   | Critical Warning | Unconstrained Logical Port | 1          |
| PDRC-153 | Warning          | Gated clock check          | 3          |
+----------+------------------+----------------------------+------------+

2. REPORT DETAILS
-----------------
LUTLP-1#1 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#2 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#3 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#4 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#5 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#6 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#7 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#8 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#9 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#10 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#11 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#12 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#13 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#14 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#15 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#16 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#17 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#18 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#19 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#20 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#21 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#22 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#23 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#24 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#25 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#26 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#27 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#28 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#29 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#30 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#31 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#32 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#33 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#34 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#35 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#36 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#37 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#38 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#39 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#40 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#41 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#42 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#43 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#44 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#45 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#46 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#47 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#48 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#49 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#50 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#51 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#52 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#53 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#54 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#55 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#56 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#57 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#58 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#59 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#60 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#61 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#62 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#63 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#64 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#65 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#66 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#67 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#68 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#69 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#70 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#71 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#72 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#73 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#74 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#75 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#76 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#77 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#78 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#79 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#80 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#81 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#82 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#83 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#84 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#85 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#86 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#87 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#88 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#89 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#90 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#91 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#92 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#93 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#94 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#95 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#96 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#97 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#98 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#99 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#100 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#101 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#102 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#103 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#104 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#105 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#106 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#107 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#108 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#109 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#110 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#111 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#112 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#113 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#114 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#115 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#116 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#117 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#118 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#119 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#120 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#121 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#122 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#123 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#124 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#125 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#126 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#127 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#128 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#129 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#130 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#131 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#132 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#133 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#134 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#135 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#136 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#137 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#138 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#139 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#140 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#141 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#142 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#143 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#144 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#145 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#146 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#147 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#148 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#149 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#150 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#151 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#152 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#153 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#154 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#155 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#156 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#157 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#158 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#159 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#160 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#161 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#162 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#163 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#164 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#165 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#166 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#167 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#168 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#169 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#170 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#171 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#172 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#173 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#174 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#175 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#176 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#177 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#178 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#179 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#180 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#181 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#182 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#183 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#184 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#185 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#186 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#187 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#188 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#189 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#190 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#191 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#192 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#193 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#194 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#195 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#196 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#197 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#198 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#199 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#200 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#201 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#202 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#203 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#204 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#205 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#206 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#207 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#208 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#209 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#210 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#211 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#212 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#213 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#214 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#215 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#216 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#217 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#218 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#219 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#220 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#221 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#222 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#223 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#224 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#225 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#226 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#227 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#228 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#229 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#230 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#231 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#232 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#233 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[79].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#234 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[7].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#235 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[80].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#236 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[81].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#237 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[82].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#238 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[83].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#239 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[84].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#240 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[85].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#241 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[86].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#242 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[87].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#243 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[88].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#244 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[89].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#245 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[8].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#246 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[90].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#247 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[91].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#248 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[92].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#249 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[93].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#250 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[94].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#251 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[95].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#252 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[96].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#253 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[97].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#254 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[98].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#255 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[99].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#256 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_1/RING_OSCILLATOR[9].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#257 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[0].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#258 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[100].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#259 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[101].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#260 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[102].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#261 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[103].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#262 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[104].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#263 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[105].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#264 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[106].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#265 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[107].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#266 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[108].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#267 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[109].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#268 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[10].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#269 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[110].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#270 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[111].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#271 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[112].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#272 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[113].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#273 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[114].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#274 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[115].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#275 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[116].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#276 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[117].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#277 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[118].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#278 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[119].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#279 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[11].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#280 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[120].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#281 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[121].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#282 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[122].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#283 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[123].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#284 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[124].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#285 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[125].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#286 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[126].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#287 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[127].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#288 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[128].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#289 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[129].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#290 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[12].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#291 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[130].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#292 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[131].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#293 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[132].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#294 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[133].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#295 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[134].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#296 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[135].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#297 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[136].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#298 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[137].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#299 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[138].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#300 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[139].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#301 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[13].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#302 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[140].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#303 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[141].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#304 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[142].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#305 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[143].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#306 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[144].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#307 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[145].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#308 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[146].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#309 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[147].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#310 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[148].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#311 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[149].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#312 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[14].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#313 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[150].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#314 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[151].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#315 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[152].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#316 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[153].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#317 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[154].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#318 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[155].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#319 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[156].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#320 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[157].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#321 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[158].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#322 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[159].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#323 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[15].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#324 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[160].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#325 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[161].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#326 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[162].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#327 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[163].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#328 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[164].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#329 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[165].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#330 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[166].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#331 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[167].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#332 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[168].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#333 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[169].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#334 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[16].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#335 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[170].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#336 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[171].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#337 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[172].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#338 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[173].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#339 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[174].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#340 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[175].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#341 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[176].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#342 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[177].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#343 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[178].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#344 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[179].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#345 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[17].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#346 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[180].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#347 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[181].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#348 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[182].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#349 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[183].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#350 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[184].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#351 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[185].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#352 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[186].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#353 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[187].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#354 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[188].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#355 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[189].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#356 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[18].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#357 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[190].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#358 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[191].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#359 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[192].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#360 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[193].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#361 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[194].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#362 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[195].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#363 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[196].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#364 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[197].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#365 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[198].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#366 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[199].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#367 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[19].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#368 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[1].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#369 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[200].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#370 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[201].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#371 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[202].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#372 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[203].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#373 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[204].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#374 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[205].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#375 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[206].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#376 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[207].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#377 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[208].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#378 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[209].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#379 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[20].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#380 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[210].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#381 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[211].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#382 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[212].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#383 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[213].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#384 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[214].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#385 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[215].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#386 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[216].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#387 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[217].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#388 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[218].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#389 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[219].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#390 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[21].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#391 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[220].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#392 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[221].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#393 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[222].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#394 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[223].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#395 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[224].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#396 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[225].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#397 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[226].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#398 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[227].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#399 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[228].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#400 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[229].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#401 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[22].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#402 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[230].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#403 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[231].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#404 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[232].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#405 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[233].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#406 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[234].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#407 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[235].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#408 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[236].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#409 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[237].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#410 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[238].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#411 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[239].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#412 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[23].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#413 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[240].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#414 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[241].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#415 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[242].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#416 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[243].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#417 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[244].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#418 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[245].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#419 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[246].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#420 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[247].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#421 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[248].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#422 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[249].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#423 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[24].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#424 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[250].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#425 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[251].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#426 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[252].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#427 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[253].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#428 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[254].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#429 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[255].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#430 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[25].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#431 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[26].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#432 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[27].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#433 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[28].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#434 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[29].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#435 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[2].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#436 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[30].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#437 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[31].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#438 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[32].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#439 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[33].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#440 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[34].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#441 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[35].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#442 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[36].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#443 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[37].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#444 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[38].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#445 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[39].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#446 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[3].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#447 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[40].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#448 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[41].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#449 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[42].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#450 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[43].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#451 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[44].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#452 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[45].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#453 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[46].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#454 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[47].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#455 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[48].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#456 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[49].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#457 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[4].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#458 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[50].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#459 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[51].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#460 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[52].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#461 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[53].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#462 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[54].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#463 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[55].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#464 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[56].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#465 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[57].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#466 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[58].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#467 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[59].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#468 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[5].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#469 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[60].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#470 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[61].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#471 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[62].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#472 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[63].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#473 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[64].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#474 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[65].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#475 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[66].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#476 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[67].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#477 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[68].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#478 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[69].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#479 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[6].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#480 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[70].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#481 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[71].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#482 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[72].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#483 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[73].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#484 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[74].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#485 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[75].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#486 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[76].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#487 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[77].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#488 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[78].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#489 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[79].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#490 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[7].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#491 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[80].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#492 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[81].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#493 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[82].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#494 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[83].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#495 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[84].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#496 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[85].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#497 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[86].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#498 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[87].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#499 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[88].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#500 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[89].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#501 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[8].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#502 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[90].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#503 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[91].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#504 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[92].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#505 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[93].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#506 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[94].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#507 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[95].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#508 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[96].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#509 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[97].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#510 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[98].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#511 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[99].RO_INST/NAND_IN.
Related violations: <none>

LUTLP-1#512 Critical Warning
Combinatorial Loop Alert  
7 LUT cells form a combinatorial loop. This can create a race condition. Timing analysis may not be accurate. The preferred resolution is to modify the design to remove combinatorial logic loops. If the loop is known and understood, this DRC can be bypassed by acknowledging the condition and setting the following XDC constraint on any one of the nets in the loop: 'set_property ALLOW_COMBINATORIAL_LOOPS TRUE [get_nets <myHier/myNet>]'. One net in the loop is RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/Inverters[1]. Please evaluate your design. The cells in the loop are: RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[1].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[2].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[3].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[4].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTERS_BLK[5].INVERTER,
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/INVERTER_0
RO_PUF/RO_BLOCK_2/RING_OSCILLATOR[9].RO_INST/NAND_IN.
Related violations: <none>

NSTD-1#1 Critical Warning
Unspecified I/O Standard  
79 out of 79 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: challenge[7:0], clk, counter_1[31:0], counter_2[31:0], counter_config[2:0],
enable, ready, response.
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
79 out of 79 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: challenge[7:0], clk, counter_1[31:0], counter_2[31:0], counter_config[2:0],
enable, ready, response.
Related violations: <none>

PDRC-153#1 Warning
Gated clock check  
Net RO_PUF/RO_BLOCK_1/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin RO_PUF/RO_BLOCK_1/found_match_reg_i_1/O, cell RO_PUF/RO_BLOCK_1/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net RO_PUF/RO_BLOCK_2/found_match_reg_i_1_n_0 is a gated clock net sourced by a combinational pin RO_PUF/RO_BLOCK_2/found_match_reg_i_1/O, cell RO_PUF/RO_BLOCK_2/found_match_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net RO_PUF/Timer_size_reg[23]_i_2_n_0 is a gated clock net sourced by a combinational pin RO_PUF/Timer_size_reg[23]_i_2/O, cell RO_PUF/Timer_size_reg[23]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>


