

================================================================
== Vivado HLS Report for 'div5'
================================================================
* Date:           Fri Aug  3 15:37:40 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        vivado_hls_int_div
* Solution:       div5
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|    14.195|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     335|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|     16|     361|     179|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|       3|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     16|     364|     529|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      2|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |div5_mul_64s_66nsbkb_U1  |div5_mul_64s_66nsbkb  |        0|     16|  361|  179|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|     16|  361|  179|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+-----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+-----+------------+------------+
    |neg_mul_fu_58_p2  |     -    |      0|  0|  136|           1|         129|
    |neg_ti_fu_99_p2   |     -    |      0|  0|   71|           1|          64|
    |ap_return         |  select  |      0|  0|   64|           1|          64|
    |tmp_3_fu_92_p3    |  select  |      0|  0|   64|           1|          64|
    +------------------+----------+-------+---+-----+------------+------------+
    |Total             |          |      0|  0|  335|           4|         321|
    +------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------+---+----+-----+-----------+
    |      Name     | FF| LUT| Bits| Const Bits|
    +---------------+---+----+-----+-----------+
    |ap_CS_fsm      |  2|   0|    2|          0|
    |tmp_4_reg_117  |  1|   0|    1|          0|
    +---------------+---+----+-----+-----------+
    |Total          |  3|   0|    3|          0|
    +---------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs |     div5     | return value |
|ap_rst     |  in |    1| ap_ctrl_hs |     div5     | return value |
|ap_start   |  in |    1| ap_ctrl_hs |     div5     | return value |
|ap_done    | out |    1| ap_ctrl_hs |     div5     | return value |
|ap_idle    | out |    1| ap_ctrl_hs |     div5     | return value |
|ap_ready   | out |    1| ap_ctrl_hs |     div5     | return value |
|ap_return  | out |   64| ap_ctrl_hs |     div5     | return value |
|a          |  in |   64|   ap_none  |       a      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.51>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%a_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %a) nounwind"   --->   Operation 3 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%sext_cast = sext i64 %a_read to i129" [test.cpp:22]   --->   Operation 4 'sext' 'sext_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [2/2] (8.51ns)   --->   "%mul = mul i129 %sext_cast, 29514790517935282586" [test.cpp:22]   --->   Operation 5 'mul' 'mul' <Predicate = true> <Delay = 8.51> <Core = "Mul2S">   --->   Core 18 'Mul2S' <Latency = 1> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %a_read, i32 63)" [test.cpp:22]   --->   Operation 6 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 14.1>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %a) nounwind, !map !8"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !14"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @div5_str) nounwind"   --->   Operation 9 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:21]   --->   Operation 10 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/2] (8.51ns)   --->   "%mul = mul i129 %sext_cast, 29514790517935282586" [test.cpp:22]   --->   Operation 11 'mul' 'mul' <Predicate = true> <Delay = 8.51> <Core = "Mul2S">   --->   Core 18 'Mul2S' <Latency = 1> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (2.94ns)   --->   "%neg_mul = sub i129 0, %mul" [test.cpp:22]   --->   Operation 12 'sub' 'neg_mul' <Predicate = (tmp_4)> <Delay = 2.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_5 = call i62 @_ssdm_op_PartSelect.i62.i129.i32.i32(i129 %neg_mul, i32 67, i32 128)" [test.cpp:22]   --->   Operation 13 'partselect' 'tmp_5' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_1 = sext i62 %tmp_5 to i64" [test.cpp:22]   --->   Operation 14 'sext' 'tmp_1' <Predicate = (tmp_4)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_6 = call i62 @_ssdm_op_PartSelect.i62.i129.i32.i32(i129 %mul, i32 67, i32 128)" [test.cpp:22]   --->   Operation 15 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_2 = sext i62 %tmp_6 to i64" [test.cpp:22]   --->   Operation 16 'sext' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_3 = select i1 %tmp_4, i64 %tmp_1, i64 %tmp_2" [test.cpp:22]   --->   Operation 17 'select' 'tmp_3' <Predicate = (tmp_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.96ns) (out node of the LUT)   --->   "%neg_ti = sub i64 0, %tmp_3" [test.cpp:22]   --->   Operation 18 'sub' 'neg_ti' <Predicate = (tmp_4)> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.98> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.77ns)   --->   "%tmp = select i1 %tmp_4, i64 %neg_ti, i64 %tmp_2" [test.cpp:22]   --->   Operation 19 'select' 'tmp' <Predicate = true> <Delay = 0.77> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "ret i64 %tmp" [test.cpp:22]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read      (read         ) [ 000]
sext_cast   (sext         ) [ 001]
tmp_4       (bitselect    ) [ 001]
StgValue_7  (specbitsmap  ) [ 000]
StgValue_8  (specbitsmap  ) [ 000]
StgValue_9  (spectopmodule) [ 000]
StgValue_10 (speclatency  ) [ 000]
mul         (mul          ) [ 000]
neg_mul     (sub          ) [ 000]
tmp_5       (partselect   ) [ 000]
tmp_1       (sext         ) [ 000]
tmp_6       (partselect   ) [ 000]
tmp_2       (sext         ) [ 000]
tmp_3       (select       ) [ 000]
neg_ti      (sub          ) [ 000]
tmp         (select       ) [ 000]
StgValue_20 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="div5_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i129.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="a_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="64" slack="0"/>
<pin id="36" dir="0" index="1" bw="64" slack="0"/>
<pin id="37" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="sext_cast_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="64" slack="0"/>
<pin id="42" dir="1" index="1" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_cast/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="64" slack="0"/>
<pin id="46" dir="0" index="1" bw="66" slack="0"/>
<pin id="47" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_4_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="0" index="1" bw="64" slack="0"/>
<pin id="53" dir="0" index="2" bw="7" slack="0"/>
<pin id="54" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="neg_mul_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="129" slack="0"/>
<pin id="61" dir="1" index="2" bw="129" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_mul/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="tmp_5_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="62" slack="0"/>
<pin id="66" dir="0" index="1" bw="129" slack="0"/>
<pin id="67" dir="0" index="2" bw="8" slack="0"/>
<pin id="68" dir="0" index="3" bw="9" slack="0"/>
<pin id="69" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp_1_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="62" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="tmp_6_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="62" slack="0"/>
<pin id="80" dir="0" index="1" bw="129" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="0" index="3" bw="9" slack="0"/>
<pin id="83" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="tmp_2_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="62" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="tmp_3_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="0" index="2" bw="64" slack="0"/>
<pin id="96" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="neg_ti_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="1" slack="0"/>
<pin id="101" dir="0" index="1" bw="62" slack="0"/>
<pin id="102" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="neg_ti/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="64" slack="0"/>
<pin id="108" dir="0" index="2" bw="64" slack="0"/>
<pin id="109" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="sext_cast_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="129" slack="1"/>
<pin id="114" dir="1" index="1" bw="129" slack="1"/>
</pin_list>
<bind>
<opset="sext_cast "/>
</bind>
</comp>

<comp id="117" class="1005" name="tmp_4_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="1"/>
<pin id="119" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="2" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="43"><net_src comp="34" pin="2"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="40" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="34" pin="2"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="44" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="58" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="72"><net_src comp="30" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="73"><net_src comp="32" pin="0"/><net_sink comp="64" pin=3"/></net>

<net id="77"><net_src comp="64" pin="4"/><net_sink comp="74" pin=0"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="44" pin="2"/><net_sink comp="78" pin=1"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="78" pin=3"/></net>

<net id="91"><net_src comp="78" pin="4"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="74" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="92" pin="3"/><net_sink comp="99" pin=1"/></net>

<net id="110"><net_src comp="99" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="111"><net_src comp="88" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="115"><net_src comp="40" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="116"><net_src comp="112" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="120"><net_src comp="50" pin="3"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="105" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: div5 : a | {1 }
  - Chain level:
	State 1
		mul : 1
	State 2
		neg_mul : 1
		tmp_5 : 2
		tmp_1 : 3
		tmp_6 : 1
		tmp_2 : 2
		tmp_3 : 4
		neg_ti : 5
		tmp : 6
		StgValue_20 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|    mul   |     grp_fu_44     |    16   |   361   |   179   |
|----------|-------------------|---------|---------|---------|
|    sub   |   neg_mul_fu_58   |    0    |    0    |   136   |
|          |    neg_ti_fu_99   |    0    |    0    |    69   |
|----------|-------------------|---------|---------|---------|
|  select  |    tmp_3_fu_92    |    0    |    0    |    64   |
|          |     tmp_fu_105    |    0    |    0    |    64   |
|----------|-------------------|---------|---------|---------|
|   read   | a_read_read_fu_34 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  sext_cast_fu_40  |    0    |    0    |    0    |
|   sext   |    tmp_1_fu_74    |    0    |    0    |    0    |
|          |    tmp_2_fu_88    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
| bitselect|    tmp_4_fu_50    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|    tmp_5_fu_64    |    0    |    0    |    0    |
|          |    tmp_6_fu_78    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    16   |   361   |   512   |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|sext_cast_reg_112|   129  |
|  tmp_4_reg_117  |    1   |
+-----------------+--------+
|      Total      |   130  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_44 |  p0  |   2  |  64  |   128  ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   128  ||  1.061  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |   361  |   512  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |   130  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    1   |   491  |   521  |
+-----------+--------+--------+--------+--------+
