

================================================================
== Vitis HLS Report for 'StreamingDataWidthConverter_Batch_64u_8u_98u_s'
================================================================
* Date:           Wed Mar 26 22:46:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        project_StreamingDataflowPartition_0_IODMA_hls_0
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  20.00 ns|  8.978 ns|     5.40 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                                  |                                                                        |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                                     Instance                                     |                                 Module                                 |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50  |StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1  |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind flp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     68|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     127|    342|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     52|    -|
|Register         |        -|    -|      78|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     205|    462|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                     Instance                                     |                                 Module                                 | BRAM_18K| DSP|  FF | LUT | URAM|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50  |StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1  |        0|   0|  127|  342|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                             |                                                                        |        0|   0|  127|  342|    0|
    +----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                         Variable Name                                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |totalIters_fu_80_p2                                                                            |         +|   0|  0|  32|          32|          32|
    |sub_ln523_fu_69_p2                                                                             |         -|   0|  0|  32|          32|          32|
    |grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state1                                                                                |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                          |          |   0|  0|  68|          66|          66|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  25|          5|    1|          5|
    |ap_done                   |   9|          2|    1|          2|
    |numReps_blk_n             |   9|          2|    1|          2|
    |out_V_TDATA_int_regslice  |   9|          2|    8|         16|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  52|         11|   11|         25|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                      |   4|   0|    4|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_StreamingDataWidthConverter_Batch_64u_8u_98u_Pipeline_VITIS_LOOP_526_1_fu_50_ap_start_reg  |   1|   0|    1|          0|
    |numReps_1_reg_99                                                                               |  32|   0|   32|          0|
    |out_V_TDATA_reg                                                                                |   8|   0|    8|          0|
    |totalIters_reg_106                                                                             |  32|   0|   32|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  78|   0|   78|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>|  return value|
|ap_continue             |   in|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  StreamingDataWidthConverter_Batch<64u, 8u, 98u>|  return value|
|dma2dwc_dout            |   in|   64|     ap_fifo|                                          dma2dwc|       pointer|
|dma2dwc_empty_n         |   in|    1|     ap_fifo|                                          dma2dwc|       pointer|
|dma2dwc_read            |  out|    1|     ap_fifo|                                          dma2dwc|       pointer|
|dma2dwc_num_data_valid  |   in|    3|     ap_fifo|                                          dma2dwc|       pointer|
|dma2dwc_fifo_cap        |   in|    3|     ap_fifo|                                          dma2dwc|       pointer|
|out_V_TDATA             |  out|    8|        axis|                                            out_V|       pointer|
|out_V_TVALID            |  out|    1|        axis|                                            out_V|       pointer|
|out_V_TREADY            |   in|    1|        axis|                                            out_V|       pointer|
|numReps_dout            |   in|   32|     ap_fifo|                                          numReps|       pointer|
|numReps_empty_n         |   in|    1|     ap_fifo|                                          numReps|       pointer|
|numReps_read            |  out|    1|     ap_fifo|                                          numReps|       pointer|
|numReps_num_data_valid  |   in|    3|     ap_fifo|                                          numReps|       pointer|
|numReps_fifo_cap        |   in|    3|     ap_fifo|                                          numReps|       pointer|
+------------------------+-----+-----+------------+-------------------------------------------------+--------------+

