Running: /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem5/dist_law_tb_isim_beh.exe -prj /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem5/dist_law_tb_beh.prj work.dist_law_tb work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem5/booth_multiplier.v" into library work
WARNING:HDLCompiler:751 - "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem5/booth_multiplier.v" Line 29: Redeclaration of ansi port A is not allowed
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem5/dist_law.v" into library work
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem5/dist_law_tb.v" into library work
Analyzing Verilog file "/media/shashank/C628A2F428A2E323/Xilinx/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 95500 KB
Fuse CPU Usage: 1230 ms
Compiling module booth_multiplier
Compiling module dist_law
Compiling module dist_law_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable /media/shashank/C628A2F428A2E323/Xilinx/Xilinx/Problem5/dist_law_tb_isim_beh.exe
Fuse Memory Usage: 655684 KB
Fuse CPU Usage: 1240 ms
GCC CPU Usage: 560 ms
