ModuleName LCDTEST
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 62
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1440 ,Y1: 264 ,X2: 1504 ,Y2: 264
End
Branches
End
Wire Name: b25
LV: 11
RV: 0
Width: 12
Edges
Edge X1: 56 ,Y1: 128 ,X2: 128 ,Y2: 128
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1440 ,Y1: 344 ,X2: 1504 ,Y2: 344
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 1440 ,Y1: 304 ,X2: 1504 ,Y2: 304
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 144 ,X2: 440 ,Y2: 144
Edge X1: 400 ,Y1: 144 ,X2: 400 ,Y2: 416
Edge X1: 304 ,Y1: 416 ,X2: 400 ,Y2: 416
Edge X1: 400 ,Y1: 416 ,X2: 600 ,Y2: 416
Edge X1: 600 ,Y1: 144 ,X2: 600 ,Y2: 416
Edge X1: 600 ,Y1: 416 ,X2: 1088 ,Y2: 416
Edge X1: 600 ,Y1: 144 ,X2: 688 ,Y2: 144
Edge X1: 1088 ,Y1: 400 ,X2: 1088 ,Y2: 416
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 160 ,X2: 440 ,Y2: 160
Edge X1: 416 ,Y1: 160 ,X2: 416 ,Y2: 448
Edge X1: 304 ,Y1: 448 ,X2: 416 ,Y2: 448
Edge X1: 416 ,Y1: 448 ,X2: 624 ,Y2: 448
Edge X1: 624 ,Y1: 176 ,X2: 624 ,Y2: 448
Edge X1: 624 ,Y1: 448 ,X2: 1088 ,Y2: 448
Edge X1: 624 ,Y1: 176 ,X2: 688 ,Y2: 176
Edge X1: 1088 ,Y1: 424 ,X2: 1088 ,Y2: 448
End
Branches
End
Wire Name: b40
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1064 ,Y1: 480 ,X2: 1080 ,Y2: 480
Edge X1: 1064 ,Y1: 128 ,X2: 1064 ,Y2: 480
Edge X1: 904 ,Y1: 128 ,X2: 1064 ,Y2: 128
Edge X1: 1064 ,Y1: 128 ,X2: 1088 ,Y2: 128
End
Branches
End
Wire Name: b39
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1056 ,Y1: 496 ,X2: 1080 ,Y2: 496
Edge X1: 1056 ,Y1: 144 ,X2: 1056 ,Y2: 496
Edge X1: 904 ,Y1: 144 ,X2: 1056 ,Y2: 144
Edge X1: 1056 ,Y1: 144 ,X2: 1088 ,Y2: 144
End
Branches
End
Wire Name: b38
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1048 ,Y1: 512 ,X2: 1080 ,Y2: 512
Edge X1: 1048 ,Y1: 160 ,X2: 1048 ,Y2: 512
Edge X1: 904 ,Y1: 160 ,X2: 1048 ,Y2: 160
Edge X1: 1048 ,Y1: 160 ,X2: 1088 ,Y2: 160
End
Branches
End
Wire Name: b37
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1040 ,Y1: 528 ,X2: 1080 ,Y2: 528
Edge X1: 1040 ,Y1: 176 ,X2: 1040 ,Y2: 528
Edge X1: 904 ,Y1: 176 ,X2: 1040 ,Y2: 176
Edge X1: 1040 ,Y1: 176 ,X2: 1088 ,Y2: 176
End
Branches
End
Wire Name: b36
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1032 ,Y1: 544 ,X2: 1080 ,Y2: 544
Edge X1: 1032 ,Y1: 192 ,X2: 1032 ,Y2: 544
Edge X1: 904 ,Y1: 192 ,X2: 1032 ,Y2: 192
Edge X1: 1032 ,Y1: 192 ,X2: 1088 ,Y2: 192
End
Branches
End
Wire Name: b35
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1024 ,Y1: 560 ,X2: 1080 ,Y2: 560
Edge X1: 1024 ,Y1: 208 ,X2: 1024 ,Y2: 560
Edge X1: 904 ,Y1: 208 ,X2: 1024 ,Y2: 208
Edge X1: 1024 ,Y1: 208 ,X2: 1088 ,Y2: 208
End
Branches
End
Wire Name: b34
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1016 ,Y1: 576 ,X2: 1080 ,Y2: 576
Edge X1: 1016 ,Y1: 224 ,X2: 1016 ,Y2: 576
Edge X1: 904 ,Y1: 224 ,X2: 1016 ,Y2: 224
Edge X1: 1016 ,Y1: 224 ,X2: 1088 ,Y2: 224
End
Branches
End
Wire Name: b33
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1008 ,Y1: 592 ,X2: 1080 ,Y2: 592
Edge X1: 1008 ,Y1: 240 ,X2: 1008 ,Y2: 592
Edge X1: 904 ,Y1: 240 ,X2: 1008 ,Y2: 240
Edge X1: 1008 ,Y1: 240 ,X2: 1088 ,Y2: 240
End
Branches
End
Wire Name: b32
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 480 ,X2: 1000 ,Y2: 480
Edge X1: 1000 ,Y1: 256 ,X2: 1000 ,Y2: 480
Edge X1: 904 ,Y1: 256 ,X2: 1000 ,Y2: 256
Edge X1: 1000 ,Y1: 256 ,X2: 1088 ,Y2: 256
End
Branches
End
Wire Name: b31
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 496 ,X2: 992 ,Y2: 496
Edge X1: 992 ,Y1: 272 ,X2: 992 ,Y2: 496
Edge X1: 904 ,Y1: 272 ,X2: 992 ,Y2: 272
Edge X1: 992 ,Y1: 272 ,X2: 1088 ,Y2: 272
End
Branches
End
Wire Name: b30
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 512 ,X2: 984 ,Y2: 512
Edge X1: 984 ,Y1: 288 ,X2: 984 ,Y2: 512
Edge X1: 904 ,Y1: 288 ,X2: 984 ,Y2: 288
Edge X1: 984 ,Y1: 288 ,X2: 1088 ,Y2: 288
End
Branches
End
Wire Name: b29
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 528 ,X2: 976 ,Y2: 528
Edge X1: 976 ,Y1: 304 ,X2: 976 ,Y2: 528
Edge X1: 904 ,Y1: 304 ,X2: 976 ,Y2: 304
Edge X1: 976 ,Y1: 304 ,X2: 1088 ,Y2: 304
End
Branches
End
Wire Name: b41
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 544 ,X2: 968 ,Y2: 544
Edge X1: 968 ,Y1: 320 ,X2: 968 ,Y2: 544
Edge X1: 904 ,Y1: 320 ,X2: 968 ,Y2: 320
Edge X1: 968 ,Y1: 320 ,X2: 1088 ,Y2: 320
End
Branches
End
Wire Name: b42
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 560 ,X2: 960 ,Y2: 560
Edge X1: 960 ,Y1: 336 ,X2: 960 ,Y2: 560
Edge X1: 904 ,Y1: 336 ,X2: 960 ,Y2: 336
Edge X1: 960 ,Y1: 336 ,X2: 1088 ,Y2: 336
End
Branches
End
Wire Name: b26
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 576 ,X2: 952 ,Y2: 576
Edge X1: 952 ,Y1: 352 ,X2: 952 ,Y2: 576
Edge X1: 904 ,Y1: 352 ,X2: 952 ,Y2: 352
Edge X1: 952 ,Y1: 352 ,X2: 1088 ,Y2: 352
End
Branches
End
Wire Name: b27
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 912 ,Y1: 592 ,X2: 944 ,Y2: 592
Edge X1: 944 ,Y1: 368 ,X2: 944 ,Y2: 592
Edge X1: 904 ,Y1: 368 ,X2: 944 ,Y2: 368
Edge X1: 944 ,Y1: 368 ,X2: 1088 ,Y2: 368
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 128 ,X2: 440 ,Y2: 128
End
Branches
End
Wire Name: b28
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 1440 ,Y1: 224 ,X2: 1560 ,Y2: 224
End
Branches
End
Wire Name: b43
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 384 ,Y1: 144 ,X2: 384 ,Y2: 208
Edge X1: 344 ,Y1: 144 ,X2: 384 ,Y2: 144
Edge X1: 384 ,Y1: 208 ,X2: 576 ,Y2: 208
Edge X1: 576 ,Y1: 160 ,X2: 576 ,Y2: 208
Edge X1: 576 ,Y1: 160 ,X2: 688 ,Y2: 160
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 640 ,Y1: 88 ,X2: 664 ,Y2: 88
Edge X1: 640 ,Y1: 88 ,X2: 640 ,Y2: 128
Edge X1: 584 ,Y1: 128 ,X2: 640 ,Y2: 128
Edge X1: 640 ,Y1: 128 ,X2: 688 ,Y2: 128
End
Branches
End
End
Ports
Port Left: 304 Top: 416 ,Orientation: 0
Portname: CLK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 304 Top: 448 ,Orientation: 0
Portname: RST ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1560 Top: 224 ,Orientation: 0
Portname: LCD_DATA ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1504 Top: 264 ,Orientation: 0
Portname: LCD_E ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1504 Top: 304 ,Orientation: 0
Portname: LCD_RS ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 1504 Top: 344 ,Orientation: 0
Portname: LCD_RW ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 56 Top: 128 ,Orientation: 0
Portname: Keypad ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
11
,Width:
12
,RV:
0
Port Left: 1080 Top: 480 ,Orientation: 0
Portname: Out_PlainText1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1080 Top: 496 ,Orientation: 0
Portname: Out_PlainText2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1080 Top: 512 ,Orientation: 0
Portname: Out_PlainText3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1080 Top: 528 ,Orientation: 0
Portname: Out_PlainText4 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1080 Top: 544 ,Orientation: 0
Portname: Out_PlainText5 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1080 Top: 560 ,Orientation: 0
Portname: Out_PlainText6 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1080 Top: 576 ,Orientation: 0
Portname: Out_PlainText7 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 1080 Top: 592 ,Orientation: 0
Portname: Out_PlainText8 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 480 ,Orientation: 2
Portname: Out_PlainText9 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 496 ,Orientation: 2
Portname: Out_PlainText10 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 512 ,Orientation: 2
Portname: Out_PlainText11 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 528 ,Orientation: 2
Portname: Out_PlainText12 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 544 ,Orientation: 2
Portname: Out_PlainText13 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 560 ,Orientation: 2
Portname: Out_PlainText14 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 576 ,Orientation: 2
Portname: Out_PlainText15 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 912 Top: 592 ,Orientation: 2
Portname: Out_PlainText16 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 664 Top: 88 ,Orientation: 0
Portname: CHK ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 1112 Top: 104
Name: s0
LibraryName: (NoLibraryName)
IpName: LCD_InputPlainText
SymbolParameters
Parameter Name: CLEAR_DISP ,Type: integer ,Value:
3'b111
Parameter Name: DELAY ,Type: integer ,Value:
3'b000
Parameter Name: DELAY_T ,Type: integer ,Value:
3'b110
Parameter Name: DISP_ONOFF ,Type: integer ,Value:
3'b011
Parameter Name: ENTRY_MODE ,Type: integer ,Value:
3'b010
Parameter Name: FUNCTION_SET ,Type: integer ,Value:
3'b001
Parameter Name: LINE1 ,Type: integer ,Value:
3'b100
Parameter Name: LINE2 ,Type: integer ,Value:
3'b101
End
Symbol Left: 152 Top: 120
Name: s1
LibraryName: (NoLibraryName)
IpName: keypad
SymbolParameters
End
Symbol Left: 464 Top: 120
Name: s2
LibraryName: (NoLibraryName)
IpName: LTP
SymbolParameters
End
Symbol Left: 712 Top: 120
Name: s3
LibraryName: (NoLibraryName)
IpName: EightBitX16Reg
SymbolParameters
End
End
Texts
End
Links
End
