
*** Running vivado
    with args -log design_1_PIVOT_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_PIVOT_0_1.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_PIVOT_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1146.867 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Andrej/VHDL_projects/ip_repo/AXI_TO_BRAM_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Andrej/VHDL_projects/ip_repo/PIVOT_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Andrej/VHDL_projects/ip_repo/doPivoting_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_PIVOT_0_1 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6912
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:23 ; elapsed = 00:00:41 . Memory (MB): peak = 1154.254 ; gain = 7.387
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_PIVOT_0_1' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/synth/design_1_PIVOT_0_1.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PIVOT_v1_0' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0.vhd:5' bound to instance 'U0' of component 'PIVOT_v1_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/synth/design_1_PIVOT_0_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 'PIVOT_v1_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PIVOT_v1_0_S00_AXI' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0_S00_AXI.vhd:5' bound to instance 'PIVOT_v1_0_S00_AXI_inst' of component 'PIVOT_v1_0_S00_AXI' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0.vhd:110]
INFO: [Synth 8-638] synthesizing module 'PIVOT_v1_0_S00_AXI' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0_S00_AXI.vhd:87]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0_S00_AXI.vhd:325]
INFO: [Synth 8-256] done synthesizing module 'PIVOT_v1_0_S00_AXI' (1#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0_S00_AXI.vhd:87]
INFO: [Synth 8-3491] module 'top_pivot' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/top_pivot.vhd:35' bound to instance 'top_pivot_inst' of component 'top_pivot' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0.vhd:143]
INFO: [Synth 8-638] synthesizing module 'top_pivot' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/top_pivot.vhd:48]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:59' bound to instance 'bram' of component 'blk_mem_gen_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/top_pivot.vhd:115]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
	Parameter C_AXI_TYPE bound to: 1 - type: integer 
	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
	Parameter C_USE_BRAM_BLOCK bound to: 0 - type: integer 
	Parameter C_ENABLE_32BIT_ADDRESS bound to: 0 - type: integer 
	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_MEM_TYPE bound to: 2 - type: integer 
	Parameter C_BYTE_SIZE bound to: 9 - type: integer 
	Parameter C_ALGORITHM bound to: 1 - type: integer 
	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
	Parameter C_INIT_FILE bound to: blk_mem_gen_0.mem - type: string 
	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_HAS_RSTA bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
	Parameter C_RSTRAM_A bound to: 0 - type: integer 
	Parameter C_INITA_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENA bound to: 1 - type: integer 
	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEA bound to: 0 - type: integer 
	Parameter C_WEA_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_A bound to: NO_CHANGE - type: string 
	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_A bound to: 5200 - type: integer 
	Parameter C_READ_DEPTH_A bound to: 5200 - type: integer 
	Parameter C_ADDRA_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_RSTB bound to: 0 - type: integer 
	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
	Parameter C_RSTRAM_B bound to: 0 - type: integer 
	Parameter C_INITB_VAL bound to: 0 - type: string 
	Parameter C_HAS_ENB bound to: 1 - type: integer 
	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
	Parameter C_USE_BYTE_WEB bound to: 0 - type: integer 
	Parameter C_WEB_WIDTH bound to: 1 - type: integer 
	Parameter C_WRITE_MODE_B bound to: READ_FIRST - type: string 
	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
	Parameter C_WRITE_DEPTH_B bound to: 5200 - type: integer 
	Parameter C_READ_DEPTH_B bound to: 5200 - type: integer 
	Parameter C_ADDRB_WIDTH bound to: 13 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 1 - type: integer 
	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 1 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
	Parameter C_USE_ECC bound to: 0 - type: integer 
	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
	Parameter C_READ_LATENCY_A bound to: 1 - type: integer 
	Parameter C_READ_LATENCY_B bound to: 1 - type: integer 
	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
	Parameter C_COMMON_CLK bound to: 1 - type: integer 
	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
	Parameter C_USE_URAM bound to: 0 - type: integer 
	Parameter C_EN_RDADDRA_CHG bound to: 0 - type: integer 
	Parameter C_EN_RDADDRB_CHG bound to: 0 - type: integer 
	Parameter C_EN_DEEPSLEEP_PIN bound to: 0 - type: integer 
	Parameter C_EN_SHUTDOWN_PIN bound to: 0 - type: integer 
	Parameter C_EN_SAFETY_CKT bound to: 0 - type: integer 
	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
	Parameter C_COUNT_36K_BRAM bound to: 6 - type: string 
	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     17.725696 mW - type: string 
INFO: [Synth 8-3491] module 'blk_mem_gen_v8_4_4' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/blk_mem_gen_0/hdl/blk_mem_gen_v8_4_vhsyn_rfs.vhd:195321' bound to instance 'U0' of component 'blk_mem_gen_v8_4_4' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:249]
INFO: [Synth 8-256] done synthesizing module 'blk_mem_gen_0' (12#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/blk_mem_gen_0/synth/blk_mem_gen_0.vhd:76]
INFO: [Synth 8-3491] module 'ip_pivot' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/ip_pivot.vhd:38' bound to instance 'ip_core' of component 'ip_pivot' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/top_pivot.vhd:135]
INFO: [Synth 8-638] synthesizing module 'ip_pivot' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/ip_pivot.vhd:63]
	Parameter COLSIZE bound to: 101 - type: integer 
	Parameter ROWSIZE bound to: 51 - type: integer 
INFO: [Synth 8-3491] module 'divider_32' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/divider_32.vhd:35' bound to instance 'div' of component 'divider_32' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/ip_pivot.vhd:138]
INFO: [Synth 8-638] synthesizing module 'divider_32' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/divider_32.vhd:46]
INFO: [Synth 8-3491] module 'div_gen_0' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/div_gen_0/synth/div_gen_0.vhd:59' bound to instance 'div' of component 'div_gen_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/divider_32.vhd:70]
INFO: [Synth 8-638] synthesizing module 'div_gen_0' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/div_gen_0/synth/div_gen_0.vhd:71]
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 57 - type: integer 
	Parameter ALGORITHM_TYPE bound to: 1 - type: integer 
	Parameter DIVISOR_WIDTH bound to: 32 - type: integer 
	Parameter DIVIDEND_WIDTH bound to: 32 - type: integer 
	Parameter SIGNED_B bound to: 1 - type: integer 
	Parameter DIVCLK_SEL bound to: 1 - type: integer 
	Parameter FRACTIONAL_B bound to: 1 - type: integer 
	Parameter FRACTIONAL_WIDTH bound to: 21 - type: integer 
	Parameter C_HAS_DIV_BY_ZERO bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVISOR_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVISOR_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_S_AXIS_DIVIDEND_TLAST bound to: 0 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_DIVIDEND_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXIS_DOUT_TDATA_WIDTH bound to: 56 - type: integer 
	Parameter C_M_AXIS_DOUT_TUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'div_gen_v5_1_17' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/div_gen_0/hdl/div_gen_v5_1_vh_rfs.vhd:13859' bound to instance 'U0' of component 'div_gen_v5_1_17' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/div_gen_0/synth/div_gen_0.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'div_gen_0' (24#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/src/div_gen_0/synth/div_gen_0.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'divider_32' (25#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/divider_32.vhd:46]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-3491] module 'dsp' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/dsp.vhd:13' bound to instance 'dsp1' of component 'dsp' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/ip_pivot.vhd:149]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_dsp' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/dsp.vhd:24]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_dsp' (26#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/dsp.vhd:24]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter SIGNED_UNSIGNED bound to: signed - type: string 
INFO: [Synth 8-3491] module 'dsp' declared at 'c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/dsp.vhd:13' bound to instance 'dsp2' of component 'dsp' [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/ip_pivot.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'ip_pivot' (27#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/ip_pivot.vhd:63]
INFO: [Synth 8-256] done synthesizing module 'top_pivot' (28#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/src/top_pivot.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'PIVOT_v1_0' (29#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ipshared/db3d/hdl/PIVOT_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'design_1_PIVOT_0_1' (30#1) [c:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.gen/sources_1/bd/design_1/ip/design_1_PIVOT_0_1/synth/design_1_PIVOT_0_1.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1518.859 ; gain = 371.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:04 ; elapsed = 00:01:26 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.874 . Memory (MB): peak = 1527.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3504 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_PIVOT_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_PIVOT_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1527.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.714 . Memory (MB): peak = 1527.871 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0/top_pivot_inst/ip_core/div/div. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/top_pivot_inst/bram. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:45 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ip_pivot'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00000 |                            00000
                      s0 |                            00001 |                            00001
                      s1 |                            00010 |                            00011
                     s1a |                            00011 |                            00010
                     s2a |                            00100 |                            00101
                      s2 |                            00101 |                            00100
                      s3 |                            00110 |                            00110
                      s4 |                            00111 |                            00111
                      s5 |                            01000 |                            01000
                      s6 |                            01001 |                            01001
                     s6a |                            01010 |                            01010
                     s6b |                            01011 |                            01011
                     s6c |                            01100 |                            01100
                      s7 |                            01101 |                            01101
                      s8 |                            01110 |                            01110
                      s9 |                            01111 |                            01111
                     s10 |                            10000 |                            10000
                     s11 |                            10001 |                            10001
                     s12 |                            10010 |                            10010
                     s13 |                            10011 |                            10011
                     s15 |                            10100 |                            10101
                     s14 |                            10101 |                            10100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'ip_pivot'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:54 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:52 ; elapsed = 00:02:16 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:06 ; elapsed = 00:02:31 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:33 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:13 ; elapsed = 00:02:37 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:19 ; elapsed = 00:02:43 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:19 ; elapsed = 00:02:43 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:21 ; elapsed = 00:02:46 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:21 ; elapsed = 00:02:46 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:21 ; elapsed = 00:02:46 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:22 ; elapsed = 00:02:46 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    90|
|2     |DSP48E1  |    10|
|4     |LUT1     |   186|
|5     |LUT2     |   341|
|6     |LUT3     |  1837|
|7     |LUT4     |   168|
|8     |LUT5     |   176|
|9     |LUT6     |  2189|
|10    |MUXCY    |  1749|
|11    |MUXF7    |   845|
|12    |MUXF8    |   250|
|13    |RAMB36E1 |     6|
|15    |SRLC32E  |     8|
|16    |XORCY    |  1749|
|17    |FDRE     | 10733|
|18    |FDSE     |     3|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:22 ; elapsed = 00:02:46 . Memory (MB): peak = 1527.871 ; gain = 381.004
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:06 ; elapsed = 00:02:35 . Memory (MB): peak = 1527.871 ; gain = 381.004
Synthesis Optimization Complete : Time (s): cpu = 00:02:22 ; elapsed = 00:02:46 . Memory (MB): peak = 1527.871 ; gain = 381.004
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.658 . Memory (MB): peak = 1527.871 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4699 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1527.871 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 477 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 477 instances

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:40 ; elapsed = 00:03:08 . Memory (MB): peak = 1527.871 ; gain = 381.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_PIVOT_0_1_synth_1/design_1_PIVOT_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_PIVOT_0_1, cache-ID = 2ba688a0c70dd176
INFO: [Coretcl 2-1174] Renamed 502 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Andrej/VHDL_projects/SimplexSystem/SimplexSystem.runs/design_1_PIVOT_0_1_synth_1/design_1_PIVOT_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_PIVOT_0_1_utilization_synth.rpt -pb design_1_PIVOT_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep  3 16:45:11 2022...
