#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Mar 24 09:09:16 2019
# Process ID: 16592
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6684 C:\Users\FoersterGame\Documents\GitHub\ENES246\12ControlPathDoesDonts\2_TimingControl\timingControl.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/timingControl.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl'
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/1_TimingControl' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: always_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 909.270 ; gain = 94.180
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'always_example' [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/timingControl.srcs/sources_1/imports/processes_example1/always.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'always_example' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/timingControl.srcs/sources_1/imports/processes_example1/always.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 951.551 ; gain = 136.461
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 951.551 ; gain = 136.461
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 951.551 ; gain = 136.461
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/timingControl.srcs/constrs_1/imports/processes_example1/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/timingControl.srcs/constrs_1/imports/processes_example1/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1111.727 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.797 ; gain = 399.707
6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1214.797 ; gain = 399.707
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Mar 24 09:11:13 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/timingControl.runs/synth_1/runme.log
[Sun Mar 24 09:11:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/12ControlPathDoesDonts/2_TimingControl/timingControl.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 24 09:19:53 2019...
