module wideexpr_00061(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ~|(s5);
  assign y1 = ~&((ctrl[2]?3'sb001:(ctrl[1]?((ctrl[6]?s5:($signed(+(6'sb100000)))^~((ctrl[3]?$signed($signed(s4)):(ctrl[0]?(6'sb000111)>>(1'sb1):(ctrl[5]?5'sb01100:s3))))))<<(s4):(ctrl[6]?($signed((ctrl[7]?+({3{2'sb10}}):(ctrl[4]?+(5'sb10000):s3))))^~(6'sb001100):(2'sb11)^((ctrl[1]?(ctrl[7]?+(s4):((s2)>>(s6))>>>($signed(s6))):5'sb11111))))));
  assign y2 = ((ctrl[7]?((ctrl[1]?6'sb100010:s7))<<((ctrl[3]?(s0)>>(2'b00):+(s0))):s0))>>(({1{{2{s0}}}})+(s6));
  assign y3 = 3'sb111;
  assign y4 = -(u2);
  assign y5 = s1;
  assign y6 = -(s1);
  assign y7 = {$signed(2'sb10),s7,((5'sb11100)^~(s4))-((ctrl[1]?$signed((5'b11001)>>>((ctrl[3]?$unsigned(({1{5'sb10110}})==((u4)<=(6'sb111100))):(+((ctrl[3]?2'sb01:s1)))>=((ctrl[5]?$signed(s4):(6'sb111100)<<(s2)))))):5'sb00001)),-(($signed((ctrl[5]?(+(3'b110))>>>((ctrl[5]?3'b110:(~|(s0))>>(s0))):(s2)|(s4))))>>(-((1'b0)<<(({!((ctrl[3]?3'sb011:s0)),((u0)>>>(s5))&((u0)>>(2'sb11)),(u3)|(!(s7)),((5'sb01111)<<(u6))^(s3)})<<(((ctrl[7]?(s5)|(u3):&(s4)))^~((5'sb01100)<<(s5)))))))};
endmodule
