library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ejercicio_uno is
	Port ( A : in STD_LOGIC;
			 B : in STD_LOGIC;
			 C : in STD_LOGIC;
			 D : in STD_LOGIC;
			 E : in STD_LOGIC;
			 Y : out STD_LOGIC);
end ejercicio_uno;

architecture nombre of ejercicio_uno is

begin 
Y <= (A AND (NOT D) AND E) OR (A AND B AND (NOT C) AND (NOT E)) OR (B AND (NOT D) AND (NOT E)) OR (A AND C AND (NOT E) AND (NOT D)) OR (A AND B AND C AND E) OR (A AND (NOT B) AND C AND D);
end nombre;