

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_6u_array_ap_fixed_16_6_5_3_0_3u_config10_s'
================================================================
* Date:           Fri Jun 27 00:21:56 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.723 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max  |   Type  |
    +---------+---------+----------+-----------+-----+-------+---------+
    |      501|    17401| 2.867 us | 99.586 us |  501|  17401|   none  |
    +---------+---------+----------+-----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                   |                                                                        |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                      Instance                                     |                                 Module                                 |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_3u_config10_s_fu_221  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_3u_config10_s  |        2|      171| 11.446 ns | 0.979 us |    2|  171|   none  |
        +-----------------------------------------------------------------------------------+------------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |      500|    17400|  5 ~ 174 |          -|          -|   100|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i7 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.48ns)   --->   "%icmp_ln84 = icmp eq i7 %indvar_flatten, -28" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 16 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln84 = add i7 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 17 'add' 'add_ln84' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 6u>, array<ap_fixed<16, 6, 5, 3, 0>, 3u>, config10>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.18ns)   --->   "%empty_222 = call { i16, i16, i16, i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V, i16* %data_V_data_3_V, i16* %data_V_data_4_V, i16* %data_V_data_5_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 19 'read' 'empty_222' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_222, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 20 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_222, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 21 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_222, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 22 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_3_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_222, 3" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 23 'extractvalue' 'tmp_data_3_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_4_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_222, 4" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 24 'extractvalue' 'tmp_data_4_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_data_5_V = extractvalue { i16, i16, i16, i16, i16, i16 } %empty_222, 5" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 25 'extractvalue' 'tmp_data_5_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 26 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.23>
ST_3 : Operation 27 [2/2] (3.23ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,3u>,config10>"(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 27 'call' <Predicate = true> <Delay = 3.23> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 28 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,3u>,config10>"(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16 %tmp_data_3_V, i16 %tmp_data_4_V, i16 %tmp_data_5_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 31 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_4_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_42]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_43]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_44]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_45]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_46]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_47]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_48]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_49]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_50]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_51]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_52]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_53]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_4_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_36]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_37]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_38]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_39]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_40]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_41]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w10_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_222         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
tmp_data_3_V      (extractvalue     ) [ 00011]
tmp_data_4_V      (extractvalue     ) [ 00011]
tmp_data_5_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_V_data_3_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_V_data_4_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_V_data_5_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_4_6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_4_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_4_8">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_4_9">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_4_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_4_11">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_4_12">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_12"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_4_13">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_4_14">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_14"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_4_15">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_15"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_4_16">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_16"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_4_17">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_17"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_4_24">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_24"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_4_25">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_25"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_4_26">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_4_27">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_27"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_4_28">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_28"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_4_29">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_29"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_4_30">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_30"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_4_31">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_31"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_4_32">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_4_33">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_33"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_4_34">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_34"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_4_35">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_35"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_4_42">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_42"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_4_43">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_43"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_4_44">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_44"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_4_45">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_45"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_4_46">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_46"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_4_47">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_47"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_4_48">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_48"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_4_49">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_49"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_4_50">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_50"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_4_51">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_51"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_4_52">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_52"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="kernel_data_V_4_53">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_53"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="line_buffer_Array_V_4_0_0">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="line_buffer_Array_V_4_1_0">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="line_buffer_Array_V_4_0_1">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="line_buffer_Array_V_4_1_1">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="line_buffer_Array_V_4_0_2">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1000" name="line_buffer_Array_V_4_1_2">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="102" class="1000" name="line_buffer_Array_V_4_0_3">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="104" class="1000" name="line_buffer_Array_V_4_1_3">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="106" class="1000" name="line_buffer_Array_V_4_0_4">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="108" class="1000" name="line_buffer_Array_V_4_1_4">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_4"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="110" class="1000" name="line_buffer_Array_V_4_0_5">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="112" class="1000" name="line_buffer_Array_V_4_1_5">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_5"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="114" class="1000" name="kernel_data_V_4_0">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_0"/></StgValue>
</bind>
</comp>

<comp id="116" class="1000" name="kernel_data_V_4_1">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_1"/></StgValue>
</bind>
</comp>

<comp id="118" class="1000" name="kernel_data_V_4_2">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_2"/></StgValue>
</bind>
</comp>

<comp id="120" class="1000" name="kernel_data_V_4_3">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_3"/></StgValue>
</bind>
</comp>

<comp id="122" class="1000" name="kernel_data_V_4_4">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_4"/></StgValue>
</bind>
</comp>

<comp id="124" class="1000" name="kernel_data_V_4_5">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_5"/></StgValue>
</bind>
</comp>

<comp id="126" class="1000" name="kernel_data_V_4_18">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_18"/></StgValue>
</bind>
</comp>

<comp id="128" class="1000" name="kernel_data_V_4_19">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_19"/></StgValue>
</bind>
</comp>

<comp id="130" class="1000" name="kernel_data_V_4_20">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_20"/></StgValue>
</bind>
</comp>

<comp id="132" class="1000" name="kernel_data_V_4_21">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_21"/></StgValue>
</bind>
</comp>

<comp id="134" class="1000" name="kernel_data_V_4_22">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_22"/></StgValue>
</bind>
</comp>

<comp id="136" class="1000" name="kernel_data_V_4_23">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_23"/></StgValue>
</bind>
</comp>

<comp id="138" class="1000" name="kernel_data_V_4_36">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_36"/></StgValue>
</bind>
</comp>

<comp id="140" class="1000" name="kernel_data_V_4_37">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_37"/></StgValue>
</bind>
</comp>

<comp id="142" class="1000" name="kernel_data_V_4_38">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_38"/></StgValue>
</bind>
</comp>

<comp id="144" class="1000" name="kernel_data_V_4_39">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_39"/></StgValue>
</bind>
</comp>

<comp id="146" class="1000" name="kernel_data_V_4_40">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_40"/></StgValue>
</bind>
</comp>

<comp id="148" class="1000" name="kernel_data_V_4_41">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_41"/></StgValue>
</bind>
</comp>

<comp id="150" class="1000" name="sX_5">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="152" class="1000" name="sY_5">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="154" class="1000" name="pY_5">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="156" class="1000" name="pX_5">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="158" class="1000" name="outidx2">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="160" class="1000" name="w10_V">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w10_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,3u>,config10>"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="194" class="1004" name="empty_222_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="96" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="0" index="2" bw="16" slack="0"/>
<pin id="198" dir="0" index="3" bw="16" slack="0"/>
<pin id="199" dir="0" index="4" bw="16" slack="0"/>
<pin id="200" dir="0" index="5" bw="16" slack="0"/>
<pin id="201" dir="0" index="6" bw="16" slack="0"/>
<pin id="202" dir="1" index="7" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_222/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="indvar_flatten_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="indvar_flatten_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_3u_config10_s_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="0" slack="0"/>
<pin id="223" dir="0" index="1" bw="16" slack="1"/>
<pin id="224" dir="0" index="2" bw="16" slack="1"/>
<pin id="225" dir="0" index="3" bw="16" slack="1"/>
<pin id="226" dir="0" index="4" bw="16" slack="1"/>
<pin id="227" dir="0" index="5" bw="16" slack="1"/>
<pin id="228" dir="0" index="6" bw="16" slack="1"/>
<pin id="229" dir="0" index="7" bw="16" slack="0"/>
<pin id="230" dir="0" index="8" bw="16" slack="0"/>
<pin id="231" dir="0" index="9" bw="16" slack="0"/>
<pin id="232" dir="0" index="10" bw="16" slack="0"/>
<pin id="233" dir="0" index="11" bw="16" slack="0"/>
<pin id="234" dir="0" index="12" bw="16" slack="0"/>
<pin id="235" dir="0" index="13" bw="16" slack="0"/>
<pin id="236" dir="0" index="14" bw="16" slack="0"/>
<pin id="237" dir="0" index="15" bw="16" slack="0"/>
<pin id="238" dir="0" index="16" bw="16" slack="0"/>
<pin id="239" dir="0" index="17" bw="16" slack="0"/>
<pin id="240" dir="0" index="18" bw="16" slack="0"/>
<pin id="241" dir="0" index="19" bw="16" slack="0"/>
<pin id="242" dir="0" index="20" bw="16" slack="0"/>
<pin id="243" dir="0" index="21" bw="16" slack="0"/>
<pin id="244" dir="0" index="22" bw="16" slack="0"/>
<pin id="245" dir="0" index="23" bw="16" slack="0"/>
<pin id="246" dir="0" index="24" bw="16" slack="0"/>
<pin id="247" dir="0" index="25" bw="16" slack="0"/>
<pin id="248" dir="0" index="26" bw="16" slack="0"/>
<pin id="249" dir="0" index="27" bw="16" slack="0"/>
<pin id="250" dir="0" index="28" bw="16" slack="0"/>
<pin id="251" dir="0" index="29" bw="16" slack="0"/>
<pin id="252" dir="0" index="30" bw="16" slack="0"/>
<pin id="253" dir="0" index="31" bw="16" slack="0"/>
<pin id="254" dir="0" index="32" bw="16" slack="0"/>
<pin id="255" dir="0" index="33" bw="16" slack="0"/>
<pin id="256" dir="0" index="34" bw="16" slack="0"/>
<pin id="257" dir="0" index="35" bw="16" slack="0"/>
<pin id="258" dir="0" index="36" bw="16" slack="0"/>
<pin id="259" dir="0" index="37" bw="16" slack="0"/>
<pin id="260" dir="0" index="38" bw="16" slack="0"/>
<pin id="261" dir="0" index="39" bw="16" slack="0"/>
<pin id="262" dir="0" index="40" bw="16" slack="0"/>
<pin id="263" dir="0" index="41" bw="16" slack="0"/>
<pin id="264" dir="0" index="42" bw="16" slack="0"/>
<pin id="265" dir="0" index="43" bw="16" slack="0"/>
<pin id="266" dir="0" index="44" bw="16" slack="0"/>
<pin id="267" dir="0" index="45" bw="16" slack="0"/>
<pin id="268" dir="0" index="46" bw="16" slack="0"/>
<pin id="269" dir="0" index="47" bw="16" slack="0"/>
<pin id="270" dir="0" index="48" bw="16" slack="0"/>
<pin id="271" dir="0" index="49" bw="16" slack="0"/>
<pin id="272" dir="0" index="50" bw="16" slack="0"/>
<pin id="273" dir="0" index="51" bw="16" slack="0"/>
<pin id="274" dir="0" index="52" bw="16" slack="0"/>
<pin id="275" dir="0" index="53" bw="16" slack="0"/>
<pin id="276" dir="0" index="54" bw="16" slack="0"/>
<pin id="277" dir="0" index="55" bw="16" slack="0"/>
<pin id="278" dir="0" index="56" bw="16" slack="0"/>
<pin id="279" dir="0" index="57" bw="16" slack="0"/>
<pin id="280" dir="0" index="58" bw="16" slack="0"/>
<pin id="281" dir="0" index="59" bw="16" slack="0"/>
<pin id="282" dir="0" index="60" bw="16" slack="0"/>
<pin id="283" dir="0" index="61" bw="16" slack="0"/>
<pin id="284" dir="0" index="62" bw="16" slack="0"/>
<pin id="285" dir="0" index="63" bw="16" slack="0"/>
<pin id="286" dir="0" index="64" bw="16" slack="0"/>
<pin id="287" dir="0" index="65" bw="16" slack="0"/>
<pin id="288" dir="0" index="66" bw="16" slack="0"/>
<pin id="289" dir="0" index="67" bw="16" slack="0"/>
<pin id="290" dir="0" index="68" bw="16" slack="0"/>
<pin id="291" dir="0" index="69" bw="16" slack="0"/>
<pin id="292" dir="0" index="70" bw="16" slack="0"/>
<pin id="293" dir="0" index="71" bw="16" slack="0"/>
<pin id="294" dir="0" index="72" bw="16" slack="0"/>
<pin id="295" dir="0" index="73" bw="16" slack="0"/>
<pin id="296" dir="0" index="74" bw="16" slack="0"/>
<pin id="297" dir="0" index="75" bw="16" slack="0"/>
<pin id="298" dir="0" index="76" bw="32" slack="0"/>
<pin id="299" dir="0" index="77" bw="32" slack="0"/>
<pin id="300" dir="0" index="78" bw="32" slack="0"/>
<pin id="301" dir="0" index="79" bw="32" slack="0"/>
<pin id="302" dir="0" index="80" bw="2" slack="0"/>
<pin id="303" dir="0" index="81" bw="10" slack="0"/>
<pin id="304" dir="1" index="82" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln84_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="6" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln84_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="7" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_data_0_V_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="96" slack="0"/>
<pin id="395" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_data_1_V_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="96" slack="0"/>
<pin id="399" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="tmp_data_2_V_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="96" slack="0"/>
<pin id="403" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_data_3_V_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="96" slack="0"/>
<pin id="407" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_3_V/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_data_4_V_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="96" slack="0"/>
<pin id="411" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_4_V/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_data_5_V_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="96" slack="0"/>
<pin id="415" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_5_V/2 "/>
</bind>
</comp>

<comp id="420" class="1005" name="add_ln84_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="7" slack="0"/>
<pin id="422" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="425" class="1005" name="tmp_data_0_V_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="16" slack="1"/>
<pin id="427" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="430" class="1005" name="tmp_data_1_V_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="16" slack="1"/>
<pin id="432" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="435" class="1005" name="tmp_data_2_V_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="1"/>
<pin id="437" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

<comp id="440" class="1005" name="tmp_data_3_V_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="16" slack="1"/>
<pin id="442" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_3_V "/>
</bind>
</comp>

<comp id="445" class="1005" name="tmp_data_4_V_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="16" slack="1"/>
<pin id="447" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_4_V "/>
</bind>
</comp>

<comp id="450" class="1005" name="tmp_data_5_V_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="16" slack="1"/>
<pin id="452" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_5_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="203"><net_src comp="180" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="0" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="194" pin=4"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="194" pin=5"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="194" pin=6"/></net>

<net id="213"><net_src comp="174" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="305"><net_src comp="182" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="221" pin=7"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="221" pin=8"/></net>

<net id="308"><net_src comp="16" pin="0"/><net_sink comp="221" pin=9"/></net>

<net id="309"><net_src comp="18" pin="0"/><net_sink comp="221" pin=10"/></net>

<net id="310"><net_src comp="20" pin="0"/><net_sink comp="221" pin=11"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="221" pin=12"/></net>

<net id="312"><net_src comp="24" pin="0"/><net_sink comp="221" pin=13"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="221" pin=14"/></net>

<net id="314"><net_src comp="28" pin="0"/><net_sink comp="221" pin=15"/></net>

<net id="315"><net_src comp="30" pin="0"/><net_sink comp="221" pin=16"/></net>

<net id="316"><net_src comp="32" pin="0"/><net_sink comp="221" pin=17"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="221" pin=18"/></net>

<net id="318"><net_src comp="36" pin="0"/><net_sink comp="221" pin=19"/></net>

<net id="319"><net_src comp="38" pin="0"/><net_sink comp="221" pin=20"/></net>

<net id="320"><net_src comp="40" pin="0"/><net_sink comp="221" pin=21"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="221" pin=22"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="221" pin=23"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="221" pin=24"/></net>

<net id="324"><net_src comp="48" pin="0"/><net_sink comp="221" pin=25"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="221" pin=26"/></net>

<net id="326"><net_src comp="52" pin="0"/><net_sink comp="221" pin=27"/></net>

<net id="327"><net_src comp="54" pin="0"/><net_sink comp="221" pin=28"/></net>

<net id="328"><net_src comp="56" pin="0"/><net_sink comp="221" pin=29"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="221" pin=30"/></net>

<net id="330"><net_src comp="60" pin="0"/><net_sink comp="221" pin=31"/></net>

<net id="331"><net_src comp="62" pin="0"/><net_sink comp="221" pin=32"/></net>

<net id="332"><net_src comp="64" pin="0"/><net_sink comp="221" pin=33"/></net>

<net id="333"><net_src comp="66" pin="0"/><net_sink comp="221" pin=34"/></net>

<net id="334"><net_src comp="68" pin="0"/><net_sink comp="221" pin=35"/></net>

<net id="335"><net_src comp="70" pin="0"/><net_sink comp="221" pin=36"/></net>

<net id="336"><net_src comp="72" pin="0"/><net_sink comp="221" pin=37"/></net>

<net id="337"><net_src comp="74" pin="0"/><net_sink comp="221" pin=38"/></net>

<net id="338"><net_src comp="76" pin="0"/><net_sink comp="221" pin=39"/></net>

<net id="339"><net_src comp="78" pin="0"/><net_sink comp="221" pin=40"/></net>

<net id="340"><net_src comp="80" pin="0"/><net_sink comp="221" pin=41"/></net>

<net id="341"><net_src comp="82" pin="0"/><net_sink comp="221" pin=42"/></net>

<net id="342"><net_src comp="84" pin="0"/><net_sink comp="221" pin=43"/></net>

<net id="343"><net_src comp="86" pin="0"/><net_sink comp="221" pin=44"/></net>

<net id="344"><net_src comp="88" pin="0"/><net_sink comp="221" pin=45"/></net>

<net id="345"><net_src comp="90" pin="0"/><net_sink comp="221" pin=46"/></net>

<net id="346"><net_src comp="92" pin="0"/><net_sink comp="221" pin=47"/></net>

<net id="347"><net_src comp="94" pin="0"/><net_sink comp="221" pin=48"/></net>

<net id="348"><net_src comp="96" pin="0"/><net_sink comp="221" pin=49"/></net>

<net id="349"><net_src comp="98" pin="0"/><net_sink comp="221" pin=50"/></net>

<net id="350"><net_src comp="100" pin="0"/><net_sink comp="221" pin=51"/></net>

<net id="351"><net_src comp="102" pin="0"/><net_sink comp="221" pin=52"/></net>

<net id="352"><net_src comp="104" pin="0"/><net_sink comp="221" pin=53"/></net>

<net id="353"><net_src comp="106" pin="0"/><net_sink comp="221" pin=54"/></net>

<net id="354"><net_src comp="108" pin="0"/><net_sink comp="221" pin=55"/></net>

<net id="355"><net_src comp="110" pin="0"/><net_sink comp="221" pin=56"/></net>

<net id="356"><net_src comp="112" pin="0"/><net_sink comp="221" pin=57"/></net>

<net id="357"><net_src comp="114" pin="0"/><net_sink comp="221" pin=58"/></net>

<net id="358"><net_src comp="116" pin="0"/><net_sink comp="221" pin=59"/></net>

<net id="359"><net_src comp="118" pin="0"/><net_sink comp="221" pin=60"/></net>

<net id="360"><net_src comp="120" pin="0"/><net_sink comp="221" pin=61"/></net>

<net id="361"><net_src comp="122" pin="0"/><net_sink comp="221" pin=62"/></net>

<net id="362"><net_src comp="124" pin="0"/><net_sink comp="221" pin=63"/></net>

<net id="363"><net_src comp="126" pin="0"/><net_sink comp="221" pin=64"/></net>

<net id="364"><net_src comp="128" pin="0"/><net_sink comp="221" pin=65"/></net>

<net id="365"><net_src comp="130" pin="0"/><net_sink comp="221" pin=66"/></net>

<net id="366"><net_src comp="132" pin="0"/><net_sink comp="221" pin=67"/></net>

<net id="367"><net_src comp="134" pin="0"/><net_sink comp="221" pin=68"/></net>

<net id="368"><net_src comp="136" pin="0"/><net_sink comp="221" pin=69"/></net>

<net id="369"><net_src comp="138" pin="0"/><net_sink comp="221" pin=70"/></net>

<net id="370"><net_src comp="140" pin="0"/><net_sink comp="221" pin=71"/></net>

<net id="371"><net_src comp="142" pin="0"/><net_sink comp="221" pin=72"/></net>

<net id="372"><net_src comp="144" pin="0"/><net_sink comp="221" pin=73"/></net>

<net id="373"><net_src comp="146" pin="0"/><net_sink comp="221" pin=74"/></net>

<net id="374"><net_src comp="148" pin="0"/><net_sink comp="221" pin=75"/></net>

<net id="375"><net_src comp="150" pin="0"/><net_sink comp="221" pin=76"/></net>

<net id="376"><net_src comp="152" pin="0"/><net_sink comp="221" pin=77"/></net>

<net id="377"><net_src comp="154" pin="0"/><net_sink comp="221" pin=78"/></net>

<net id="378"><net_src comp="156" pin="0"/><net_sink comp="221" pin=79"/></net>

<net id="379"><net_src comp="158" pin="0"/><net_sink comp="221" pin=80"/></net>

<net id="380"><net_src comp="160" pin="0"/><net_sink comp="221" pin=81"/></net>

<net id="385"><net_src comp="214" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="176" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="214" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="178" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="194" pin="7"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="194" pin="7"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="194" pin="7"/><net_sink comp="401" pin=0"/></net>

<net id="408"><net_src comp="194" pin="7"/><net_sink comp="405" pin=0"/></net>

<net id="412"><net_src comp="194" pin="7"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="194" pin="7"/><net_sink comp="413" pin=0"/></net>

<net id="423"><net_src comp="387" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="428"><net_src comp="393" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="433"><net_src comp="397" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="438"><net_src comp="401" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="221" pin=3"/></net>

<net id="443"><net_src comp="405" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="221" pin=4"/></net>

<net id="448"><net_src comp="409" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="221" pin=5"/></net>

<net id="453"><net_src comp="413" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="221" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: kernel_data_V_4_6 | {3 4 }
	Port: kernel_data_V_4_7 | {3 4 }
	Port: kernel_data_V_4_8 | {3 4 }
	Port: kernel_data_V_4_9 | {3 4 }
	Port: kernel_data_V_4_10 | {3 4 }
	Port: kernel_data_V_4_11 | {3 4 }
	Port: kernel_data_V_4_12 | {3 4 }
	Port: kernel_data_V_4_13 | {3 4 }
	Port: kernel_data_V_4_14 | {3 4 }
	Port: kernel_data_V_4_15 | {3 4 }
	Port: kernel_data_V_4_16 | {3 4 }
	Port: kernel_data_V_4_17 | {3 4 }
	Port: kernel_data_V_4_24 | {3 4 }
	Port: kernel_data_V_4_25 | {3 4 }
	Port: kernel_data_V_4_26 | {3 4 }
	Port: kernel_data_V_4_27 | {3 4 }
	Port: kernel_data_V_4_28 | {3 4 }
	Port: kernel_data_V_4_29 | {3 4 }
	Port: kernel_data_V_4_30 | {3 4 }
	Port: kernel_data_V_4_31 | {3 4 }
	Port: kernel_data_V_4_32 | {3 4 }
	Port: kernel_data_V_4_33 | {3 4 }
	Port: kernel_data_V_4_34 | {3 4 }
	Port: kernel_data_V_4_35 | {3 4 }
	Port: kernel_data_V_4_42 | {3 4 }
	Port: kernel_data_V_4_43 | {3 4 }
	Port: kernel_data_V_4_44 | {3 4 }
	Port: kernel_data_V_4_45 | {3 4 }
	Port: kernel_data_V_4_46 | {3 4 }
	Port: kernel_data_V_4_47 | {3 4 }
	Port: kernel_data_V_4_48 | {3 4 }
	Port: kernel_data_V_4_49 | {3 4 }
	Port: kernel_data_V_4_50 | {3 4 }
	Port: kernel_data_V_4_51 | {3 4 }
	Port: kernel_data_V_4_52 | {3 4 }
	Port: kernel_data_V_4_53 | {3 4 }
	Port: line_buffer_Array_V_4_0_0 | {3 4 }
	Port: line_buffer_Array_V_4_1_0 | {3 4 }
	Port: line_buffer_Array_V_4_0_1 | {3 4 }
	Port: line_buffer_Array_V_4_1_1 | {3 4 }
	Port: line_buffer_Array_V_4_0_2 | {3 4 }
	Port: line_buffer_Array_V_4_1_2 | {3 4 }
	Port: line_buffer_Array_V_4_0_3 | {3 4 }
	Port: line_buffer_Array_V_4_1_3 | {3 4 }
	Port: line_buffer_Array_V_4_0_4 | {3 4 }
	Port: line_buffer_Array_V_4_1_4 | {3 4 }
	Port: line_buffer_Array_V_4_0_5 | {3 4 }
	Port: line_buffer_Array_V_4_1_5 | {3 4 }
	Port: kernel_data_V_4_0 | {3 4 }
	Port: kernel_data_V_4_1 | {3 4 }
	Port: kernel_data_V_4_2 | {3 4 }
	Port: kernel_data_V_4_3 | {3 4 }
	Port: kernel_data_V_4_4 | {3 4 }
	Port: kernel_data_V_4_5 | {3 4 }
	Port: kernel_data_V_4_18 | {3 4 }
	Port: kernel_data_V_4_19 | {3 4 }
	Port: kernel_data_V_4_20 | {3 4 }
	Port: kernel_data_V_4_21 | {3 4 }
	Port: kernel_data_V_4_22 | {3 4 }
	Port: kernel_data_V_4_23 | {3 4 }
	Port: kernel_data_V_4_36 | {3 4 }
	Port: kernel_data_V_4_37 | {3 4 }
	Port: kernel_data_V_4_38 | {3 4 }
	Port: kernel_data_V_4_39 | {3 4 }
	Port: kernel_data_V_4_40 | {3 4 }
	Port: kernel_data_V_4_41 | {3 4 }
	Port: sX_5 | {3 4 }
	Port: sY_5 | {3 4 }
	Port: pY_5 | {3 4 }
	Port: pX_5 | {3 4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : data_V_data_3_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : data_V_data_4_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : data_V_data_5_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_10 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_24 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_25 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_26 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_27 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_28 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_29 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_30 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_31 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_32 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_33 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_34 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_35 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_42 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_43 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_44 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_45 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_46 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_47 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_48 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_49 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_50 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_51 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_52 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_53 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_0_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_1_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_0_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_1_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_0_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : line_buffer_Array_V_4_1_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_18 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_36 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_37 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_38 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_39 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_40 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : kernel_data_V_4_41 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : sX_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : sY_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : pY_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : pX_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : outidx2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,6u>,array<ap_fixed<16,6,5,3,0>,3u>,config10> : w10_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_3u_config10_s_fu_221 |    1    |  14.152 |   674   |   574   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln84_fu_387                                  |    0    |    0    |    0    |    15   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                  icmp_ln84_fu_381                                 |    0    |    0    |    0    |    11   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                               empty_222_read_fu_194                               |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                tmp_data_0_V_fu_393                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_1_V_fu_397                                |    0    |    0    |    0    |    0    |
|extractvalue|                                tmp_data_2_V_fu_401                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_3_V_fu_405                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_4_V_fu_409                                |    0    |    0    |    0    |    0    |
|          |                                tmp_data_5_V_fu_413                                |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                   |    1    |  14.152 |   674   |   600   |
|----------|-----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_420   |    7   |
|indvar_flatten_reg_210|    7   |
| tmp_data_0_V_reg_425 |   16   |
| tmp_data_1_V_reg_430 |   16   |
| tmp_data_2_V_reg_435 |   16   |
| tmp_data_3_V_reg_440 |   16   |
| tmp_data_4_V_reg_445 |   16   |
| tmp_data_5_V_reg_450 |   16   |
+----------------------+--------+
|         Total        |   110  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   14   |   674  |   600  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   110  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   14   |   784  |   600  |
+-----------+--------+--------+--------+--------+
