# [UART register map]
**reference: register.txt**

| addr | reg name    | access | description                                                                                                                                                                                                                                                                                                                                                     |
|------|-------------|--------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 3'h0 | RBR_THR_DLL | RW     | LCR[7] == 1'b1<br>\| DLL[7:0]<br><br>LCR[7] == 1'b0<br>\| (W) THR[7:0] - tx data<br>\| (R) RBR[7:0] - rx data                                                                                                                                                                                                                                                   |
| 3'h1 | IER_DLM     | RW     | IER: interrupt enable register<br><br>LCR[7] == 1'b1<br>\| DLM[7:0] - baud rate<br><br>LCR[7] == 1'b0<br>\| IER[0] - Received data available<br>\| IER[1] - Transmitter holding register empty<br>\| IER[2] - Receiver line status interrupt on: Overrun error, parity error, framing error or break interrupt                                                  |
| 3'h2 | IIR_FCR     | RW     | (R)IIR: interrupt identification register<br>IIR[0] - Received data available<br>IIR[1] - Transmitter holding register empty<br>IIR[2] - Receiver line status interrupt on: Overrun error, parity error, framing error or break interrupt<br><br>(W)FCR: fifo control register<br>FCR[0] - rx fifo clear<br>FCR[1] - tx fifo clear<br>FCR[7:6] - trigger level  |
| 3'h3 | LCR         | RW     | LCR: Line Control Register<br>\| LCR[1:0] - bits<br>\| LCR[2] - stop bits<br>\| LCR[3] - parity en<br>\| LCR[7] - DLL, DLM                                                                                                                                                                                                                                      |
| 3'h4 | MCR         | RW     |                                                                                                                                                                                                                                                                                                                                                                 |
| 3'h5 | LSR         | RO     | LSR: Line Status Register                                                                                                                                                                                                                                                                                                                                       |
| 3'h6 | MSR         | RW     |                                                                                                                                                                                                                                                                                                                                                                 |
| 3'h7 | MCR         | RW     |                                                                                                                                                                                                                                                                                                                                                                 |
