Designed 1.2GHz Phase-locked loop using 5-stage ring oscillator for input frequency of 150 MHz. 
Designed various PLL blocks such as PFD, Charge Pump , VCO and Frequency Divider at transistor level.
