read -sv run_verilog_mid/adder_32b_24_52_eab0c6c45dbb6bd269dc89d6804d84ef.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_24_52_eab0c6c45dbb6bd269dc89d6804d84ef_yosys.v
