
ubuntu-preinstalled/systemd-id128:     file format elf32-littlearm


Disassembly of section .init:

00000d4c <.init>:
 d4c:	push	{r3, lr}
 d50:	bl	11f4 <log_oom_internal@plt+0x274>
 d54:	pop	{r3, pc}

Disassembly of section .plt:

00000d58 <sd_id128_get_machine_app_specific@plt-0x14>:
 d58:	push	{lr}		; (str lr, [sp, #-4]!)
 d5c:	ldr	lr, [pc, #4]	; d68 <sd_id128_get_machine_app_specific@plt-0x4>
 d60:	add	lr, pc, lr
 d64:	ldr	pc, [lr, #8]!
 d68:	muleq	r1, ip, r1

00000d6c <sd_id128_get_machine_app_specific@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #73728	; 0x12000
 d74:	ldr	pc, [ip, #412]!	; 0x19c

00000d78 <strreplace@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #73728	; 0x12000
 d80:	ldr	pc, [ip, #404]!	; 0x194

00000d84 <version@plt>:
 d84:	add	ip, pc, #0, 12
 d88:	add	ip, ip, #73728	; 0x12000
 d8c:	ldr	pc, [ip, #396]!	; 0x18c

00000d90 <free@plt>:
 d90:	add	ip, pc, #0, 12
 d94:	add	ip, ip, #73728	; 0x12000
 d98:	ldr	pc, [ip, #388]!	; 0x184

00000d9c <id128_pretty_print@plt>:
 d9c:	add	ip, pc, #0, 12
 da0:	add	ip, ip, #73728	; 0x12000
 da4:	ldr	pc, [ip, #380]!	; 0x17c

00000da8 <log_open@plt>:
 da8:	add	ip, pc, #0, 12
 dac:	add	ip, ip, #73728	; 0x12000
 db0:	ldr	pc, [ip, #372]!	; 0x174

00000db4 <log_show_color@plt>:
 db4:	add	ip, pc, #0, 12
 db8:	add	ip, ip, #73728	; 0x12000
 dbc:	ldr	pc, [ip, #364]!	; 0x16c

00000dc0 <log_assert_failed_unreachable_realm@plt>:
 dc0:	add	ip, pc, #0, 12
 dc4:	add	ip, ip, #73728	; 0x12000
 dc8:	ldr	pc, [ip, #356]!	; 0x164

00000dcc <ask_password_agent_close@plt>:
 dcc:	add	ip, pc, #0, 12
 dd0:	add	ip, ip, #73728	; 0x12000
 dd4:	ldr	pc, [ip, #348]!	; 0x15c

00000dd8 <polkit_agent_close@plt>:
 dd8:	add	ip, pc, #0, 12
 ddc:	add	ip, ip, #73728	; 0x12000
 de0:	ldr	pc, [ip, #340]!	; 0x154

00000de4 <mac_selinux_finish@plt>:
 de4:	add	ip, pc, #0, 12
 de8:	add	ip, ip, #73728	; 0x12000
 dec:	ldr	pc, [ip, #332]!	; 0x14c

00000df0 <sd_id128_get_boot@plt>:
 df0:	add	ip, pc, #0, 12
 df4:	add	ip, ip, #73728	; 0x12000
 df8:	ldr	pc, [ip, #324]!	; 0x144

00000dfc <sd_notifyf@plt>:
 dfc:	add	ip, pc, #0, 12
 e00:	add	ip, ip, #73728	; 0x12000
 e04:	ldr	pc, [ip, #316]!	; 0x13c

00000e08 <puts@plt>:
 e08:	add	ip, pc, #0, 12
 e0c:	add	ip, ip, #73728	; 0x12000
 e10:	ldr	pc, [ip, #308]!	; 0x134

00000e14 <sd_id128_from_string@plt>:
 e14:	add	ip, pc, #0, 12
 e18:	add	ip, ip, #73728	; 0x12000
 e1c:	ldr	pc, [ip, #300]!	; 0x12c

00000e20 <sd_id128_get_boot_app_specific@plt>:
 e20:	add	ip, pc, #0, 12
 e24:	add	ip, ip, #73728	; 0x12000
 e28:	ldr	pc, [ip, #292]!	; 0x124

00000e2c <log_get_max_level_realm@plt>:
 e2c:	add	ip, pc, #0, 12
 e30:	add	ip, ip, #73728	; 0x12000
 e34:	ldr	pc, [ip, #284]!	; 0x11c

00000e38 <id128_print_new@plt>:
 e38:			; <UNDEFINED> instruction: 0xe7fd4778
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #73728	; 0x12000
 e44:	ldr	pc, [ip, #272]!	; 0x110

00000e48 <abort@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #73728	; 0x12000
 e50:	ldr	pc, [ip, #264]!	; 0x108

00000e54 <dispatch_verb@plt>:
 e54:	add	ip, pc, #0, 12
 e58:	add	ip, ip, #73728	; 0x12000
 e5c:	ldr	pc, [ip, #256]!	; 0x100

00000e60 <strv_skip@plt>:
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #73728	; 0x12000
 e68:	ldr	pc, [ip, #248]!	; 0xf8

00000e6c <table_new_internal@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #73728	; 0x12000
 e74:	ldr	pc, [ip, #240]!	; 0xf0

00000e78 <table_add_many_internal@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #73728	; 0x12000
 e80:	ldr	pc, [ip, #232]!	; 0xe8

00000e84 <__stack_chk_fail@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #73728	; 0x12000
 e8c:	ldr	pc, [ip, #224]!	; 0xe0

00000e90 <terminal_urlify_man@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #73728	; 0x12000
 e98:	ldr	pc, [ip, #216]!	; 0xd8

00000e9c <gpt_partition_type_uuid_to_string@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #73728	; 0x12000
 ea4:	ldr	pc, [ip, #208]!	; 0xd0

00000ea8 <table_unref@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #73728	; 0x12000
 eb0:	ldr	pc, [ip, #200]!	; 0xc8

00000eb4 <id128_pretty_print_sample@plt>:
 eb4:	add	ip, pc, #0, 12
 eb8:	add	ip, ip, #73728	; 0x12000
 ebc:	ldr	pc, [ip, #192]!	; 0xc0

00000ec0 <getopt_long@plt>:
 ec0:	add	ip, pc, #0, 12
 ec4:	add	ip, ip, #73728	; 0x12000
 ec8:	ldr	pc, [ip, #184]!	; 0xb8

00000ecc <pager_close@plt>:
 ecc:	add	ip, pc, #0, 12
 ed0:	add	ip, ip, #73728	; 0x12000
 ed4:	ldr	pc, [ip, #176]!	; 0xb0

00000ed8 <table_set_width@plt>:
 ed8:	add	ip, pc, #0, 12
 edc:	add	ip, ip, #73728	; 0x12000
 ee0:	ldr	pc, [ip, #168]!	; 0xa8

00000ee4 <table_print@plt>:
 ee4:	add	ip, pc, #0, 12
 ee8:	add	ip, ip, #73728	; 0x12000
 eec:	ldr	pc, [ip, #160]!	; 0xa0

00000ef0 <ascii_strupper@plt>:
 ef0:	add	ip, pc, #0, 12
 ef4:	add	ip, ip, #73728	; 0x12000
 ef8:	ldr	pc, [ip, #152]!	; 0x98

00000efc <gpt_partition_type_uuid_from_string@plt>:
 efc:	add	ip, pc, #0, 12
 f00:	add	ip, ip, #73728	; 0x12000
 f04:	ldr	pc, [ip, #144]!	; 0x90

00000f08 <sd_id128_get_machine@plt>:
 f08:	add	ip, pc, #0, 12
 f0c:	add	ip, ip, #73728	; 0x12000
 f10:	ldr	pc, [ip, #136]!	; 0x88

00000f14 <log_parse_environment_realm@plt>:
 f14:	add	ip, pc, #0, 12
 f18:	add	ip, ip, #73728	; 0x12000
 f1c:	ldr	pc, [ip, #128]!	; 0x80

00000f20 <log_assert_failed_realm@plt>:
 f20:	add	ip, pc, #0, 12
 f24:	add	ip, ip, #73728	; 0x12000
 f28:	ldr	pc, [ip, #120]!	; 0x78

00000f2c <sd_id128_get_invocation@plt>:
 f2c:	add	ip, pc, #0, 12
 f30:	add	ip, ip, #73728	; 0x12000
 f34:	ldr	pc, [ip, #112]!	; 0x70

00000f38 <log_internal_realm@plt>:
 f38:	add	ip, pc, #0, 12
 f3c:	add	ip, ip, #73728	; 0x12000
 f40:	ldr	pc, [ip, #104]!	; 0x68

00000f44 <__libc_start_main@plt>:
 f44:	add	ip, pc, #0, 12
 f48:	add	ip, ip, #73728	; 0x12000
 f4c:	ldr	pc, [ip, #96]!	; 0x60

00000f50 <colors_enabled@plt>:
 f50:	add	ip, pc, #0, 12
 f54:	add	ip, ip, #73728	; 0x12000
 f58:	ldr	pc, [ip, #88]!	; 0x58

00000f5c <__gmon_start__@plt>:
 f5c:	add	ip, pc, #0, 12
 f60:	add	ip, ip, #73728	; 0x12000
 f64:	ldr	pc, [ip, #80]!	; 0x50

00000f68 <__cxa_finalize@plt>:
 f68:	add	ip, pc, #0, 12
 f6c:	add	ip, ip, #73728	; 0x12000
 f70:	ldr	pc, [ip, #72]!	; 0x48

00000f74 <__printf_chk@plt>:
 f74:	add	ip, pc, #0, 12
 f78:	add	ip, ip, #73728	; 0x12000
 f7c:	ldr	pc, [ip, #64]!	; 0x40

00000f80 <log_oom_internal@plt>:
 f80:			; <UNDEFINED> instruction: 0xe7fd4778
 f84:	add	ip, pc, #0, 12
 f88:	add	ip, ip, #73728	; 0x12000
 f8c:	ldr	pc, [ip, #52]!	; 0x34

Disassembly of section .text:

00000f90 <.text>:
     f90:	ldrbmi	lr, [r0, sp, lsr #18]!
     f94:	cdpmi	6, 6, cr4, cr12, cr4, {0}
     f98:	bmi	1b2d1b0 <log_oom_internal@plt+0x1b2c230>
     f9c:	ldrbtmi	r2, [lr], #-1
     fa0:	strmi	r4, [pc], -fp, ror #22
     fa4:			; <UNDEFINED> instruction: 0x601458b2
     fa8:			; <UNDEFINED> instruction: 0x601958f3
     fac:	svc	0x0002f7ff
     fb0:			; <UNDEFINED> instruction: 0xf7ff2000
     fb4:			; <UNDEFINED> instruction: 0xf7ffefb0
     fb8:	stccs	14, cr14, [r0], {248}	; 0xf8
     fbc:	addhi	pc, r7, r0, asr #5
     fc0:			; <UNDEFINED> instruction: 0xf0002f00
     fc4:			; <UNDEFINED> instruction: 0xf8df8091
     fc8:			; <UNDEFINED> instruction: 0xf8df818c
     fcc:	ldrbtmi	r9, [r8], #396	; 0x18c
     fd0:			; <UNDEFINED> instruction: 0xf10844f9
     fd4:	andcs	r0, r0, #8, 16	; 0x80000
     fd8:	bmi	18257e0 <log_oom_internal@plt+0x1824860>
     fdc:	ldrtmi	r4, [r9], -fp, asr #12
     fe0:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
     fe4:	svc	0x006cf7ff
     fe8:	blle	14487f8 <log_oom_internal@plt+0x1447878>
     fec:			; <UNDEFINED> instruction: 0xdc122a75
     ff0:	vldrle	s4, [r7, #-384]	; 0xfffffe80
     ff4:	bcs	50f980 <log_oom_internal@plt+0x50ea00>
     ff8:	addhi	pc, r3, r0, lsl #4
     ffc:			; <UNDEFINED> instruction: 0xf002e8df
    1000:	orrhi	r8, r1, r4, asr r1
    1004:	orrmi	r8, r1, #1073741856	; 0x40000020
    1008:	orrhi	r8, r1, r1, lsl #3
    100c:	sinccd	f0, f1
    1010:	orrhi	r8, r1, r1, lsl #3
    1014:			; <UNDEFINED> instruction: 0xf5b20039
    1018:	cmnle	r2, r0, lsl #31
    101c:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
    1020:	eors	r4, r3, r5, lsl #12
    1024:	svclt	0x00082a3f
    1028:	ldreq	pc, [r5, #-111]	; 0xffffff91
    102c:	stmdbmi	ip, {r0, r3, r5, r6, r8, ip, lr, pc}^
    1030:	andcs	r4, r0, sl, ror #4
    1034:			; <UNDEFINED> instruction: 0xf7ff4479
    1038:			; <UNDEFINED> instruction: 0xf7ffeee2
    103c:			; <UNDEFINED> instruction: 0xf7ffeec8
    1040:			; <UNDEFINED> instruction: 0xf7ffeecc
    1044:			; <UNDEFINED> instruction: 0xf7ffef44
    1048:	blmi	11bcb88 <log_oom_internal@plt+0x11bbc08>
    104c:	strdlt	r5, [r4, #-132]!	; 0xffffff7c
    1050:	strcc	r4, [r3], #-2885	; 0xfffff4bb
    1054:	streq	pc, [r3], #-36	; 0xffffffdc
    1058:	adcsmi	r5, r4, #16121856	; 0xf60000
    105c:	ldmib	r4, {r0, r2, r9, ip, lr, pc}^
    1060:	strcc	r0, [r8], #-768	; 0xfffffd00
    1064:	adcsmi	r4, r4, #152, 14	; 0x2600000
    1068:	svceq	0x00e8d3f9
    106c:	pop	{r2, ip, sp, pc}
    1070:	blmi	fa3038 <log_oom_internal@plt+0xfa20b8>
    1074:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1078:			; <UNDEFINED> instruction: 0xe7ac601a
    107c:	andcs	r4, r2, #60, 22	; 0xf000
    1080:	andsvs	r4, sl, fp, ror r4
    1084:			; <UNDEFINED> instruction: 0xf000e7a7
    1088:			; <UNDEFINED> instruction: 0x4605f919
    108c:	stcle	13, cr2, [r8, #-0]
    1090:			; <UNDEFINED> instruction: 0x46394a38
    1094:	movwcs	r4, #1568	; 0x620
    1098:	rsbcc	r4, r0, #2046820352	; 0x7a000000
    109c:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
    10a0:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    10a4:	strb	sp, [r2, r9, asr #21]
    10a8:			; <UNDEFINED> instruction: 0x46414b33
    10ac:	stmdavs	r8!, {r0, r2, r4, r5, r6, r7, fp, ip, lr}
    10b0:	mrc	7, 5, APSR_nzcv, cr0, cr15, {7}
    10b4:	beq	3d77c <log_oom_internal@plt+0x3c7fc>
    10b8:	andcs	sp, r0, sp, lsl #21
    10bc:	mrc	7, 5, APSR_nzcv, cr6, cr15, {7}
    10c0:	stcle	8, cr2, [ip], #-8
    10c4:	streq	pc, [r0, #-458]	; 0xfffffe36
    10c8:	rsbmi	fp, sp, #-805306354	; 0xd000000e
    10cc:	stcmi	7, cr14, [fp], #-932	; 0xfffffc5c
    10d0:	bmi	ac9ff4 <log_oom_internal@plt+0xac9074>
    10d4:	stmdbmi	fp!, {sp}
    10d8:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    10dc:	ldrbtmi	r3, [r9], #-1108	; 0xfffffbac
    10e0:	strls	r3, [r0], #-515	; 0xfffffdfd
    10e4:	svc	0x001cf7ff
    10e8:	ldrtmi	r4, [r8], -r7, lsr #24
    10ec:	biccs	r4, r8, #159744	; 0x27000
    10f0:	ldrbtmi	r4, [ip], #-2343	; 0xfffff6d9
    10f4:	ldrbcc	r4, [r4], #-1146	; 0xfffffb86
    10f8:	andcc	r4, r3, #2030043136	; 0x79000000
    10fc:			; <UNDEFINED> instruction: 0xf7ff9400
    1100:	stcmi	15, cr14, [r4], #-64	; 0xffffffc0
    1104:	bmi	90a0a0 <log_oom_internal@plt+0x909120>
    1108:	stmdbmi	r4!, {sp}
    110c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1110:	ldrbtmi	r3, [r9], #-596	; 0xfffffdac
    1114:	strtmi	r9, [r2], -r0, lsl #4
    1118:			; <UNDEFINED> instruction: 0xf7ff3203
    111c:	stmdavs	r8!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}
    1120:	ldcmi	6, cr4, [pc, #-324]	; fe4 <log_oom_internal@plt+0x64>
    1124:	bmi	7ca094 <log_oom_internal@plt+0x7c9114>
    1128:	strls	r4, [r1, #-1149]	; 0xfffffb83
    112c:	ldrbtmi	r4, [sl], #-3358	; 0xfffff2e2
    1130:	andls	r3, r2, r0, ror #4
    1134:	andcs	r4, r3, sp, ror r4
    1138:	strtmi	r9, [sl], -r0, lsl #4
    113c:			; <UNDEFINED> instruction: 0xf7ff4402
    1140:			; <UNDEFINED> instruction: 0x4605eefc
    1144:	svclt	0x0000e7a2
    1148:	andeq	r1, r1, r2, ror #30
    114c:	ldrdeq	r0, [r0], -r4
    1150:	andeq	r0, r0, r8, asr #1
    1154:	andeq	r2, r1, lr, lsr r0
    1158:	andeq	r1, r1, r4, lsr sp
    115c:	andeq	r0, r0, r2, asr #27
    1160:	andeq	r0, r0, r8, ror sp
    1164:	ldrdeq	r0, [r0], -r8
    1168:	ldrdeq	r0, [r0], -ip
    116c:	muleq	r1, r6, pc	; <UNPREDICTABLE>
    1170:	andeq	r1, r1, ip, lsl #31
    1174:	andeq	r1, r1, ip, ror #24
    1178:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    117c:	andeq	r0, r0, r0, asr #26
    1180:	andeq	r0, r0, sl, ror #17
    1184:	andeq	r0, r0, r2, ror ip
    1188:	andeq	r0, r0, r6, lsr #26
    118c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1190:	andeq	r0, r0, r4, ror #24
    1194:			; <UNDEFINED> instruction: 0x000008b8
    1198:	andeq	r0, r0, sl, lsl #26
    119c:	andeq	r0, r0, lr, ror ip
    11a0:	andeq	r0, r0, ip, lsr ip
    11a4:	andeq	r0, r0, sl, ror #25
    11a8:	muleq	r0, r0, r8
    11ac:	bleq	3d2f0 <log_oom_internal@plt+0x3c370>
    11b0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    11b4:	strbtmi	fp, [sl], -r2, lsl #24
    11b8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    11bc:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    11c0:	ldrmi	sl, [sl], #776	; 0x308
    11c4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    11c8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    11cc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    11d0:			; <UNDEFINED> instruction: 0xf85a4b06
    11d4:	stmdami	r6, {r0, r1, ip, sp}
    11d8:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    11dc:	mrc	7, 5, APSR_nzcv, cr2, cr15, {7}
    11e0:	mrc	7, 1, APSR_nzcv, cr2, cr15, {7}
    11e4:	andeq	r1, r1, r0, lsr #26
    11e8:	andeq	r0, r0, r8, ror #1
    11ec:	andeq	r0, r0, r0, ror #1
    11f0:	andeq	r0, r0, ip, asr #1
    11f4:	ldr	r3, [pc, #20]	; 1210 <log_oom_internal@plt+0x290>
    11f8:	ldr	r2, [pc, #20]	; 1214 <log_oom_internal@plt+0x294>
    11fc:	add	r3, pc, r3
    1200:	ldr	r2, [r3, r2]
    1204:	cmp	r2, #0
    1208:	bxeq	lr
    120c:	b	f5c <__gmon_start__@plt>
    1210:	andeq	r1, r1, r0, lsl #26
    1214:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1218:	blmi	1d3238 <log_oom_internal@plt+0x1d22b8>
    121c:	bmi	1d2404 <log_oom_internal@plt+0x1d1484>
    1220:	addmi	r4, r3, #2063597568	; 0x7b000000
    1224:	andle	r4, r3, sl, ror r4
    1228:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    122c:	ldrmi	fp, [r8, -r3, lsl #2]
    1230:	svclt	0x00004770
    1234:	andeq	r1, r1, r4, ror #27
    1238:	andeq	r1, r1, r0, ror #27
    123c:	ldrdeq	r1, [r1], -ip
    1240:	andeq	r0, r0, r4, ror #1
    1244:	stmdbmi	r9, {r3, fp, lr}
    1248:	bmi	252430 <log_oom_internal@plt+0x2514b0>
    124c:	bne	252438 <log_oom_internal@plt+0x2514b8>
    1250:	svceq	0x00cb447a
    1254:			; <UNDEFINED> instruction: 0x01a1eb03
    1258:	andle	r1, r3, r9, asr #32
    125c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1260:	ldrmi	fp, [r8, -r3, lsl #2]
    1264:	svclt	0x00004770
    1268:			; <UNDEFINED> instruction: 0x00011db8
    126c:			; <UNDEFINED> instruction: 0x00011db4
    1270:			; <UNDEFINED> instruction: 0x00011cb0
    1274:	strdeq	r0, [r0], -r4
    1278:	blmi	2ae6a0 <log_oom_internal@plt+0x2ad720>
    127c:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1280:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1284:	blmi	26f838 <log_oom_internal@plt+0x26e8b8>
    1288:	ldrdlt	r5, [r3, -r3]!
    128c:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    1290:			; <UNDEFINED> instruction: 0xf7ff6818
    1294:			; <UNDEFINED> instruction: 0xf7ffee6a
    1298:	blmi	1c119c <log_oom_internal@plt+0x1c021c>
    129c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    12a0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    12a4:	andeq	r1, r1, r6, lsl #27
    12a8:	andeq	r1, r1, r0, lsl #25
    12ac:	strdeq	r0, [r0], -r8
    12b0:	andeq	r1, r1, lr, ror #26
    12b4:	andeq	r1, r1, r6, ror #26
    12b8:	svclt	0x0000e7c4
    12bc:	addlt	fp, r7, r0, lsr r5
    12c0:	bge	114370 <log_oom_internal@plt+0x1133f0>
    12c4:	strcs	r4, [r0, #-2858]	; 0xfffff4d6
    12c8:	stmdbmi	sl!, {r2, r3, r4, r5, r6, sl, lr}
    12cc:	stmiapl	r3!, {r1, r3, r5, fp, lr}^
    12d0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    12d4:	ldmdavs	fp, {r0, r3, r5, sl, fp, lr}
    12d8:			; <UNDEFINED> instruction: 0xf04f9305
    12dc:	strls	r0, [r4, #-768]	; 0xfffffd00
    12e0:	ldcl	7, cr15, [r6, #1020]	; 0x3fc
    12e4:	adcmi	r4, r8, #124, 8	; 0x7c000000
    12e8:	blmi	977fbc <log_oom_internal@plt+0x97703c>
    12ec:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
    12f0:	mcr	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
    12f4:	blmi	8eff3c <log_oom_internal@plt+0x8eefbc>
    12f8:	movwls	r4, #13435	; 0x347b
    12fc:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1300:	bllt	627f14 <log_oom_internal@plt+0x626f94>
    1304:	ldrbtmi	r4, [sl], #-2592	; 0xfffff5e0
    1308:	andcs	r9, r1, r4, lsl #24
    130c:	andls	r4, r0, #507904	; 0x7c000
    1310:	strls	r4, [r1], #-1578	; 0xfffff9d6
    1314:	strcs	r4, [r0], #-1145	; 0xfffffb87
    1318:	mcr	7, 1, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    131c:			; <UNDEFINED> instruction: 0xf7ff9804
    1320:	bmi	6fc808 <log_oom_internal@plt+0x6fb888>
    1324:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    1328:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    132c:	subsmi	r9, sl, r5, lsl #22
    1330:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1334:			; <UNDEFINED> instruction: 0x4620d118
    1338:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
    133c:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
    1340:			; <UNDEFINED> instruction: 0xf7ff9303
    1344:	blls	fcb64 <log_oom_internal@plt+0xfbbe4>
    1348:	sbcsle	r2, fp, r0, lsl #16
    134c:	ldrbtmi	r4, [sl], #-2578	; 0xfffff5ee
    1350:	ldmdbmi	r2, {r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
    1354:	blmi	492bfc <log_oom_internal@plt+0x491c7c>
    1358:	ldrbtmi	r2, [r9], #-666	; 0xfffffd66
    135c:	tstcc	r3, fp, ror r4
    1360:	mrc	7, 0, APSR_nzcv, cr0, cr15, {7}
    1364:	ldrb	r4, [r9, r4, lsl #12]
    1368:	stc	7, cr15, [ip, #1020]	; 0x3fc
    136c:	andeq	r1, r1, r8, lsr ip
    1370:	andeq	r0, r0, r0, asr #1
    1374:	andeq	r0, r0, r0, ror #13
    1378:	andeq	r0, r0, r2, ror #13
    137c:	andeq	r1, r1, ip, lsl ip
    1380:	andeq	r0, r0, ip, ror #1
    1384:	andeq	r0, r0, ip, asr r9
    1388:	andeq	r0, r0, lr, asr #18
    138c:	andeq	r0, r0, r8, asr #13
    1390:	ldrdeq	r1, [r1], -sl
    1394:	andeq	r0, r0, lr, asr r6
    1398:	andeq	r0, r0, sl, asr r6
    139c:	andeq	r0, r0, sl, ror #12
    13a0:			; <UNDEFINED> instruction: 0x00000abc
    13a4:	svclt	0x0000e78a
    13a8:	push	{r1, r7, ip, sp, pc}
    13ac:	strdlt	r4, [r6], r0
    13b0:	ldrdhi	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
    13b4:	stmdbge	ip, {r0, r1, r2, r3, r9, sl, lr}
    13b8:	umaalvs	pc, r0, sp, r8	; <UNPREDICTABLE>
    13bc:	stm	r1, {r3, r4, r5, r6, r7, sl, lr}
    13c0:			; <UNDEFINED> instruction: 0xf8d8000c
    13c4:	stccs	0, cr5, [r2, #-0]
    13c8:	stmdavs	r6, {r0, r3, r5, ip, lr, pc}
    13cc:			; <UNDEFINED> instruction: 0xb1b64604
    13d0:	vstrcs	d10, [r0, #-48]	; 0xffffffd0
    13d4:	ldreq	pc, [ip], #-79	; 0xffffffb1
    13d8:	strls	ip, [r4], #-2831	; 0xfffff4f1
    13dc:	andeq	lr, pc, sp, lsl #17
    13e0:			; <UNDEFINED> instruction: 0x4630463a
    13e4:	tstcs	sl, #12, 30	; 0x30
    13e8:	tstcs	r1, fp, lsl r3
    13ec:	stcl	7, cr15, [r4, #-1020]	; 0xfffffc04
    13f0:	strtmi	r4, [r0], -r4, lsl #12
    13f4:	pop	{r1, r2, ip, sp, pc}
    13f8:	strdlt	r4, [r2], -r0
    13fc:	stmdbmi	r6!, {r4, r5, r6, r8, r9, sl, lr}
    1400:	stmdami	r6!, {r1, r4, r5, r9, sl, lr}
    1404:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1408:	ldc	7, cr15, [r0, #-1020]!	; 0xfffffc04
    140c:	tstlt	r0, #32
    1410:			; <UNDEFINED> instruction: 0xf7ff4631
    1414:	stmdavs	r6!, {r1, r5, r6, r8, sl, fp, sp, lr, pc}
    1418:	ldrdpl	pc, [r0], -r8
    141c:	bmi	83b384 <log_oom_internal@plt+0x83a404>
    1420:	stmdbmi	r0!, {r3, r4, r5, r9, sl, lr}
    1424:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    1428:	stc	7, cr15, [r6], #1020	; 0x3fc
    142c:	mvnslt	r4, r5, lsl #12
    1430:	ldcl	7, cr15, [lr, #-1020]	; 0xfffffc04
    1434:	ldrdeq	lr, [lr, -sp]
    1438:	blgt	32c070 <log_oom_internal@plt+0x32b0f0>
    143c:	andeq	lr, r3, sp, lsl #17
    1440:			; <UNDEFINED> instruction: 0xf7ff4628
    1444:	mcrne	13, 0, lr, cr4, cr8, {1}
    1448:	strcs	sp, [r0], #-2817	; 0xfffff4ff
    144c:			; <UNDEFINED> instruction: 0x4628b1de
    1450:	ldc	7, cr15, [lr], {255}	; 0xff
    1454:	blmi	53b390 <log_oom_internal@plt+0x53a410>
    1458:	ldmdbmi	r4, {r2, r3, r4, r6, r9, sp}
    145c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
    1460:	tstcc	r3, r8, lsl #6
    1464:	pop	{r1, r2, ip, sp, pc}
    1468:	strdlt	r4, [r2], -r0
    146c:	stclt	7, cr15, [r8, #1020]	; 0x3fc
    1470:	subcs	r4, sp, #15360	; 0x3c00
    1474:	ldrbtmi	r4, [fp], #-2319	; 0xfffff6f1
    1478:	movwcc	r4, #33913	; 0x8479
    147c:			; <UNDEFINED> instruction: 0xf7ff3103
    1480:	strmi	lr, [r4], -r2, lsl #27
    1484:	stmdami	ip, {r0, r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    1488:	ldrbtmi	r4, [r8], #-1588	; 0xfffff9cc
    148c:	ldc	7, cr15, [ip], #1020	; 0x3fc
    1490:	svclt	0x0000e7dd
    1494:	andeq	r1, r1, r0, asr ip
    1498:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    149c:	andeq	r0, r0, sl, asr r8
    14a0:	andeq	r0, r0, r4, lsr r8
    14a4:	andeq	r0, r0, r6, lsr r8
    14a8:			; <UNDEFINED> instruction: 0x000009bc
    14ac:	andeq	r0, r0, r6, ror #10
    14b0:	andeq	r0, r0, r2, lsr #19
    14b4:	andeq	r0, r0, ip, asr #10
    14b8:	andeq	r0, r0, sl, asr #15
    14bc:			; <UNDEFINED> instruction: 0x46084a5b
    14c0:	tstcs	r1, fp, asr fp
    14c4:	push	{r1, r3, r4, r5, r6, sl, lr}
    14c8:	strdlt	r4, [ip], r0
    14cc:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    14d0:			; <UNDEFINED> instruction: 0xf04f930b
    14d4:	movwcs	r0, #768	; 0x300
    14d8:			; <UNDEFINED> instruction: 0xf7ff9305
    14dc:	blmi	157c7ec <log_oom_internal@plt+0x157b86c>
    14e0:			; <UNDEFINED> instruction: 0xb3b8447b
    14e4:	stmdavs	r0, {r7, r9, sl, lr}
    14e8:			; <UNDEFINED> instruction: 0xf8dfb3a0
    14ec:	stfged	f2, [r6, #-304]	; 0xfffffed0
    14f0:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
    14f4:	ldrbtmi	sl, [sl], #3848	; 0xf08
    14f8:	ands	r4, lr, r6, asr #12
    14fc:	muleq	pc, r5, r8	; <UNPREDICTABLE>
    1500:	stcl	7, cr15, [ip], {255}	; 0xff
    1504:	svclt	0x000c2800
    1508:			; <UNDEFINED> instruction: 0x46044654
    150c:	muleq	r3, r7, r8
    1510:			; <UNDEFINED> instruction: 0x0c08eba6
    1514:	stc2	10, cr15, [ip], {188}	; 0xbc	; <UNPREDICTABLE>
    1518:	muleq	ip, r5, r8
    151c:	mrrcne	10, 4, lr, ip, cr15
    1520:	andeq	lr, r3, sp, lsl #17
    1524:	andgt	pc, r8, sp, asr #17
    1528:	strbmi	r4, [r8], -r1, lsr #12
    152c:			; <UNDEFINED> instruction: 0xff3cf7ff
    1530:	blle	7c8d48 <log_oom_internal@plt+0x7c7dc8>
    1534:	svceq	0x0004f856
    1538:			; <UNDEFINED> instruction: 0x4629b190
    153c:	stcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1540:	ble	ff6cb548 <log_oom_internal@plt+0xff6ca5c8>
    1544:			; <UNDEFINED> instruction: 0x46296830
    1548:	ldcl	7, cr15, [r8], {255}	; 0xff
    154c:	blle	1088d64 <log_oom_internal@plt+0x1087de4>
    1550:			; <UNDEFINED> instruction: 0xe7db6834
    1554:	svcge	0x00054a39
    1558:	ldmdbvs	r3!, {r1, r2, r3, r4, r7, fp, ip, lr}
    155c:	ldmiblt	fp!, {r0, r2, r4, r5, r9, sl, lr}^
    1560:	strmi	r9, [r4], -r5, lsl #16
    1564:	tstcs	r0, r0, asr r1
    1568:	ldc	7, cr15, [ip], #1020	; 0x3fc
    156c:	svclt	0x00a81e04
    1570:	blle	9ca578 <log_oom_internal@plt+0x9c95f8>
    1574:	tstlt	r8, r5, lsl #16
    1578:	ldc	7, cr15, [r6], {255}	; 0xff
    157c:	blmi	b13e44 <log_oom_internal@plt+0xb12ec4>
    1580:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1584:	blls	2db5f4 <log_oom_internal@plt+0x2da674>
    1588:			; <UNDEFINED> instruction: 0xf04f405a
    158c:	mrsle	r0, (UNDEF: 123)
    1590:	andlt	r4, ip, r0, lsr #12
    1594:			; <UNDEFINED> instruction: 0x87f0e8bd
    1598:	ldrcc	r6, [r8, #-2731]	; 0xfffff555
    159c:	sbcsle	r2, pc, r0, lsl #22
    15a0:	blx	fec88450 <log_oom_internal@plt+0xfec874d0>
    15a4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    15a8:	ldmib	r5, {r1, r9, ip, pc}^
    15ac:	stm	sp, {r1, r8}
    15b0:	ldrmi	r0, [r9], -r3
    15b4:	ldm	r5, {r3, r4, r5, r9, sl, lr}
    15b8:			; <UNDEFINED> instruction: 0xf7ff000c
    15bc:	mcrne	14, 0, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
    15c0:	ldrb	sp, [r7, sl, ror #21]
    15c4:			; <UNDEFINED> instruction: 0xf7ff2000
    15c8:	stmdacs	r2, {r1, r4, r5, sl, fp, sp, lr, pc}
    15cc:	rsbmi	sp, r0, #6912	; 0x1b00
    15d0:	submi	fp, r4, #192, 4
    15d4:	andcs	lr, r0, lr, asr #15
    15d8:	stc	7, cr15, [r8], #-1020	; 0xfffffc04
    15dc:	ldclle	8, cr2, [r6, #8]!
    15e0:			; <UNDEFINED> instruction: 0x46216836
    15e4:	andcs	r4, r3, r7, lsl sl
    15e8:	orrcs	r4, r1, #5888	; 0x1700
    15ec:	ldrbtmi	r4, [sl], #-3351	; 0xfffff2e9
    15f0:	andscc	r4, r4, #124, 8	; 0x7c000000
    15f4:			; <UNDEFINED> instruction: 0x9602447d
    15f8:	strcs	lr, [r0, #-2509]	; 0xfffff633
    15fc:			; <UNDEFINED> instruction: 0xf7ff1822
    1600:			; <UNDEFINED> instruction: 0x4604ec9c
    1604:			; <UNDEFINED> instruction: 0x4621e7b6
    1608:			; <UNDEFINED> instruction: 0x4c124a11
    160c:	ldcmi	0, cr2, [r2, #-12]
    1610:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
    1614:	ldrbtmi	r3, [sp], #-532	; 0xfffffdec
    1618:	stmib	sp, {r1, r2, r3, r7, r8, r9, sp}^
    161c:	stmdane	r2!, {r8, sl, sp}
    1620:	stc	7, cr15, [sl], {255}	; 0xff
    1624:	str	r4, [r5, r4, lsl #12]!
    1628:	stc	7, cr15, [ip], #-1020	; 0xfffffc04
    162c:	andeq	r1, r1, ip, lsr sl
    1630:	andeq	r0, r0, r0, asr #1
    1634:	andeq	r1, r1, r0, lsr #20
    1638:	andeq	r0, r0, r2, ror r7
    163c:	andeq	r0, r0, r4, asr #1
    1640:	andeq	r1, r1, r0, lsl #19
    1644:	andeq	r0, r0, sl, lsr #16
    1648:	ldrdeq	r0, [r0], -r4
    164c:	andeq	r0, r0, r8, ror r6
    1650:	andeq	r0, r0, r8, lsl #16
    1654:			; <UNDEFINED> instruction: 0x000003b2
    1658:	andeq	r0, r0, r2, ror r6
    165c:	ldmdbmi	r2!, {r0, r4, r5, fp, lr}
    1660:	ldrbtmi	fp, [r8], #-1392	; 0xfffffa90
    1664:	addlt	r4, r8, r1, lsr ip
    1668:	ldrbtmi	r5, [ip], #-2113	; 0xfffff7bf
    166c:	tstls	r7, r9, lsl #16
    1670:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
    1674:	stmiavs	r1!, {r0, r2, r5, r8, fp, sp, lr}
    1678:	b	115bc00 <log_oom_internal@plt+0x115ac80>
    167c:	stmiavs	r1!, {r0, r9}^
    1680:	movweq	lr, #6720	; 0x1a40
    1684:	andsle	r4, r3, r3, lsl r3
    1688:			; <UNDEFINED> instruction: 0xf7ff2000
    168c:	stmdacs	r2, {r4, r6, r7, r8, r9, fp, sp, lr, pc}
    1690:			; <UNDEFINED> instruction: 0xf06fbfd8
    1694:	ldcle	0, cr0, [r8], {21}
    1698:	blmi	8d3f34 <log_oom_internal@plt+0x8d2fb4>
    169c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    16a0:	blls	1db710 <log_oom_internal@plt+0x1da790>
    16a4:			; <UNDEFINED> instruction: 0xf04f405a
    16a8:	teqle	r9, r0, lsl #6
    16ac:	ldcllt	0, cr11, [r0, #-32]!	; 0xffffffe0
    16b0:	ldrtmi	sl, [r0], -r2, lsl #28
    16b4:	ldc	7, cr15, [sl], #-1020	; 0xfffffc04
    16b8:	blle	608ed4 <log_oom_internal@plt+0x607f54>
    16bc:	ldm	r6, {r2, r5, fp, sp, lr}
    16c0:	strls	r0, [r0], #-15
    16c4:	bl	1abf6c8 <log_oom_internal@plt+0x1abe748>
    16c8:	ldmdami	sl, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    16cc:	bmi	689b2c <log_oom_internal@plt+0x688bac>
    16d0:	smlabteq	r0, r4, r2, pc	; <UNPREDICTABLE>
    16d4:	ldrbtmi	r4, [r8], #-3097	; 0xfffff3e7
    16d8:	eorcc	r4, r0, sl, ror r4
    16dc:	andcc	r4, r3, #124, 8	; 0x7c000000
    16e0:	streq	lr, [r0], #-2509	; 0xfffff633
    16e4:	andcs	r2, r3, fp, lsr r3
    16e8:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    16ec:	ldrdcs	lr, [r0], -r4
    16f0:	bl	fe73f6f4 <log_oom_internal@plt+0xfe73e774>
    16f4:	svclt	0x00de2802
    16f8:	sbclt	r4, r0, #104, 4	; 0x80000006
    16fc:	sfmle	f4, 2, [fp, #256]	; 0x100
    1700:	strtmi	r4, [r9], -pc, lsl #24
    1704:	movtcs	r4, #2575	; 0xa0f
    1708:	ldrbtmi	r4, [ip], #-3599	; 0xfffff1f1
    170c:	strtcc	r4, [r0], #-1146	; 0xfffffb86
    1710:	andcs	r4, r3, lr, ror r4
    1714:	strmi	lr, [r0], -sp, asr #19
    1718:			; <UNDEFINED> instruction: 0xf7ff4402
    171c:	ldr	lr, [fp, lr, lsl #24]!
    1720:	bl	fec3f724 <log_oom_internal@plt+0xfec3e7a4>
    1724:	muleq	r1, lr, r8
    1728:	andeq	r0, r0, r0, asr #1
    172c:	andeq	r1, r1, r2, lsr #19
    1730:	andeq	r1, r1, r4, ror #16
    1734:	andeq	r0, r0, r2, asr #14
    1738:	andeq	r0, r0, ip, ror #5
    173c:	andeq	r0, r0, r8, ror #11
    1740:	andeq	r0, r0, lr, lsl #14
    1744:			; <UNDEFINED> instruction: 0x000002b8
    1748:	muleq	r0, r4, r5
    174c:	addlt	fp, sl, r0, ror r5
    1750:	bmi	cd4820 <log_oom_internal@plt+0xcd38a0>
    1754:	blmi	cd294c <log_oom_internal@plt+0xcd19cc>
    1758:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    175c:	ldmdavs	r2, {r0, r2, r3, r4, r8, fp, sp, lr}
    1760:			; <UNDEFINED> instruction: 0xf04f9209
    1764:	ldmvs	sl, {r9}
    1768:	b	115bce0 <log_oom_internal@plt+0x115ad60>
    176c:	ldmvs	sl, {r1}^
    1770:	tsteq	r2, r4, asr #20
    1774:	andeq	lr, r1, #80, 20	; 0x50000
    1778:	movwcc	sp, #32833	; 0x8041
    177c:	strls	sl, [r0, #-3332]	; 0xfffff2fc
    1780:			; <UNDEFINED> instruction: 0xf7ffcb0f
    1784:	strmi	lr, [r4], -lr, asr #22
    1788:	blle	4cc790 <log_oom_internal@plt+0x4cb810>
    178c:	ldm	r5, {r1, r2, r5, sl, fp, lr}
    1790:	ldrbtmi	r0, [ip], #-15
    1794:	strls	r6, [r0], #-2084	; 0xfffff7dc
    1798:	bl	3f79c <log_oom_internal@plt+0x3e81c>
    179c:	blmi	814030 <log_oom_internal@plt+0x8130b0>
    17a0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    17a4:	blls	25b814 <log_oom_internal@plt+0x25a894>
    17a8:			; <UNDEFINED> instruction: 0xf04f405a
    17ac:	teqle	r3, r0, lsl #6
    17b0:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    17b4:			; <UNDEFINED> instruction: 0xf7ff2000
    17b8:	stmdacs	r2, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    17bc:	blmi	738c58 <log_oom_internal@plt+0x737cd8>
    17c0:	ldmdbvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    17c4:	ldmdbvs	sl, {r0, r2, r3, r4, r7, fp, sp, lr}^
    17c8:	b	119bb3c <log_oom_internal@plt+0x119abbc>
    17cc:	b	10817e8 <log_oom_internal@plt+0x1080868>
    17d0:	b	1401be4 <log_oom_internal@plt+0x1400c64>
    17d4:	andsle	r0, ip, r1, lsl #6
    17d8:	ldrbtmi	r4, [lr], #-3606	; 0xfffff1ea
    17dc:			; <UNDEFINED> instruction: 0x46214816
    17e0:	teqcs	r0, #90112	; 0x16000
    17e4:	ldrbtmi	r4, [r8], #-3350	; 0xfffff2ea
    17e8:	eorscc	r4, r4, sl, ror r4
    17ec:	andls	r4, r0, sp, ror r4
    17f0:	strls	r3, [r2], -r3, lsl #4
    17f4:	andcs	r9, r3, r1, lsl #10
    17f8:	bl	fe7bf7fc <log_oom_internal@plt+0xfe7be87c>
    17fc:	stcge	7, cr14, [r4, #-824]	; 0xfffffcc8
    1800:			; <UNDEFINED> instruction: 0xf7ff4628
    1804:			; <UNDEFINED> instruction: 0x4604eaf6
    1808:	rsbmi	lr, r0, #49807360	; 0x2f80000
    180c:	submi	fp, r0, #192, 4
    1810:	cdpmi	7, 0, cr14, cr12, cr4, {6}
    1814:			; <UNDEFINED> instruction: 0xe7e1447e
    1818:	bl	d3f81c <log_oom_internal@plt+0xd3e89c>
    181c:	andeq	r1, r1, ip, lsr #15
    1820:	andeq	r0, r0, r0, asr #1
    1824:			; <UNDEFINED> instruction: 0x000118b4
    1828:	andeq	r1, r1, sl, ror r8
    182c:	andeq	r1, r1, r0, ror #14
    1830:	andeq	r1, r1, ip, asr #16
    1834:	andeq	r0, r0, sl, lsr #10
    1838:	andeq	r0, r0, r2, lsr r6
    183c:	ldrdeq	r0, [r0], -ip
    1840:	andeq	r0, r0, r8, lsr #10
    1844:	andeq	r0, r0, r0, asr #8
    1848:	addlt	fp, sl, r0, ror r5
    184c:	bmi	cd491c <log_oom_internal@plt+0xcd399c>
    1850:	blmi	cd2a48 <log_oom_internal@plt+0xcd1ac8>
    1854:	stmiapl	r2!, {r0, r1, r3, r4, r5, r6, sl, lr}
    1858:	ldmdavs	r2, {r0, r2, r3, r4, r8, fp, sp, lr}
    185c:			; <UNDEFINED> instruction: 0xf04f9209
    1860:	ldmvs	sl, {r9}
    1864:	b	115bddc <log_oom_internal@plt+0x115ae5c>
    1868:	ldmvs	sl, {r1}^
    186c:	tsteq	r2, r4, asr #20
    1870:	andeq	lr, r1, #80, 20	; 0x50000
    1874:	movwcc	sp, #32833	; 0x8041
    1878:	strls	sl, [r0, #-3332]	; 0xfffff2fc
    187c:			; <UNDEFINED> instruction: 0xf7ffcb0f
    1880:			; <UNDEFINED> instruction: 0x4604ea76
    1884:	blle	4cc88c <log_oom_internal@plt+0x4cb90c>
    1888:	ldm	r5, {r1, r2, r5, sl, fp, lr}
    188c:	ldrbtmi	r0, [ip], #-15
    1890:	strls	r6, [r0], #-2084	; 0xfffff7dc
    1894:	b	fe0bf898 <log_oom_internal@plt+0xfe0be918>
    1898:	blmi	81412c <log_oom_internal@plt+0x8131ac>
    189c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    18a0:	blls	25b910 <log_oom_internal@plt+0x25a990>
    18a4:			; <UNDEFINED> instruction: 0xf04f405a
    18a8:	teqle	r3, r0, lsl #6
    18ac:	ldcllt	0, cr11, [r0, #-40]!	; 0xffffffd8
    18b0:			; <UNDEFINED> instruction: 0xf7ff2000
    18b4:	stmdacs	r2, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}
    18b8:	blmi	738d54 <log_oom_internal@plt+0x737dd4>
    18bc:	ldmdbvs	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
    18c0:	ldmdbvs	sl, {r0, r2, r3, r4, r7, fp, sp, lr}^
    18c4:	b	119bc38 <log_oom_internal@plt+0x119acb8>
    18c8:	b	10818e4 <log_oom_internal@plt+0x1080964>
    18cc:	b	1401ce0 <log_oom_internal@plt+0x1400d60>
    18d0:	andsle	r0, ip, r1, lsl #6
    18d4:	ldrbtmi	r4, [lr], #-3606	; 0xfffff1ea
    18d8:			; <UNDEFINED> instruction: 0x46214816
    18dc:			; <UNDEFINED> instruction: 0x23214a16
    18e0:	ldrbtmi	r4, [r8], #-3350	; 0xfffff2ea
    18e4:	subcc	r4, r4, sl, ror r4
    18e8:	andls	r4, r0, sp, ror r4
    18ec:	strls	r3, [r2], -r3, lsl #4
    18f0:	andcs	r9, r3, r1, lsl #10
    18f4:	bl	83f8f8 <log_oom_internal@plt+0x83e978>
    18f8:	stcge	7, cr14, [r4, #-824]	; 0xfffffcc8
    18fc:			; <UNDEFINED> instruction: 0xf7ff4628
    1900:	strmi	lr, [r4], -r4, lsl #22
    1904:	rsbmi	lr, r0, #49807360	; 0x2f80000
    1908:	submi	fp, r0, #192, 4
    190c:	cdpmi	7, 0, cr14, cr12, cr4, {6}
    1910:			; <UNDEFINED> instruction: 0xe7e1447e
    1914:	b	fedbf918 <log_oom_internal@plt+0xfedbe998>
    1918:			; <UNDEFINED> instruction: 0x000116b0
    191c:	andeq	r0, r0, r0, asr #1
    1920:			; <UNDEFINED> instruction: 0x000117b8
    1924:	andeq	r1, r1, lr, ror r7
    1928:	andeq	r1, r1, r4, ror #12
    192c:	andeq	r1, r1, r0, asr r7
    1930:	andeq	r0, r0, lr, lsr #8
    1934:	andeq	r0, r0, r6, lsr r5
    1938:	andeq	r0, r0, r0, ror #1
    193c:	andeq	r0, r0, r8, asr #8
    1940:	andeq	r0, r0, r4, asr #6
    1944:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
    1948:			; <UNDEFINED> instruction: 0xf7ff6818
    194c:	svclt	0x0000ba75
    1950:	andeq	r1, r1, r6, asr #13
    1954:	mvnsmi	lr, #737280	; 0xb4000
    1958:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    195c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1960:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1964:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1968:	blne	1d92b64 <log_oom_internal@plt+0x1d91be4>
    196c:	strhle	r1, [sl], -r6
    1970:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1974:	svccc	0x0004f855
    1978:	strbmi	r3, [sl], -r1, lsl #8
    197c:	ldrtmi	r4, [r8], -r1, asr #12
    1980:	adcmi	r4, r6, #152, 14	; 0x2600000
    1984:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1988:	svclt	0x000083f8
    198c:	muleq	r1, lr, r3
    1990:	muleq	r1, r4, r3
    1994:	svclt	0x00004770

Disassembly of section .fini:

00001998 <.fini>:
    1998:	push	{r3, lr}
    199c:	pop	{r3, pc}
