Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Reading design: incRam.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "incRam.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "incRam"
Output Format                      : NGC
Target Device                      : xc6vlx75t-3-ff484

---- Source Options
Top Module Name                    : incRam
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/mux2_parallelism.vhd" into library work
Parsing entity <mux2_parallelism>.
Parsing architecture <Behavioral> of entity <mux2_parallelism>.
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/ipcore_dir/ram.vhd" into library work
Parsing entity <ram>.
Parsing architecture <ram_a> of entity <ram>.
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/inc.vhd" into library work
Parsing entity <inc>.
Parsing architecture <Behavioral> of entity <inc>.
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/down_counter_5.vhd" into library work
Parsing entity <down_counter_5>.
Parsing architecture <Behavioral> of entity <down_counter_5>.
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/DP.vhd" into library work
Parsing entity <DP>.
Parsing architecture <structural> of entity <dp>.
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/CU.vhd" into library work
Parsing entity <CU>.
Parsing architecture <Behavioral> of entity <cu>.
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/controllerB.vhd" into library work
Parsing entity <controllerB>.
Parsing architecture <Behavioral> of entity <controllerb>.
Parsing VHDL file "/home/cipolletta/Documenti/SSDS/assignment/incRam/incRam.vhd" into library work
Parsing entity <incRam>.
Parsing architecture <Behavioral> of entity <incram>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <incRam> (architecture <Behavioral>) from library <work>.

Elaborating entity <DP> (architecture <structural>) from library <work>.

Elaborating entity <ram> (architecture <ram_a>) from library <work>.

Elaborating entity <mux2_parallelism> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <mux2_parallelism> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <down_counter_5> (architecture <Behavioral>) from library <work>.

Elaborating entity <inc> (architecture <Behavioral>) from library <work>.

Elaborating entity <CU> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/cipolletta/Documenti/SSDS/assignment/incRam/CU.vhd" Line 81. Case statement is complete. others clause is never selected

Elaborating entity <controllerB> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/cipolletta/Documenti/SSDS/assignment/incRam/controllerB.vhd" Line 64. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <incRam>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/incRam.vhd".
    Summary:
	no macro.
Unit <incRam> synthesized.

Synthesizing Unit <DP>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/DP.vhd".
    Summary:
	no macro.
Unit <DP> synthesized.

Synthesizing Unit <mux2_parallelism_1>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/mux2_parallelism.vhd".
        parallelism = 5
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_parallelism_1> synthesized.

Synthesizing Unit <mux2_parallelism_2>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/mux2_parallelism.vhd".
        parallelism = 16
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux2_parallelism_2> synthesized.

Synthesizing Unit <down_counter_5>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/down_counter_5.vhd".
    Found 5-bit register for signal <value>.
    Found 5-bit subtractor for signal <GND_12_o_GND_12_o_sub_3_OUT<4:0>> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   5 D-type flip-flop(s).
Unit <down_counter_5> synthesized.

Synthesizing Unit <inc>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/inc.vhd".
    Found 16-bit adder for signal <z> created at line 17.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <inc> synthesized.

Synthesizing Unit <CU>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/CU.vhd".
    Found 2-bit register for signal <current_state>.
    Found finite state machine <FSM_0> for signal <current_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst_n (negative)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <CU> synthesized.

Synthesizing Unit <controllerB>.
    Related source file is "/home/cipolletta/Documenti/SSDS/assignment/incRam/controllerB.vhd".
    Found 2-bit register for signal <current_state>.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <next_state<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator equal for signal <addra[4]_addrb[4]_equal_2_o> created at line 50
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred   2 Latch(s).
	inferred   1 Comparator(s).
	inferred   5 Multiplexer(s).
Unit <controllerB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 5-bit subtractor                                      : 1
# Registers                                            : 2
 2-bit register                                        : 1
 5-bit register                                        : 1
# Latches                                              : 2
 1-bit latch                                           : 2
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 5
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ram.ngc>.
Loading core <ram> for timing and area information for instance <MEM>.

Synthesizing (advanced) Unit <down_counter_5>.
The following registers are absorbed into counter <value>: 1 register on signal <value>.
Unit <down_counter_5> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 16-bit adder                                          : 1
# Counters                                             : 1
 5-bit down counter                                    : 1
# Registers                                            : 2
 Flip-Flops                                            : 2
# Comparators                                          : 1
 5-bit comparator equal                                : 1
# Multiplexers                                         : 7
 1-bit 2-to-1 multiplexer                              : 5
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <current_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 rd    | 01
 wr    | 10
 ini   | 11
-------------------

Optimizing unit <incRam> ...

Optimizing unit <controllerB> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block incRam, actual ratio is 0.
FlipFlop cuB/current_state_1 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 10
 Flip-Flops                                            : 10

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : incRam.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 88
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 14
#      LUT2                        : 4
#      LUT3                        : 20
#      LUT4                        : 8
#      LUT5                        : 3
#      LUT6                        : 2
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 12
#      FDC                         : 5
#      FDPE                        : 5
#      LD                          : 2
# RAMS                             : 1
#      RAMB18E1                    : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 14
#      OBUF                        : 17

Device utilization summary:
---------------------------

Selected Device : 6vlx75tff484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              11  out of  93120     0%  
 Number of Slice LUTs:                   54  out of  46560     0%  
    Number used as Logic:                54  out of  46560     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     55
   Number with an unused Flip Flop:      44  out of     55    80%  
   Number with an unused LUT:             1  out of     55     1%  
   Number of fully used LUT-FF pairs:    10  out of     55    18%  
   Number of unique control sets:         3

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    240    13%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    156     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-------------------------------------------------------------------------------------+--------------------------+-------+
Clock Signal                                                                         | Clock buffer(FF name)    | Load  |
-------------------------------------------------------------------------------------+--------------------------+-------+
clk                                                                                  | BUFGP                    | 11    |
cuB/current_state[1]_PWR_17_o_Mux_7_o(cuB/Mmux_current_state[1]_PWR_17_o_Mux_7_o11:O)| NONE(*)(cuB/next_state_0)| 2     |
-------------------------------------------------------------------------------------+--------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Control Signal                         | Buffer(FF name)                                                                                                                                          | Load  |
---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+
N0(XST_GND:G)                          | NONE(datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
datapath/MEM/N1(datapath/MEM/XST_GND:G)| NONE(datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram)| 2     |
---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.852ns (Maximum Frequency: 259.612MHz)
   Minimum input arrival time before clock: 2.385ns
   Maximum output required time after clock: 1.873ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 3.852ns (frequency: 259.612MHz)
  Total number of paths / destination ports: 238 / 41
-------------------------------------------------------------------------
Delay:               3.852ns (Levels of Logic = 19)
  Source:            datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (RAM)
  Destination:       datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram to datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO0    1   1.591   0.279  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (douta<0>)
     end scope: 'datapath/MEM:douta<0>'
     INV:I->O              1   0.070   0.000  datapath/INKER/Madd_z_lut<0>_INV_0 (datapath/INKER/Madd_z_lut<0>)
     MUXCY:S->O            1   0.219   0.000  datapath/INKER/Madd_z_cy<0> (datapath/INKER/Madd_z_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<1> (datapath/INKER/Madd_z_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<2> (datapath/INKER/Madd_z_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<3> (datapath/INKER/Madd_z_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<4> (datapath/INKER/Madd_z_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<5> (datapath/INKER/Madd_z_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<6> (datapath/INKER/Madd_z_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<7> (datapath/INKER/Madd_z_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<8> (datapath/INKER/Madd_z_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<9> (datapath/INKER/Madd_z_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<10> (datapath/INKER/Madd_z_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<11> (datapath/INKER/Madd_z_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<12> (datapath/INKER/Madd_z_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  datapath/INKER/Madd_z_cy<13> (datapath/INKER/Madd_z_cy<13>)
     MUXCY:CI->O           0   0.015   0.000  datapath/INKER/Madd_z_cy<14> (datapath/INKER/Madd_z_cy<14>)
     XORCY:CI->O           1   0.180   0.296  datapath/INKER/Madd_z_xor<15> (datapath/inc_out_s<15>)
     LUT3:I2->O            1   0.053   0.279  datapath/MUX_DATA/Mmux_z71 (datapath/dina_s<15>)
     begin scope: 'datapath/MEM:dina<15>'
     RAMB18E1:DIADI15          0.674          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      3.852ns (2.997ns logic, 0.855ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 29 / 18
-------------------------------------------------------------------------
Offset:              2.385ns (Levels of Logic = 5)
  Source:            address<2> (PAD)
  Destination:       datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (RAM)
  Destination Clock: clk rising

  Data Path: address<2> to datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.003   0.598  address_2_IBUF (address_2_IBUF)
     LUT6:I0->O            1   0.053   0.592  cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>1 (cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>1)
     LUT6:I1->O            3   0.053   0.443  cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>3 (cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>)
     LUT4:I1->O            1   0.053   0.279  cuB/Mmux_enb11 (enb_s)
     begin scope: 'datapath/MEM:enb'
     RAMB18E1:ENBWREN          0.310          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      2.385ns (0.472ns logic, 1.913ns route)
                                       (19.8% logic, 80.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cuB/current_state[1]_PWR_17_o_Mux_7_o'
  Total number of paths / destination ports: 20 / 2
-------------------------------------------------------------------------
Offset:              1.796ns (Levels of Logic = 4)
  Source:            address<2> (PAD)
  Destination:       cuB/next_state_0 (LATCH)
  Destination Clock: cuB/current_state[1]_PWR_17_o_Mux_7_o falling

  Data Path: address<2> to cuB/next_state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   0.003   0.599  address_2_IBUF (address_2_IBUF)
     LUT6:I0->O            1   0.053   0.592  cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>1 (cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>1)
     LUT6:I1->O            3   0.053   0.443  cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>3 (cuB/PWR_16_o_GND_16_o_mux_2_OUT<0>)
     LUT3:I0->O            1   0.053   0.000  cuB/Mmux_current_state[1]_X_15_o_Mux_8_o11 (cuB/current_state[1]_X_15_o_Mux_8_o)
     LD:D                     -0.043          cuB/next_state_0
    ----------------------------------------
    Total                      1.796ns (0.162ns logic, 1.634ns route)
                                       (9.0% logic, 91.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              1.873ns (Levels of Logic = 2)
  Source:            datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (RAM)
  Destination:       doutb<15> (PAD)
  Source Clock:      clk rising

  Data Path: datapath/MEM/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram to doutb<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOBDO15    1   1.591   0.279  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram (doutb<15>)
     end scope: 'datapath/MEM:doutb<15>'
     OBUF:I->O                 0.003          doutb_15_OBUF (doutb<15>)
    ----------------------------------------
    Total                      1.873ns (1.594ns logic, 0.279ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
-------------------------------------+---------+---------+---------+---------+
                                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------------------------+---------+---------+---------+---------+
clk                                  |    3.852|         |         |         |
cuB/current_state[1]_PWR_17_o_Mux_7_o|         |    0.566|         |         |
-------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock cuB/current_state[1]_PWR_17_o_Mux_7_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    1.529|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.02 secs
 
--> 


Total memory usage is 428884 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    1 (   0 filtered)

