#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Apr 24 11:22:29 2017
# Process ID: 4872
# Current directory: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1
# Command line: vivado.exe -log Cerberus.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Cerberus.tcl
# Log file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/Cerberus.vds
# Journal file: C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Cerberus.tcl -notrace
Command: synth_design -top Cerberus -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9668 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 282.398 ; gain = 72.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Cerberus' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
INFO: [Synth 8-638] synthesizing module 'DFM' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'DFM' (1#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/DFM.vhd:42]
INFO: [Synth 8-638] synthesizing module 'attente' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/attente.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'attente' (2#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/attente.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CLK_50Hz' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'CLK_50Hz' (3#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CLK_50Hz.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Alarme' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Alarme' (4#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Alarme.vhd:46]
INFO: [Synth 8-638] synthesizing module 'NEOPIXEL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:43]
INFO: [Synth 8-638] synthesizing module 'LEDS' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:53]
WARNING: [Synth 8-614] signal 'B_OFF' is read in the process but is not in the sensitivity list [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'LEDS' (5#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/LEDS.vhd:53]
INFO: [Synth 8-638] synthesizing module 'CMPT4' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT4' (6#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT4.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_NPSIGNAL' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:47]
INFO: [Synth 8-638] synthesizing module 'Attente_1_front' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Attente_1_front' (7#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Attente_1_front.vhd:42]
INFO: [Synth 8-638] synthesizing module 'xil_defaultlib_FDE' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'xil_defaultlib_FDE' (8#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE.vhd:41]
INFO: [Synth 8-638] synthesizing module 'TEMPO_50us' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'Commande_Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-226] default block is never used [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Commande_Compteur' (9#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Commande_Compteur.vhd:42]
INFO: [Synth 8-638] synthesizing module 'Compteur' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Compteur' (10#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Compteur.vhd:44]
INFO: [Synth 8-638] synthesizing module 'Detection_FIN' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
	Parameter N bound to: 2500 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Detection_FIN' (11#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Detection_FIN.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'TEMPO_50us' (12#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/TEMPO_50us.vhd:40]
INFO: [Synth 8-638] synthesizing module 'GEST_gen' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'GEST_gen' (13#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEST_gen.vhd:42]
INFO: [Synth 8-638] synthesizing module 'CMPT_1toNmax' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT_1toNmax' (14#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT_1toNmax.vhd:44]
INFO: [Synth 8-638] synthesizing module 'GEN_BitSignal' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'GEN_BitSignal' (15#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_BitSignal.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CMPT1' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT1' (16#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT1.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT2' (17#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT2.vhd:44]
INFO: [Synth 8-638] synthesizing module 'CMPT3' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CMPT3' (18#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/CMPT3.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'GEN_NPSIGNAL' (19#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/GEN_NPSIGNAL.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'NEOPIXEL' (20#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/NEOPIXEL.vhd:43]
INFO: [Synth 8-638] synthesizing module 'FDE2' [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FDE2' (21#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/FDE2.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Cerberus' (22#1) [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/sources_1/new/Cerberus.vhd:45]
WARNING: [Synth 8-3331] design LEDS has unconnected port nextOctet
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 319.871 ; gain = 109.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 319.871 ; gain = 109.945
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
Finished Parsing XDC File [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.srcs/constrs_1/new/Cerbere.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Cerberus_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Cerberus_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 616.016 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ETAT_PR_reg' in module 'Alarme'
INFO: [Synth 8-5544] ROM "LEDS" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'ETAT_PR_reg' in module 'LEDS'
INFO: [Synth 8-5546] ROM "B_OFF_FIN" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ETAT_FU" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "CLR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  eteint |                       0000000001 |                             0000
                 attente |                       0000000010 |                             0001
                  marche |                       0000000100 |                             0010
              detection1 |                       0000001000 |                             0011
              detection2 |                       0000010000 |                             0100
              detection4 |                       0001000000 |                             0110
              detection3 |                       0000100000 |                             0101
              detection5 |                       0010000000 |                             0111
              detection6 |                       0100000000 |                             1000
              detection7 |                       1000000000 |                             1001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ETAT_PR_reg' using encoding 'one-hot' in module 'Alarme'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   repos |                          0000000 |                          0000000
         attente_couleur |                          0000001 |                          0000001
                      b1 |                          0000010 |                          0000101
                      b2 |                          0000011 |                          0000110
                      b3 |                          0000100 |                          0000111
                      b4 |                          0000101 |                          0001000
                      b5 |                          0000110 |                          0001001
                      b6 |                          0000111 |                          0001010
                      b7 |                          0001000 |                          0001011
                      b8 |                          0001001 |                          0001100
                      b9 |                          0001010 |                          0001101
                     b10 |                          0001011 |                          0001110
                     b11 |                          0001100 |                          0001111
                     b12 |                          0001101 |                          0010000
                     b13 |                          0001110 |                          0010001
                     b14 |                          0001111 |                          0010010
                     b15 |                          0010000 |                          0010011
                     b16 |                          0010001 |                          0010100
                     b17 |                          0010010 |                          0010101
                     b18 |                          0010011 |                          0010110
                     b19 |                          0010100 |                          0010111
                     b20 |                          0010101 |                          0011000
                     b21 |                          0010110 |                          0011001
                     b22 |                          0010111 |                          0011010
                     b23 |                          0011000 |                          0011011
                     b24 |                          0011001 |                          0011100
                  verif1 |                          0011010 |                          0000010
                     b25 |                          0011011 |                          0011101
                     b26 |                          0011100 |                          0011110
                     b27 |                          0011101 |                          0011111
                     b28 |                          0011110 |                          0100000
                     b29 |                          0011111 |                          0100001
                     b30 |                          0100000 |                          0100010
                     b31 |                          0100001 |                          0100011
                     b32 |                          0100010 |                          0100100
                     b33 |                          0100011 |                          0100101
                     b34 |                          0100100 |                          0100110
                     b35 |                          0100101 |                          0100111
                     b36 |                          0100110 |                          0101000
                     b37 |                          0100111 |                          0101001
                     b38 |                          0101000 |                          0101010
                     b39 |                          0101001 |                          0101011
                     b40 |                          0101010 |                          0101100
                     b41 |                          0101011 |                          0101101
                     b42 |                          0101100 |                          0101110
                     b43 |                          0101101 |                          0101111
                     b44 |                          0101110 |                          0110000
                     b45 |                          0101111 |                          0110001
                     b46 |                          0110000 |                          0110010
                     b47 |                          0110001 |                          0110011
                     b48 |                          0110010 |                          0110100
                  verif2 |                          0110011 |                          0000011
                     b49 |                          0110100 |                          0110101
                     b50 |                          0110101 |                          0110110
                     b51 |                          0110110 |                          0110111
                     b52 |                          0110111 |                          0111000
                     b53 |                          0111000 |                          0111001
                     b54 |                          0111001 |                          0111010
                     b55 |                          0111010 |                          0111011
                     b56 |                          0111011 |                          0111100
                     b57 |                          0111100 |                          0111101
                     b58 |                          0111101 |                          0111110
                     b59 |                          0111110 |                          0111111
                     b60 |                          0111111 |                          1000000
                     b61 |                          1000000 |                          1000001
                     b62 |                          1000001 |                          1000010
                     b63 |                          1000010 |                          1000011
                     b64 |                          1000011 |                          1000100
                     b65 |                          1000100 |                          1000101
                     b66 |                          1000101 |                          1000110
                     b67 |                          1000110 |                          1000111
                     b68 |                          1000111 |                          1001000
                     b69 |                          1001000 |                          1001001
                     b70 |                          1001001 |                          1001010
                     b71 |                          1001010 |                          1001011
                     b72 |                          1001011 |                          1001100
                  verif3 |                          1001100 |                          0000100
        attente_sequence |                          1001101 |                          1001101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ETAT_PR_reg' using encoding 'sequential' in module 'LEDS'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:49 ; elapsed = 00:00:57 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 11    
+---Muxes : 
	   9 Input     71 Bit        Muxes := 1     
	  34 Input     10 Bit        Muxes := 1     
	 157 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	  73 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DFM 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module attente 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
+---Registers : 
	               23 Bit    Registers := 1     
Module Alarme 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     71 Bit        Muxes := 1     
	  34 Input     10 Bit        Muxes := 1     
Module LEDS 
Detailed RTL Component Info : 
+---Muxes : 
	 157 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  73 Input      1 Bit        Muxes := 1     
Module CMPT4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
Module Attente_1_front 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module xil_defaultlib_FDE 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Commande_Compteur 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Compteur 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
Module GEST_gen 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CMPT_1toNmax 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   3 Input      6 Bit        Muxes := 1     
Module CMPT1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module CMPT2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module CMPT3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
Module FDE2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Bouton_ON/EP_reg) is unused and will be removed from module Cerberus.
WARNING: [Synth 8-3332] Sequential element (Bouton_OFF/EP_reg) is unused and will be removed from module Cerberus.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:00 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:01:27 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:19 ; elapsed = 00:01:27 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    17|
|3     |LUT1   |    62|
|4     |LUT2   |    23|
|5     |LUT3   |    19|
|6     |LUT4   |    25|
|7     |LUT5   |    23|
|8     |LUT6   |    71|
|9     |MUXF7  |     8|
|10    |FDRE   |   104|
|11    |IBUF   |     6|
|12    |OBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------+---------------------+------+
|      |Instance                  |Module               |Cells |
+------+--------------------------+---------------------+------+
|1     |top                       |                     |   362|
|2     |  Alarme1                 |Alarme               |    57|
|3     |  Attente                 |attente              |    60|
|4     |  Bouton_OFF              |DFM                  |     6|
|5     |  Bouton_ON               |DFM_0                |     7|
|6     |  CLK1                    |CLK_50Hz             |    44|
|7     |  FDE1                    |xil_defaultlib_FDE   |     1|
|8     |  FDE2                    |FDE2                 |     2|
|9     |  NEOPIXEL1               |NEOPIXEL             |   175|
|10    |    CMPT4                 |CMPT4                |     4|
|11    |    GENERATION_NPSIGNAL   |GEN_NPSIGNAL         |    89|
|12    |      Attente1Front       |Attente_1_front      |     1|
|13    |      CMPT1               |CMPT1                |     9|
|14    |      CMPT2               |CMPT2                |    11|
|15    |      CMPT3               |CMPT3                |     9|
|16    |      CMPT_1toNmax        |CMPT_1toNmax         |    16|
|17    |      FDE                 |xil_defaultlib_FDE_1 |     1|
|18    |      GEST_gen            |GEST_gen             |    10|
|19    |      TEMPO_50us          |TEMPO_50us           |    32|
|20    |        Commande_Compteur |Commande_Compteur    |     1|
|21    |        Compteur          |Compteur             |    31|
|22    |    LEDS1                 |LEDS                 |    82|
+------+--------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:49 ; elapsed = 00:01:06 . Memory (MB): peak = 616.016 ; gain = 109.945
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:29 . Memory (MB): peak = 616.016 ; gain = 406.090
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
172 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:25 . Memory (MB): peak = 616.016 ; gain = 406.090
INFO: [Common 17-1381] The checkpoint 'C:/Users/dylan_000/Desktop/ENSEA/Projet/Alarme/Alarme.runs/synth_1/Cerberus.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.078 . Memory (MB): peak = 616.016 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 24 11:24:04 2017...
