<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p106" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_106{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_106{left:100px;bottom:68px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t3_106{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_106{left:81px;bottom:998px;letter-spacing:-0.16px;}
#t5_106{left:138px;bottom:998px;letter-spacing:-0.15px;}
#t6_106{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t7_106{left:413px;bottom:998px;letter-spacing:-0.15px;}
#t8_106{left:506px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t9_106{left:688px;bottom:997px;}
#ta_106{left:693px;bottom:998px;letter-spacing:-0.13px;}
#tb_106{left:81px;bottom:973px;letter-spacing:-0.16px;}
#tc_106{left:138px;bottom:973px;letter-spacing:-0.16px;}
#td_106{left:189px;bottom:973px;letter-spacing:-0.14px;}
#te_106{left:413px;bottom:973px;letter-spacing:-0.14px;}
#tf_106{left:506px;bottom:973px;letter-spacing:-0.13px;word-spacing:0.03px;}
#tg_106{left:81px;bottom:949px;letter-spacing:-0.17px;}
#th_106{left:138px;bottom:949px;letter-spacing:-0.16px;}
#ti_106{left:189px;bottom:949px;letter-spacing:-0.15px;}
#tj_106{left:413px;bottom:949px;letter-spacing:-0.14px;}
#tk_106{left:506px;bottom:949px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tl_106{left:506px;bottom:927px;letter-spacing:-0.12px;}
#tm_106{left:506px;bottom:910px;letter-spacing:-0.11px;}
#tn_106{left:506px;bottom:894px;letter-spacing:-0.12px;}
#to_106{left:506px;bottom:872px;letter-spacing:-0.12px;}
#tp_106{left:506px;bottom:855px;letter-spacing:-0.11px;}
#tq_106{left:506px;bottom:839px;letter-spacing:-0.12px;}
#tr_106{left:81px;bottom:814px;letter-spacing:-0.16px;}
#ts_106{left:138px;bottom:814px;letter-spacing:-0.15px;}
#tt_106{left:189px;bottom:814px;letter-spacing:-0.14px;}
#tu_106{left:413px;bottom:814px;letter-spacing:-0.15px;}
#tv_106{left:506px;bottom:814px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tw_106{left:688px;bottom:814px;}
#tx_106{left:693px;bottom:814px;letter-spacing:-0.13px;}
#ty_106{left:81px;bottom:790px;letter-spacing:-0.16px;}
#tz_106{left:138px;bottom:790px;letter-spacing:-0.16px;}
#t10_106{left:189px;bottom:790px;letter-spacing:-0.14px;}
#t11_106{left:413px;bottom:790px;letter-spacing:-0.14px;}
#t12_106{left:506px;bottom:790px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t13_106{left:81px;bottom:765px;letter-spacing:-0.16px;}
#t14_106{left:138px;bottom:765px;letter-spacing:-0.15px;}
#t15_106{left:189px;bottom:765px;letter-spacing:-0.14px;}
#t16_106{left:413px;bottom:765px;letter-spacing:-0.15px;}
#t17_106{left:506px;bottom:765px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_106{left:688px;bottom:765px;}
#t19_106{left:693px;bottom:765px;letter-spacing:-0.13px;}
#t1a_106{left:81px;bottom:741px;letter-spacing:-0.16px;}
#t1b_106{left:138px;bottom:741px;letter-spacing:-0.16px;}
#t1c_106{left:189px;bottom:741px;letter-spacing:-0.14px;}
#t1d_106{left:413px;bottom:741px;letter-spacing:-0.14px;}
#t1e_106{left:506px;bottom:741px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t1f_106{left:81px;bottom:716px;letter-spacing:-0.15px;}
#t1g_106{left:138px;bottom:716px;letter-spacing:-0.17px;}
#t1h_106{left:189px;bottom:716px;letter-spacing:-0.15px;}
#t1i_106{left:413px;bottom:716px;letter-spacing:-0.14px;}
#t1j_106{left:506px;bottom:716px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1k_106{left:506px;bottom:695px;letter-spacing:-0.12px;}
#t1l_106{left:506px;bottom:678px;letter-spacing:-0.11px;}
#t1m_106{left:506px;bottom:661px;letter-spacing:-0.12px;}
#t1n_106{left:506px;bottom:640px;letter-spacing:-0.12px;}
#t1o_106{left:506px;bottom:623px;letter-spacing:-0.11px;}
#t1p_106{left:506px;bottom:606px;letter-spacing:-0.12px;}
#t1q_106{left:81px;bottom:582px;letter-spacing:-0.15px;}
#t1r_106{left:138px;bottom:582px;letter-spacing:-0.15px;}
#t1s_106{left:189px;bottom:582px;letter-spacing:-0.14px;}
#t1t_106{left:413px;bottom:582px;letter-spacing:-0.15px;}
#t1u_106{left:506px;bottom:582px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1v_106{left:688px;bottom:581px;}
#t1w_106{left:693px;bottom:582px;letter-spacing:-0.13px;}
#t1x_106{left:81px;bottom:558px;letter-spacing:-0.17px;}
#t1y_106{left:138px;bottom:558px;letter-spacing:-0.16px;}
#t1z_106{left:189px;bottom:558px;letter-spacing:-0.14px;}
#t20_106{left:413px;bottom:558px;letter-spacing:-0.14px;}
#t21_106{left:506px;bottom:558px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t22_106{left:81px;bottom:533px;letter-spacing:-0.16px;}
#t23_106{left:138px;bottom:533px;letter-spacing:-0.16px;}
#t24_106{left:189px;bottom:533px;letter-spacing:-0.15px;}
#t25_106{left:413px;bottom:533px;letter-spacing:-0.14px;}
#t26_106{left:506px;bottom:533px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t27_106{left:506px;bottom:512px;letter-spacing:-0.12px;word-spacing:-0.81px;}
#t28_106{left:506px;bottom:495px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t29_106{left:506px;bottom:478px;letter-spacing:-0.12px;}
#t2a_106{left:506px;bottom:457px;letter-spacing:-0.12px;}
#t2b_106{left:506px;bottom:440px;letter-spacing:-0.11px;}
#t2c_106{left:506px;bottom:423px;letter-spacing:-0.12px;}
#t2d_106{left:81px;bottom:399px;letter-spacing:-0.16px;}
#t2e_106{left:138px;bottom:399px;letter-spacing:-0.15px;}
#t2f_106{left:189px;bottom:399px;letter-spacing:-0.14px;}
#t2g_106{left:413px;bottom:399px;letter-spacing:-0.15px;}
#t2h_106{left:506px;bottom:399px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2i_106{left:688px;bottom:398px;}
#t2j_106{left:693px;bottom:399px;letter-spacing:-0.13px;}
#t2k_106{left:81px;bottom:374px;letter-spacing:-0.16px;}
#t2l_106{left:138px;bottom:374px;letter-spacing:-0.16px;}
#t2m_106{left:189px;bottom:374px;letter-spacing:-0.14px;}
#t2n_106{left:413px;bottom:374px;letter-spacing:-0.14px;}
#t2o_106{left:506px;bottom:374px;letter-spacing:-0.13px;word-spacing:0.03px;}
#t2p_106{left:81px;bottom:350px;letter-spacing:-0.17px;}
#t2q_106{left:138px;bottom:350px;letter-spacing:-0.16px;}
#t2r_106{left:189px;bottom:350px;letter-spacing:-0.15px;}
#t2s_106{left:413px;bottom:350px;letter-spacing:-0.14px;}
#t2t_106{left:506px;bottom:350px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t2u_106{left:506px;bottom:328px;letter-spacing:-0.12px;word-spacing:-0.81px;}
#t2v_106{left:506px;bottom:312px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t2w_106{left:506px;bottom:295px;letter-spacing:-0.12px;}
#t2x_106{left:506px;bottom:273px;letter-spacing:-0.12px;}
#t2y_106{left:506px;bottom:257px;letter-spacing:-0.11px;}
#t2z_106{left:506px;bottom:240px;letter-spacing:-0.12px;}
#t30_106{left:81px;bottom:215px;letter-spacing:-0.16px;}
#t31_106{left:138px;bottom:215px;letter-spacing:-0.16px;}
#t32_106{left:189px;bottom:215px;letter-spacing:-0.13px;}
#t33_106{left:413px;bottom:215px;letter-spacing:-0.15px;}
#t34_106{left:506px;bottom:215px;letter-spacing:-0.11px;}
#t35_106{left:506px;bottom:194px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t36_106{left:506px;bottom:173px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t37_106{left:189px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t38_106{left:265px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t39_106{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3a_106{left:101px;bottom:1046px;letter-spacing:-0.14px;}
#t3b_106{left:214px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t3c_106{left:429px;bottom:1063px;letter-spacing:-0.15px;}
#t3d_106{left:431px;bottom:1046px;letter-spacing:-0.13px;}
#t3e_106{left:630px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t3f_106{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t3g_106{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_106{font-size:12px;font-family:NeoSansIntel_1aa2;color:#000;}
.s2_106{font-size:14px;font-family:NeoSansIntel_1aa2;color:#0860A8;}
.s3_106{font-size:14px;font-family:NeoSansIntel_1aa2;color:#000;}
.s4_106{font-size:15px;font-family:Arial-Bold_15a;color:#000;}
.s5_106{font-size:15px;font-family:NeoSansIntelMedium_1aa1;color:#0860A8;}
.s6_106{font-size:14px;font-family:NeoSansIntelMedium_1aa1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts106" type="text/css" >

@font-face {
	font-family: Arial-Bold_15a;
	src: url("fonts/Arial-Bold_15a.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1aa1;
	src: url("fonts/NeoSansIntelMedium_1aa1.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1aa2;
	src: url("fonts/NeoSansIntel_1aa2.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg106Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg106" style="-webkit-user-select: none;"><object width="935" height="1210" data="106/106.svg" type="image/svg+xml" id="pdf106" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_106" class="t s1_106">2-90 </span><span id="t2_106" class="t s1_106">Vol. 4 </span>
<span id="t3_106" class="t s2_106">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_106" class="t s3_106">400H </span><span id="t5_106" class="t s3_106">1024 </span><span id="t6_106" class="t s3_106">IA32_MC0_CTL </span><span id="t7_106" class="t s3_106">Shared </span><span id="t8_106" class="t s3_106">See Section 16.3.2.1, “IA32_MC</span><span id="t9_106" class="t s4_106">i</span><span id="ta_106" class="t s3_106">_CTL MSRs.” </span>
<span id="tb_106" class="t s3_106">401H </span><span id="tc_106" class="t s3_106">1025 </span><span id="td_106" class="t s3_106">IA32_MC0_STATUS </span><span id="te_106" class="t s3_106">Shared </span><span id="tf_106" class="t s3_106">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tg_106" class="t s3_106">402H </span><span id="th_106" class="t s3_106">1026 </span><span id="ti_106" class="t s3_106">IA32_MC0_ADDR </span><span id="tj_106" class="t s3_106">Shared </span><span id="tk_106" class="t s3_106">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tl_106" class="t s3_106">The IA32_MC0_ADDR register is either not implemented </span>
<span id="tm_106" class="t s3_106">or contains no address if the ADDRV flag in the </span>
<span id="tn_106" class="t s3_106">IA32_MC0_STATUS register is clear. </span>
<span id="to_106" class="t s3_106">When not implemented in the processor, all reads and </span>
<span id="tp_106" class="t s3_106">writes to this MSR will cause a general-protection </span>
<span id="tq_106" class="t s3_106">exception. </span>
<span id="tr_106" class="t s3_106">404H </span><span id="ts_106" class="t s3_106">1028 </span><span id="tt_106" class="t s3_106">IA32_MC1_CTL </span><span id="tu_106" class="t s3_106">Shared </span><span id="tv_106" class="t s3_106">See Section 16.3.2.1, “IA32_MC</span><span id="tw_106" class="t s4_106">i</span><span id="tx_106" class="t s3_106">_CTL MSRs.” </span>
<span id="ty_106" class="t s3_106">405H </span><span id="tz_106" class="t s3_106">1029 </span><span id="t10_106" class="t s3_106">IA32_MC1_STATUS </span><span id="t11_106" class="t s3_106">Shared </span><span id="t12_106" class="t s3_106">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t13_106" class="t s3_106">408H </span><span id="t14_106" class="t s3_106">1032 </span><span id="t15_106" class="t s3_106">IA32_MC2_CTL </span><span id="t16_106" class="t s3_106">Shared </span><span id="t17_106" class="t s3_106">See Section 16.3.2.1, “IA32_MC</span><span id="t18_106" class="t s4_106">i</span><span id="t19_106" class="t s3_106">_CTL MSRs.” </span>
<span id="t1a_106" class="t s3_106">409H </span><span id="t1b_106" class="t s3_106">1033 </span><span id="t1c_106" class="t s3_106">IA32_MC2_STATUS </span><span id="t1d_106" class="t s3_106">Shared </span><span id="t1e_106" class="t s3_106">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1f_106" class="t s3_106">40AH </span><span id="t1g_106" class="t s3_106">1034 </span><span id="t1h_106" class="t s3_106">IA32_MC2_ADDR </span><span id="t1i_106" class="t s3_106">Shared </span><span id="t1j_106" class="t s3_106">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1k_106" class="t s3_106">The IA32_MC2_ADDR register is either not implemented </span>
<span id="t1l_106" class="t s3_106">or contains no address if the ADDRV flag in the </span>
<span id="t1m_106" class="t s3_106">IA32_MC2_STATUS register is clear. </span>
<span id="t1n_106" class="t s3_106">When not implemented in the processor, all reads and </span>
<span id="t1o_106" class="t s3_106">writes to this MSR will cause a general-protection </span>
<span id="t1p_106" class="t s3_106">exception. </span>
<span id="t1q_106" class="t s3_106">40CH </span><span id="t1r_106" class="t s3_106">1036 </span><span id="t1s_106" class="t s3_106">IA32_MC3_CTL </span><span id="t1t_106" class="t s3_106">Shared </span><span id="t1u_106" class="t s3_106">See Section 16.3.2.1, “IA32_MC</span><span id="t1v_106" class="t s4_106">i</span><span id="t1w_106" class="t s3_106">_CTL MSRs.” </span>
<span id="t1x_106" class="t s3_106">40DH </span><span id="t1y_106" class="t s3_106">1037 </span><span id="t1z_106" class="t s3_106">IA32_MC3_STATUS </span><span id="t20_106" class="t s3_106">Shared </span><span id="t21_106" class="t s3_106">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t22_106" class="t s3_106">40EH </span><span id="t23_106" class="t s3_106">1038 </span><span id="t24_106" class="t s3_106">IA32_MC3_ADDR </span><span id="t25_106" class="t s3_106">Shared </span><span id="t26_106" class="t s3_106">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t27_106" class="t s3_106">The MSR_MC3_ADDR register is either not implemented or </span>
<span id="t28_106" class="t s3_106">contains no address if the ADDRV flag in the </span>
<span id="t29_106" class="t s3_106">MSR_MC3_STATUS register is clear. </span>
<span id="t2a_106" class="t s3_106">When not implemented in the processor, all reads and </span>
<span id="t2b_106" class="t s3_106">writes to this MSR will cause a general-protection </span>
<span id="t2c_106" class="t s3_106">exception. </span>
<span id="t2d_106" class="t s3_106">410H </span><span id="t2e_106" class="t s3_106">1040 </span><span id="t2f_106" class="t s3_106">IA32_MC4_CTL </span><span id="t2g_106" class="t s3_106">Shared </span><span id="t2h_106" class="t s3_106">See Section 16.3.2.1, “IA32_MC</span><span id="t2i_106" class="t s4_106">i</span><span id="t2j_106" class="t s3_106">_CTL MSRs.” </span>
<span id="t2k_106" class="t s3_106">411H </span><span id="t2l_106" class="t s3_106">1041 </span><span id="t2m_106" class="t s3_106">IA32_MC4_STATUS </span><span id="t2n_106" class="t s3_106">Shared </span><span id="t2o_106" class="t s3_106">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2p_106" class="t s3_106">412H </span><span id="t2q_106" class="t s3_106">1042 </span><span id="t2r_106" class="t s3_106">IA32_MC4_ADDR </span><span id="t2s_106" class="t s3_106">Shared </span><span id="t2t_106" class="t s3_106">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2u_106" class="t s3_106">The MSR_MC4_ADDR register is either not implemented or </span>
<span id="t2v_106" class="t s3_106">contains no address if the ADDRV flag in the </span>
<span id="t2w_106" class="t s3_106">MSR_MC4_STATUS register is clear. </span>
<span id="t2x_106" class="t s3_106">When not implemented in the processor, all reads and </span>
<span id="t2y_106" class="t s3_106">writes to this MSR will cause a general-protection </span>
<span id="t2z_106" class="t s3_106">exception. </span>
<span id="t30_106" class="t s3_106">480H </span><span id="t31_106" class="t s3_106">1152 </span><span id="t32_106" class="t s3_106">IA32_VMX_BASIC </span><span id="t33_106" class="t s3_106">Unique </span><span id="t34_106" class="t s3_106">Reporting Register of Basic VMX Capabilities (R/O) </span>
<span id="t35_106" class="t s3_106">See Table 2-2. </span>
<span id="t36_106" class="t s3_106">See Appendix A.1, “Basic VMX Information.” </span>
<span id="t37_106" class="t s5_106">Table 2-4. </span><span id="t38_106" class="t s5_106">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t39_106" class="t s6_106">Register </span>
<span id="t3a_106" class="t s6_106">Address </span><span id="t3b_106" class="t s6_106">Register Name / Bit Fields </span>
<span id="t3c_106" class="t s6_106">Shared/ </span>
<span id="t3d_106" class="t s6_106">Unique </span><span id="t3e_106" class="t s6_106">Bit Description </span>
<span id="t3f_106" class="t s6_106">Hex </span><span id="t3g_106" class="t s6_106">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
