/*
 * Copyright (c) 2021 RIC Electronics
 * Copyright (c) 2020 Linaro Limited
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#include "pinctrl_atmel_sam.h"

/ {
	soc {
		pinctrl@400e0e00 {
			/* instance, signal, pio, pin, peripheral */
			DT_ATMEL_PIN(afec0, adtrg, a, 8, b);
			DT_ATMEL_PIN(afec1, adtrg, d, 9, c);
			/* Note that analog input pins on sam chips are always connected  */
			DT_ATMEL_PIN(spi0, miso, d, 20, b);
			DT_ATMEL_PIN(spi0, mosi, d, 21, b);
			DT_ATMEL_PIN(spi0, npcs0, b, 2, d);
			DT_ATMEL_PIN(spi0, npcs1, a, 31, a);
			DT_ATMEL_PIN(spi0, npcs1, d, 25, b);
			DT_ATMEL_PIN(spi0, npcs2, d, 12, c);
			DT_ATMEL_PIN(spi0, npcs3, d, 27, b);
			DT_ATMEL_PIN(spi0, spck, d, 22, b);
			DT_ATMEL_PIN(ssc, rd, a, 10, c);
			DT_ATMEL_PIN(ssc, rf, d, 24, b);
			DT_ATMEL_PIN(ssc, rk, a, 22, a);
			DT_ATMEL_PIN(ssc, td, b, 5, d);
			DT_ATMEL_PIN(ssc, td, d, 10, c);
			DT_ATMEL_PIN(ssc, td, d, 26, b);
			DT_ATMEL_PIN(ssc, tf, b, 0, d);
			DT_ATMEL_PIN(ssc, tk, b, 1, d);
			DT_ATMEL_PIN(twihs0, twck0, a, 4, a);
			DT_ATMEL_PIN(twihs0, twd0, a, 3, a);
			DT_ATMEL_PIN(twihs1, twck1, b, 5, a);
			DT_ATMEL_PIN(twihs1, twd1, b, 4, a);
			DT_ATMEL_PIN(twihs2, twck2, d, 28, c);
			DT_ATMEL_PIN(twihs2, twd2, d, 27, c);
			DT_ATMEL_PIN(uart0, urxd0, a, 9, a);
			DT_ATMEL_PIN(uart0, utxd0, a, 10, a);
			DT_ATMEL_PIN(uart1, urxd1, a, 5, c);
			DT_ATMEL_PIN(uart1, utxd1, a, 4, c);
			DT_ATMEL_PIN(uart1, utxd1, a, 6, c);
			DT_ATMEL_PIN(uart1, utxd1, d, 26, d);
			DT_ATMEL_PIN(uart2, urxd2, d, 25, c);
			DT_ATMEL_PIN(uart2, utxd2, d, 26, c);
			DT_ATMEL_PIN(uart3, urxd3, d, 28, a);
			DT_ATMEL_PIN(uart3, utxd3, d, 30, a);
			DT_ATMEL_PIN(uart3, utxd3, d, 31, b);
			DT_ATMEL_PIN(uart4, urxd4, d, 18, c);
			DT_ATMEL_PIN(uart4, utxd4, d, 3, c);
			DT_ATMEL_PIN(uart4, utxd4, d, 19, c);
			DT_ATMEL_PIN(usart0, cts0, b, 2, c);
			DT_ATMEL_PIN(usart0, dcd0, d, 0, d);
			DT_ATMEL_PIN(usart0, dsr0, d, 2, d);
			DT_ATMEL_PIN(usart0, dtr0, d, 1, d);
			DT_ATMEL_PIN(usart0, ri0, d, 3, d);
			DT_ATMEL_PIN(usart0, rts0, b, 3, c);
			DT_ATMEL_PIN(usart0, rxd0, b, 0, c);
			DT_ATMEL_PIN(usart0, sck0, b, 13, c);
			DT_ATMEL_PIN(usart0, txd0, b, 1, c);
			DT_ATMEL_PIN(usart1, cts1, a, 25, a);
			DT_ATMEL_PIN(usart1, dcd1, a, 26, a);
			DT_ATMEL_PIN(usart1, dsr1, a, 28, a);
			DT_ATMEL_PIN(usart1, dtr1, a, 27, a);
			DT_ATMEL_PIN(usart1, loncol1, a, 3, b);
			DT_ATMEL_PIN(usart1, ri1, a, 29, a);
			DT_ATMEL_PIN(usart1, rts1, a, 24, a);
			DT_ATMEL_PIN(usart1, rxd1, a, 21, a);
			DT_ATMEL_PIN(usart1, sck1, a, 23, a);
			DT_ATMEL_PIN(usart1, txd1, b, 4, d);
			DT_ATMEL_PIN(usart2, cts2, d, 19, b);
			DT_ATMEL_PIN(usart2, dcd2, d, 4, d);
			DT_ATMEL_PIN(usart2, dsr2, d, 6, d);
			DT_ATMEL_PIN(usart2, dtr2, d, 5, d);
			DT_ATMEL_PIN(usart2, ri2, d, 7, d);
			DT_ATMEL_PIN(usart2, rts2, d, 18, b);
			DT_ATMEL_PIN(usart2, rxd2, d, 15, b);
			DT_ATMEL_PIN(usart2, sck2, d, 17, b);
			DT_ATMEL_PIN(usart2, txd2, d, 16, b);
			DT_ATMEL_PIN(tc0, tclk0, a, 4, b);
			DT_ATMEL_PIN(tc0, tclk1, a, 28, b);
			DT_ATMEL_PIN(tc0, tclk2, a, 29, b);
			DT_ATMEL_PIN(tc0, tioa0, a, 0, b);
			DT_ATMEL_PIN(tc0, tioa1, a, 15, b);
			DT_ATMEL_PIN(tc0, tioa2, a, 26, b);
			DT_ATMEL_PIN(tc0, tiob0, a, 1, b);
			DT_ATMEL_PIN(tc0, tiob1, a, 16, b);
			DT_ATMEL_PIN(tc0, tiob2, a, 27, b);
			DT_ATMEL_PIN(tc3, tclk11, d, 24, c);
			DT_ATMEL_PIN(tc3, tioa11, d, 21, c);
			DT_ATMEL_PIN(tc3, tiob11, d, 22, c);
			DT_ATMEL_PIN(qspi, qsck, a, 14, a);
			DT_ATMEL_PIN(qspi, qcs, a, 11, a);
			DT_ATMEL_PIN(qspi, qio0, a, 13, a);
			DT_ATMEL_PIN(qspi, qio1, a, 12, a);
			DT_ATMEL_PIN(qspi, qio2, a, 17, a);
			DT_ATMEL_PIN(qspi, qio3, a, 31, d);
		};
	};
};
