

================================================================
== Vitis HLS Report for 'BlackBoxJam'
================================================================
* Date:           Thu May 29 09:36:25 2025

* Version:        2023.2.2 (Build 4101106 on Feb  9 2024)
* Project:        hw
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.883 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 3 4 5 6 7 8 9 10 11 
2 --> 3 
3 --> 
4 --> 3 
5 --> 3 
6 --> 3 
7 --> 3 
8 --> 3 
9 --> 3 
10 --> 3 
11 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.49>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln152 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [../top.cpp:152]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hostmem, void @empty_21, i32 0, i32 0, void @empty_22, i32 0, i32 512, void @empty_23, void @empty_24, void @empty_22, i32 16, i32 16, i32 16, i32 16, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hostmem"   --->   Operation 14 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_8, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_r, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_19, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_r, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_20, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %doInit"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %doInit, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_18, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %doInit, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetLayer"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetLayer, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_17, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetLayer, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetMem"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetMem, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_12, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetMem, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetInd"   --->   Operation 28 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetInd, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_16, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetInd, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %targetThresh"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetThresh, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_14, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %targetThresh, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %val_r"   --->   Operation 34 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_13, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %val_r, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %numReps"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_27, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %numReps, void @empty_15, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_25, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_26, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%numReps_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %numReps" [../top.cpp:154]   --->   Operation 41 'read' 'numReps_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%val_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %val_r" [../top.cpp:154]   --->   Operation 42 'read' 'val_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 43 [1/1] (1.00ns)   --->   "%targetInd_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %targetInd" [../top.cpp:154]   --->   Operation 43 'read' 'targetInd_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 44 [1/1] (1.00ns)   --->   "%targetMem_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %targetMem" [../top.cpp:154]   --->   Operation 44 'read' 'targetMem_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 45 [1/1] (1.00ns)   --->   "%targetLayer_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %targetLayer" [../top.cpp:154]   --->   Operation 45 'read' 'targetLayer_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%doInit_read = read i1 @_ssdm_op_Read.s_axilite.i1, i1 %doInit" [../top.cpp:154]   --->   Operation 46 'read' 'doInit_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%out_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out_r" [../top.cpp:154]   --->   Operation 47 'read' 'out_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (1.00ns)   --->   "%in_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %in_r" [../top.cpp:154]   --->   Operation 48 'read' 'in_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln154 = trunc i32 %targetMem_read" [../top.cpp:154]   --->   Operation 49 'trunc' 'trunc_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln154_1 = trunc i32 %targetMem_read" [../top.cpp:154]   --->   Operation 50 'trunc' 'trunc_ln154_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln154_2 = trunc i32 %targetMem_read" [../top.cpp:154]   --->   Operation 51 'trunc' 'trunc_ln154_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln198 = br i1 %doInit_read, void %if.else, void %if.then" [../top.cpp:198]   --->   Operation 52 'br' 'br_ln198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (2.23ns)   --->   "%switch_ln37 = switch i32 %targetLayer_read, void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit, i32 0, void %sw.bb.i, i32 1, void %sw.bb3.i, i32 2, void %sw.bb11.i, i32 3, void %sw.bb17.i, i32 4, void %sw.bb25.i, i32 5, void %sw.bb31.i, i32 6, void %sw.bb39.i, i32 7, void %sw.bb45.i, i32 8, void %sw.bb53.i, i32 9, void %sw.bb59.i, i32 10, void %sw.bb67.i, i32 11, void %sw.bb73.i, i32 12, void %sw.bb81.i, i32 13, void %sw.bb87.i, i32 14, void %sw.bb95.i, i32 15, void %sw.bb101.i, i32 16, void %sw.bb109.i" [../top.cpp:37->../top.cpp:199]   --->   Operation 53 'switch' 'switch_ln37' <Predicate = (doInit_read)> <Delay = 2.23>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i64 %val_r_read" [../top.cpp:87->../top.cpp:199]   --->   Operation 54 'trunc' 'trunc_ln87' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln87 = zext i32 %targetInd_read" [../top.cpp:87->../top.cpp:199]   --->   Operation 55 'zext' 'zext_ln87' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_ZL8weights8_0_addr = getelementptr i1 %p_ZL8weights8_0, i64 0, i64 %zext_ln87" [../top.cpp:87->../top.cpp:199]   --->   Operation 56 'getelementptr' 'p_ZL8weights8_0_addr' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_ZL8weights8_1_addr = getelementptr i1 %p_ZL8weights8_1, i64 0, i64 %zext_ln87" [../top.cpp:87->../top.cpp:199]   --->   Operation 57 'getelementptr' 'p_ZL8weights8_1_addr' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%p_ZL8weights8_2_addr = getelementptr i1 %p_ZL8weights8_2, i64 0, i64 %zext_ln87" [../top.cpp:87->../top.cpp:199]   --->   Operation 58 'getelementptr' 'p_ZL8weights8_2_addr' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%p_ZL8weights8_3_addr = getelementptr i1 %p_ZL8weights8_3, i64 0, i64 %zext_ln87" [../top.cpp:87->../top.cpp:199]   --->   Operation 59 'getelementptr' 'p_ZL8weights8_3_addr' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (1.86ns)   --->   "%switch_ln87 = switch i2 %trunc_ln154_2, void %arrayidx1142.i.case.3, i2 0, void %arrayidx1142.i.case.0, i2 1, void %arrayidx1142.i.case.1, i2 2, void %arrayidx1142.i.case.2" [../top.cpp:87->../top.cpp:199]   --->   Operation 60 'switch' 'switch_ln87' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 1.86>
ST_1 : Operation 61 [1/1] (3.25ns)   --->   "%store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_2_addr" [../top.cpp:87->../top.cpp:199]   --->   Operation 61 'store' 'store_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8192> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1142.i.exit" [../top.cpp:87->../top.cpp:199]   --->   Operation 62 'br' 'br_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 2)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (3.25ns)   --->   "%store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_1_addr" [../top.cpp:87->../top.cpp:199]   --->   Operation 63 'store' 'store_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8192> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1142.i.exit" [../top.cpp:87->../top.cpp:199]   --->   Operation 64 'br' 'br_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 1)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (3.25ns)   --->   "%store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_0_addr" [../top.cpp:87->../top.cpp:199]   --->   Operation 65 'store' 'store_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8192> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1142.i.exit" [../top.cpp:87->../top.cpp:199]   --->   Operation 66 'br' 'br_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 0)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (3.25ns)   --->   "%store_ln87 = store i1 %trunc_ln87, i13 %p_ZL8weights8_3_addr" [../top.cpp:87->../top.cpp:199]   --->   Operation 67 'store' 'store_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 8192> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln87 = br void %arrayidx1142.i.exit" [../top.cpp:87->../top.cpp:199]   --->   Operation 68 'br' 'br_ln87' <Predicate = (doInit_read & targetLayer_read == 16 & trunc_ln154_2 == 3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln88 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:88->../top.cpp:199]   --->   Operation 69 'br' 'br_ln88' <Predicate = (doInit_read & targetLayer_read == 16)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln84 = trunc i64 %val_r_read" [../top.cpp:84->../top.cpp:199]   --->   Operation 70 'trunc' 'trunc_ln84' <Predicate = (doInit_read & targetLayer_read == 15)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln84 = zext i32 %targetInd_read" [../top.cpp:84->../top.cpp:199]   --->   Operation 71 'zext' 'zext_ln84' <Predicate = (doInit_read & targetLayer_read == 15)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%threshs7_addr = getelementptr i16 %threshs7, i64 0, i64 %zext_ln84" [../top.cpp:84->../top.cpp:199]   --->   Operation 72 'getelementptr' 'threshs7_addr' <Predicate = (doInit_read & targetLayer_read == 15)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (3.25ns)   --->   "%store_ln84 = store i16 %trunc_ln84, i9 %threshs7_addr" [../top.cpp:84->../top.cpp:199]   --->   Operation 73 'store' 'store_ln84' <Predicate = (doInit_read & targetLayer_read == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln85 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:85->../top.cpp:199]   --->   Operation 74 'br' 'br_ln85' <Predicate = (doInit_read & targetLayer_read == 15)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i64 %val_r_read" [../top.cpp:81->../top.cpp:199]   --->   Operation 75 'trunc' 'trunc_ln81' <Predicate = (doInit_read & targetLayer_read == 14)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i32 %targetInd_read" [../top.cpp:81->../top.cpp:199]   --->   Operation 76 'zext' 'zext_ln81' <Predicate = (doInit_read & targetLayer_read == 14)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights7_addr = getelementptr i8 %weights7, i64 0, i64 %zext_ln81" [../top.cpp:81->../top.cpp:199]   --->   Operation 77 'getelementptr' 'weights7_addr' <Predicate = (doInit_read & targetLayer_read == 14)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (3.25ns)   --->   "%store_ln81 = store i8 %trunc_ln81, i15 %weights7_addr" [../top.cpp:81->../top.cpp:199]   --->   Operation 78 'store' 'store_ln81' <Predicate = (doInit_read & targetLayer_read == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32768> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln82 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:82->../top.cpp:199]   --->   Operation 79 'br' 'br_ln82' <Predicate = (doInit_read & targetLayer_read == 14)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %val_r_read" [../top.cpp:78->../top.cpp:199]   --->   Operation 80 'trunc' 'trunc_ln78' <Predicate = (doInit_read & targetLayer_read == 13)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln78 = zext i32 %targetInd_read" [../top.cpp:78->../top.cpp:199]   --->   Operation 81 'zext' 'zext_ln78' <Predicate = (doInit_read & targetLayer_read == 13)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%threshs6_addr = getelementptr i16 %threshs6, i64 0, i64 %zext_ln78" [../top.cpp:78->../top.cpp:199]   --->   Operation 82 'getelementptr' 'threshs6_addr' <Predicate = (doInit_read & targetLayer_read == 13)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (3.25ns)   --->   "%store_ln78 = store i16 %trunc_ln78, i9 %threshs6_addr" [../top.cpp:78->../top.cpp:199]   --->   Operation 83 'store' 'store_ln78' <Predicate = (doInit_read & targetLayer_read == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 512> <RAM>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln79 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:79->../top.cpp:199]   --->   Operation 84 'br' 'br_ln79' <Predicate = (doInit_read & targetLayer_read == 13)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i64 %val_r_read" [../top.cpp:75->../top.cpp:199]   --->   Operation 85 'trunc' 'trunc_ln75' <Predicate = (doInit_read & targetLayer_read == 12)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %targetInd_read" [../top.cpp:75->../top.cpp:199]   --->   Operation 86 'zext' 'zext_ln75' <Predicate = (doInit_read & targetLayer_read == 12)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights6_addr = getelementptr i4 %weights6, i64 0, i64 %zext_ln75" [../top.cpp:75->../top.cpp:199]   --->   Operation 87 'getelementptr' 'weights6_addr' <Predicate = (doInit_read & targetLayer_read == 12)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln75 = store i4 %trunc_ln75, i15 %weights6_addr" [../top.cpp:75->../top.cpp:199]   --->   Operation 88 'store' 'store_ln75' <Predicate = (doInit_read & targetLayer_read == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 4> <Depth = 32768> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln76 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:76->../top.cpp:199]   --->   Operation 89 'br' 'br_ln76' <Predicate = (doInit_read & targetLayer_read == 12)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i64 %val_r_read" [../top.cpp:72->../top.cpp:199]   --->   Operation 90 'trunc' 'trunc_ln72' <Predicate = (doInit_read & targetLayer_read == 11)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i32 %targetInd_read" [../top.cpp:72->../top.cpp:199]   --->   Operation 91 'zext' 'zext_ln72' <Predicate = (doInit_read & targetLayer_read == 11)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%threshs5_addr = getelementptr i16 %threshs5, i64 0, i64 %zext_ln72" [../top.cpp:72->../top.cpp:199]   --->   Operation 92 'getelementptr' 'threshs5_addr' <Predicate = (doInit_read & targetLayer_read == 11)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (3.25ns)   --->   "%store_ln72 = store i16 %trunc_ln72, i8 %threshs5_addr" [../top.cpp:72->../top.cpp:199]   --->   Operation 93 'store' 'store_ln72' <Predicate = (doInit_read & targetLayer_read == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 256> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln73 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:73->../top.cpp:199]   --->   Operation 94 'br' 'br_ln73' <Predicate = (doInit_read & targetLayer_read == 11)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln69 = trunc i64 %val_r_read" [../top.cpp:69->../top.cpp:199]   --->   Operation 95 'trunc' 'trunc_ln69' <Predicate = (doInit_read & targetLayer_read == 10)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i32 %targetInd_read" [../top.cpp:69->../top.cpp:199]   --->   Operation 96 'zext' 'zext_ln69' <Predicate = (doInit_read & targetLayer_read == 10)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights5_addr = getelementptr i32 %weights5, i64 0, i64 %zext_ln69" [../top.cpp:69->../top.cpp:199]   --->   Operation 97 'getelementptr' 'weights5_addr' <Predicate = (doInit_read & targetLayer_read == 10)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %trunc_ln69, i15 %weights5_addr" [../top.cpp:69->../top.cpp:199]   --->   Operation 98 'store' 'store_ln69' <Predicate = (doInit_read & targetLayer_read == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 18432> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln70 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:70->../top.cpp:199]   --->   Operation 99 'br' 'br_ln70' <Predicate = (doInit_read & targetLayer_read == 10)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i64 %val_r_read" [../top.cpp:66->../top.cpp:199]   --->   Operation 100 'trunc' 'trunc_ln66' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln66 = zext i32 %targetInd_read" [../top.cpp:66->../top.cpp:199]   --->   Operation 101 'zext' 'zext_ln66' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_0_addr = getelementptr i16 %p_ZL8threshs4_0, i64 0, i64 %zext_ln66" [../top.cpp:66->../top.cpp:199]   --->   Operation 102 'getelementptr' 'p_ZL8threshs4_0_addr' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_1_addr = getelementptr i16 %p_ZL8threshs4_1, i64 0, i64 %zext_ln66" [../top.cpp:66->../top.cpp:199]   --->   Operation 103 'getelementptr' 'p_ZL8threshs4_1_addr' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_2_addr = getelementptr i16 %p_ZL8threshs4_2, i64 0, i64 %zext_ln66" [../top.cpp:66->../top.cpp:199]   --->   Operation 104 'getelementptr' 'p_ZL8threshs4_2_addr' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%p_ZL8threshs4_3_addr = getelementptr i16 %p_ZL8threshs4_3, i64 0, i64 %zext_ln66" [../top.cpp:66->../top.cpp:199]   --->   Operation 105 'getelementptr' 'p_ZL8threshs4_3_addr' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (1.86ns)   --->   "%switch_ln66 = switch i2 %trunc_ln154_2, void %arrayidx6620.i.case.3, i2 0, void %arrayidx6620.i.case.0, i2 1, void %arrayidx6620.i.case.1, i2 2, void %arrayidx6620.i.case.2" [../top.cpp:66->../top.cpp:199]   --->   Operation 106 'switch' 'switch_ln66' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 1.86>
ST_1 : Operation 107 [1/1] (3.25ns)   --->   "%store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_2_addr" [../top.cpp:66->../top.cpp:199]   --->   Operation 107 'store' 'store_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx6620.i.exit" [../top.cpp:66->../top.cpp:199]   --->   Operation 108 'br' 'br_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 2)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (3.25ns)   --->   "%store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_1_addr" [../top.cpp:66->../top.cpp:199]   --->   Operation 109 'store' 'store_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx6620.i.exit" [../top.cpp:66->../top.cpp:199]   --->   Operation 110 'br' 'br_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 1)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (3.25ns)   --->   "%store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_0_addr" [../top.cpp:66->../top.cpp:199]   --->   Operation 111 'store' 'store_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx6620.i.exit" [../top.cpp:66->../top.cpp:199]   --->   Operation 112 'br' 'br_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 0)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (3.25ns)   --->   "%store_ln66 = store i16 %trunc_ln66, i6 %p_ZL8threshs4_3_addr" [../top.cpp:66->../top.cpp:199]   --->   Operation 113 'store' 'store_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln66 = br void %arrayidx6620.i.exit" [../top.cpp:66->../top.cpp:199]   --->   Operation 114 'br' 'br_ln66' <Predicate = (doInit_read & targetLayer_read == 9 & trunc_ln154_2 == 3)> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln67 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:67->../top.cpp:199]   --->   Operation 115 'br' 'br_ln67' <Predicate = (doInit_read & targetLayer_read == 9)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i64 %val_r_read" [../top.cpp:63->../top.cpp:199]   --->   Operation 116 'trunc' 'trunc_ln63' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i32 %targetInd_read" [../top.cpp:63->../top.cpp:199]   --->   Operation 117 'zext' 'zext_ln63' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%p_ZL8weights4_0_addr = getelementptr i32 %p_ZL8weights4_0, i64 0, i64 %zext_ln63" [../top.cpp:63->../top.cpp:199]   --->   Operation 118 'getelementptr' 'p_ZL8weights4_0_addr' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%p_ZL8weights4_1_addr = getelementptr i32 %p_ZL8weights4_1, i64 0, i64 %zext_ln63" [../top.cpp:63->../top.cpp:199]   --->   Operation 119 'getelementptr' 'p_ZL8weights4_1_addr' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%p_ZL8weights4_2_addr = getelementptr i32 %p_ZL8weights4_2, i64 0, i64 %zext_ln63" [../top.cpp:63->../top.cpp:199]   --->   Operation 120 'getelementptr' 'p_ZL8weights4_2_addr' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%p_ZL8weights4_3_addr = getelementptr i32 %p_ZL8weights4_3, i64 0, i64 %zext_ln63" [../top.cpp:63->../top.cpp:199]   --->   Operation 121 'getelementptr' 'p_ZL8weights4_3_addr' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (1.86ns)   --->   "%switch_ln63 = switch i2 %trunc_ln154_2, void %arrayidx5822.i.case.3, i2 0, void %arrayidx5822.i.case.0, i2 1, void %arrayidx5822.i.case.1, i2 2, void %arrayidx5822.i.case.2" [../top.cpp:63->../top.cpp:199]   --->   Operation 122 'switch' 'switch_ln63' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 1.86>
ST_1 : Operation 123 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_2_addr" [../top.cpp:63->../top.cpp:199]   --->   Operation 123 'store' 'store_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx5822.i.exit" [../top.cpp:63->../top.cpp:199]   --->   Operation 124 'br' 'br_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 2)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_1_addr" [../top.cpp:63->../top.cpp:199]   --->   Operation 125 'store' 'store_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx5822.i.exit" [../top.cpp:63->../top.cpp:199]   --->   Operation 126 'br' 'br_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 1)> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_0_addr" [../top.cpp:63->../top.cpp:199]   --->   Operation 127 'store' 'store_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx5822.i.exit" [../top.cpp:63->../top.cpp:199]   --->   Operation 128 'br' 'br_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 0)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %trunc_ln63, i12 %p_ZL8weights4_3_addr" [../top.cpp:63->../top.cpp:199]   --->   Operation 129 'store' 'store_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2304> <RAM>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln63 = br void %arrayidx5822.i.exit" [../top.cpp:63->../top.cpp:199]   --->   Operation 130 'br' 'br_ln63' <Predicate = (doInit_read & targetLayer_read == 8 & trunc_ln154_2 == 3)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln64 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:64->../top.cpp:199]   --->   Operation 131 'br' 'br_ln64' <Predicate = (doInit_read & targetLayer_read == 8)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i64 %val_r_read" [../top.cpp:60->../top.cpp:199]   --->   Operation 132 'trunc' 'trunc_ln60' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %targetInd_read" [../top.cpp:60->../top.cpp:199]   --->   Operation 133 'zext' 'zext_ln60' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_0_addr = getelementptr i16 %p_ZL8threshs3_0, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 134 'getelementptr' 'p_ZL8threshs3_0_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_1_addr = getelementptr i16 %p_ZL8threshs3_1, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 135 'getelementptr' 'p_ZL8threshs3_1_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_2_addr = getelementptr i16 %p_ZL8threshs3_2, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 136 'getelementptr' 'p_ZL8threshs3_2_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_3_addr = getelementptr i16 %p_ZL8threshs3_3, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 137 'getelementptr' 'p_ZL8threshs3_3_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_4_addr = getelementptr i16 %p_ZL8threshs3_4, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 138 'getelementptr' 'p_ZL8threshs3_4_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_5_addr = getelementptr i16 %p_ZL8threshs3_5, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 139 'getelementptr' 'p_ZL8threshs3_5_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_6_addr = getelementptr i16 %p_ZL8threshs3_6, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 140 'getelementptr' 'p_ZL8threshs3_6_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_7_addr = getelementptr i16 %p_ZL8threshs3_7, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 141 'getelementptr' 'p_ZL8threshs3_7_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_8_addr = getelementptr i16 %p_ZL8threshs3_8, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 142 'getelementptr' 'p_ZL8threshs3_8_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_9_addr = getelementptr i16 %p_ZL8threshs3_9, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 143 'getelementptr' 'p_ZL8threshs3_9_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_10_addr = getelementptr i16 %p_ZL8threshs3_10, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 144 'getelementptr' 'p_ZL8threshs3_10_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_11_addr = getelementptr i16 %p_ZL8threshs3_11, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 145 'getelementptr' 'p_ZL8threshs3_11_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_12_addr = getelementptr i16 %p_ZL8threshs3_12, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 146 'getelementptr' 'p_ZL8threshs3_12_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_13_addr = getelementptr i16 %p_ZL8threshs3_13, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 147 'getelementptr' 'p_ZL8threshs3_13_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_14_addr = getelementptr i16 %p_ZL8threshs3_14, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 148 'getelementptr' 'p_ZL8threshs3_14_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%p_ZL8threshs3_15_addr = getelementptr i16 %p_ZL8threshs3_15, i64 0, i64 %zext_ln60" [../top.cpp:60->../top.cpp:199]   --->   Operation 149 'getelementptr' 'p_ZL8threshs3_15_addr' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (1.88ns)   --->   "%switch_ln60 = switch i4 %trunc_ln154, void %arrayidx5225.i.case.15, i4 0, void %arrayidx5225.i.case.0, i4 1, void %arrayidx5225.i.case.1, i4 2, void %arrayidx5225.i.case.2, i4 3, void %arrayidx5225.i.case.3, i4 4, void %arrayidx5225.i.case.4, i4 5, void %arrayidx5225.i.case.5, i4 6, void %arrayidx5225.i.case.6, i4 7, void %arrayidx5225.i.case.7, i4 8, void %arrayidx5225.i.case.8, i4 9, void %arrayidx5225.i.case.9, i4 10, void %arrayidx5225.i.case.10, i4 11, void %arrayidx5225.i.case.11, i4 12, void %arrayidx5225.i.case.12, i4 13, void %arrayidx5225.i.case.13, i4 14, void %arrayidx5225.i.case.14" [../top.cpp:60->../top.cpp:199]   --->   Operation 150 'switch' 'switch_ln60' <Predicate = (doInit_read & targetLayer_read == 7)> <Delay = 1.88>
ST_1 : Operation 151 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_14_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 151 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 152 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 14)> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_13_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 153 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 154 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 13)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_12_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 155 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 156 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 12)> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_11_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 157 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 158 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 11)> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_10_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 159 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 160 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 10)> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_9_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 161 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 162 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 9)> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_8_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 163 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 164 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 8)> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_7_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 165 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 166 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 7)> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_6_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 167 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 168 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 6)> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_5_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 169 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 170 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 5)> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_4_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 171 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 172 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 4)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_3_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 173 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 174 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 3)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_2_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 175 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 176 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 2)> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_1_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 177 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 178 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 1)> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_0_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 179 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 180 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 0)> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (2.32ns)   --->   "%store_ln60 = store i16 %trunc_ln60, i3 %p_ZL8threshs3_15_addr" [../top.cpp:60->../top.cpp:199]   --->   Operation 181 'store' 'store_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx5225.i.exit" [../top.cpp:60->../top.cpp:199]   --->   Operation 182 'br' 'br_ln60' <Predicate = (doInit_read & targetLayer_read == 7 & trunc_ln154 == 15)> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i64 %val_r_read" [../top.cpp:57->../top.cpp:199]   --->   Operation 183 'trunc' 'trunc_ln57' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i32 %targetInd_read" [../top.cpp:57->../top.cpp:199]   --->   Operation 184 'zext' 'zext_ln57' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%p_ZL8weights3_0_addr = getelementptr i32 %p_ZL8weights3_0, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 185 'getelementptr' 'p_ZL8weights3_0_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%p_ZL8weights3_1_addr = getelementptr i32 %p_ZL8weights3_1, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 186 'getelementptr' 'p_ZL8weights3_1_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZL8weights3_2_addr = getelementptr i32 %p_ZL8weights3_2, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 187 'getelementptr' 'p_ZL8weights3_2_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZL8weights3_3_addr = getelementptr i32 %p_ZL8weights3_3, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 188 'getelementptr' 'p_ZL8weights3_3_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZL8weights3_4_addr = getelementptr i32 %p_ZL8weights3_4, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 189 'getelementptr' 'p_ZL8weights3_4_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%p_ZL8weights3_5_addr = getelementptr i32 %p_ZL8weights3_5, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 190 'getelementptr' 'p_ZL8weights3_5_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%p_ZL8weights3_6_addr = getelementptr i32 %p_ZL8weights3_6, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 191 'getelementptr' 'p_ZL8weights3_6_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%p_ZL8weights3_7_addr = getelementptr i32 %p_ZL8weights3_7, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 192 'getelementptr' 'p_ZL8weights3_7_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%p_ZL8weights3_8_addr = getelementptr i32 %p_ZL8weights3_8, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 193 'getelementptr' 'p_ZL8weights3_8_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZL8weights3_9_addr = getelementptr i32 %p_ZL8weights3_9, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 194 'getelementptr' 'p_ZL8weights3_9_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%p_ZL8weights3_10_addr = getelementptr i32 %p_ZL8weights3_10, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 195 'getelementptr' 'p_ZL8weights3_10_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%p_ZL8weights3_11_addr = getelementptr i32 %p_ZL8weights3_11, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 196 'getelementptr' 'p_ZL8weights3_11_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%p_ZL8weights3_12_addr = getelementptr i32 %p_ZL8weights3_12, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 197 'getelementptr' 'p_ZL8weights3_12_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%p_ZL8weights3_13_addr = getelementptr i32 %p_ZL8weights3_13, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 198 'getelementptr' 'p_ZL8weights3_13_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL8weights3_14_addr = getelementptr i32 %p_ZL8weights3_14, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 199 'getelementptr' 'p_ZL8weights3_14_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%p_ZL8weights3_15_addr = getelementptr i32 %p_ZL8weights3_15, i64 0, i64 %zext_ln57" [../top.cpp:57->../top.cpp:199]   --->   Operation 200 'getelementptr' 'p_ZL8weights3_15_addr' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (1.88ns)   --->   "%switch_ln57 = switch i4 %trunc_ln154, void %arrayidx4427.i.case.15, i4 0, void %arrayidx4427.i.case.0, i4 1, void %arrayidx4427.i.case.1, i4 2, void %arrayidx4427.i.case.2, i4 3, void %arrayidx4427.i.case.3, i4 4, void %arrayidx4427.i.case.4, i4 5, void %arrayidx4427.i.case.5, i4 6, void %arrayidx4427.i.case.6, i4 7, void %arrayidx4427.i.case.7, i4 8, void %arrayidx4427.i.case.8, i4 9, void %arrayidx4427.i.case.9, i4 10, void %arrayidx4427.i.case.10, i4 11, void %arrayidx4427.i.case.11, i4 12, void %arrayidx4427.i.case.12, i4 13, void %arrayidx4427.i.case.13, i4 14, void %arrayidx4427.i.case.14" [../top.cpp:57->../top.cpp:199]   --->   Operation 201 'switch' 'switch_ln57' <Predicate = (doInit_read & targetLayer_read == 6)> <Delay = 1.88>
ST_1 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_14_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 202 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 203 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 14)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_13_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 204 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 205 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 13)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_12_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 206 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 207 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 12)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_11_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 208 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 209 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 11)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_10_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 210 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 211 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 10)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_9_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 212 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 213 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 9)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_8_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 214 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 215 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 8)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_7_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 216 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 217 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 7)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_6_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 218 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 219 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 6)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_5_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 220 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 221 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 5)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_4_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 222 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 223 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 4)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_3_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 224 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 225 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 3)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_2_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 226 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 227 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 2)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_1_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 228 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 229 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 1)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_0_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 230 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 231 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 0)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %trunc_ln57, i9 %p_ZL8weights3_15_addr" [../top.cpp:57->../top.cpp:199]   --->   Operation 232 'store' 'store_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 288> <RAM>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx4427.i.exit" [../top.cpp:57->../top.cpp:199]   --->   Operation 233 'br' 'br_ln57' <Predicate = (doInit_read & targetLayer_read == 6 & trunc_ln154 == 15)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i64 %val_r_read" [../top.cpp:54->../top.cpp:199]   --->   Operation 234 'trunc' 'trunc_ln54' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i32 %targetInd_read" [../top.cpp:54->../top.cpp:199]   --->   Operation 235 'zext' 'zext_ln54' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_0_addr = getelementptr i16 %p_ZL8threshs2_0, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 236 'getelementptr' 'p_ZL8threshs2_0_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_1_addr = getelementptr i16 %p_ZL8threshs2_1, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 237 'getelementptr' 'p_ZL8threshs2_1_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_2_addr = getelementptr i16 %p_ZL8threshs2_2, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 238 'getelementptr' 'p_ZL8threshs2_2_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_3_addr = getelementptr i16 %p_ZL8threshs2_3, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 239 'getelementptr' 'p_ZL8threshs2_3_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_4_addr = getelementptr i16 %p_ZL8threshs2_4, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 240 'getelementptr' 'p_ZL8threshs2_4_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_5_addr = getelementptr i16 %p_ZL8threshs2_5, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 241 'getelementptr' 'p_ZL8threshs2_5_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_6_addr = getelementptr i16 %p_ZL8threshs2_6, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 242 'getelementptr' 'p_ZL8threshs2_6_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_7_addr = getelementptr i16 %p_ZL8threshs2_7, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 243 'getelementptr' 'p_ZL8threshs2_7_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_8_addr = getelementptr i16 %p_ZL8threshs2_8, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 244 'getelementptr' 'p_ZL8threshs2_8_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_9_addr = getelementptr i16 %p_ZL8threshs2_9, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 245 'getelementptr' 'p_ZL8threshs2_9_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_10_addr = getelementptr i16 %p_ZL8threshs2_10, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 246 'getelementptr' 'p_ZL8threshs2_10_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_11_addr = getelementptr i16 %p_ZL8threshs2_11, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 247 'getelementptr' 'p_ZL8threshs2_11_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_12_addr = getelementptr i16 %p_ZL8threshs2_12, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 248 'getelementptr' 'p_ZL8threshs2_12_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_13_addr = getelementptr i16 %p_ZL8threshs2_13, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 249 'getelementptr' 'p_ZL8threshs2_13_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_14_addr = getelementptr i16 %p_ZL8threshs2_14, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 250 'getelementptr' 'p_ZL8threshs2_14_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%p_ZL8threshs2_15_addr = getelementptr i16 %p_ZL8threshs2_15, i64 0, i64 %zext_ln54" [../top.cpp:54->../top.cpp:199]   --->   Operation 251 'getelementptr' 'p_ZL8threshs2_15_addr' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (1.88ns)   --->   "%switch_ln54 = switch i4 %trunc_ln154, void %arrayidx3830.i.case.15, i4 0, void %arrayidx3830.i.case.0, i4 1, void %arrayidx3830.i.case.1, i4 2, void %arrayidx3830.i.case.2, i4 3, void %arrayidx3830.i.case.3, i4 4, void %arrayidx3830.i.case.4, i4 5, void %arrayidx3830.i.case.5, i4 6, void %arrayidx3830.i.case.6, i4 7, void %arrayidx3830.i.case.7, i4 8, void %arrayidx3830.i.case.8, i4 9, void %arrayidx3830.i.case.9, i4 10, void %arrayidx3830.i.case.10, i4 11, void %arrayidx3830.i.case.11, i4 12, void %arrayidx3830.i.case.12, i4 13, void %arrayidx3830.i.case.13, i4 14, void %arrayidx3830.i.case.14" [../top.cpp:54->../top.cpp:199]   --->   Operation 252 'switch' 'switch_ln54' <Predicate = (doInit_read & targetLayer_read == 5)> <Delay = 1.88>
ST_1 : Operation 253 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_14_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 253 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 254 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 14)> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_13_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 255 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 256 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 13)> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_12_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 257 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 258 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 12)> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_11_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 259 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 260 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 11)> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_10_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 261 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 262 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 10)> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_9_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 263 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 264 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 9)> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_8_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 265 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 266 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 8)> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_7_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 267 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 268 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 7)> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_6_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 269 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 270 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 6)> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_5_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 271 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 272 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 5)> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_4_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 273 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 274 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 4)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_3_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 275 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 276 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 3)> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_2_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 277 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 278 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 2)> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_1_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 279 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 280 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 1)> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_0_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 281 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 282 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 0)> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (2.32ns)   --->   "%store_ln54 = store i16 %trunc_ln54, i3 %p_ZL8threshs2_15_addr" [../top.cpp:54->../top.cpp:199]   --->   Operation 283 'store' 'store_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 8> <RAM>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%br_ln54 = br void %arrayidx3830.i.exit" [../top.cpp:54->../top.cpp:199]   --->   Operation 284 'br' 'br_ln54' <Predicate = (doInit_read & targetLayer_read == 5 & trunc_ln154 == 15)> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln51 = trunc i64 %val_r_read" [../top.cpp:51->../top.cpp:199]   --->   Operation 285 'trunc' 'trunc_ln51' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i32 %targetInd_read" [../top.cpp:51->../top.cpp:199]   --->   Operation 286 'zext' 'zext_ln51' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%p_ZL8weights2_0_addr = getelementptr i32 %p_ZL8weights2_0, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 287 'getelementptr' 'p_ZL8weights2_0_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%p_ZL8weights2_1_addr = getelementptr i32 %p_ZL8weights2_1, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 288 'getelementptr' 'p_ZL8weights2_1_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%p_ZL8weights2_2_addr = getelementptr i32 %p_ZL8weights2_2, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 289 'getelementptr' 'p_ZL8weights2_2_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%p_ZL8weights2_3_addr = getelementptr i32 %p_ZL8weights2_3, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 290 'getelementptr' 'p_ZL8weights2_3_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%p_ZL8weights2_4_addr = getelementptr i32 %p_ZL8weights2_4, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 291 'getelementptr' 'p_ZL8weights2_4_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%p_ZL8weights2_5_addr = getelementptr i32 %p_ZL8weights2_5, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 292 'getelementptr' 'p_ZL8weights2_5_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%p_ZL8weights2_6_addr = getelementptr i32 %p_ZL8weights2_6, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 293 'getelementptr' 'p_ZL8weights2_6_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%p_ZL8weights2_7_addr = getelementptr i32 %p_ZL8weights2_7, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 294 'getelementptr' 'p_ZL8weights2_7_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZL8weights2_8_addr = getelementptr i32 %p_ZL8weights2_8, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 295 'getelementptr' 'p_ZL8weights2_8_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZL8weights2_9_addr = getelementptr i32 %p_ZL8weights2_9, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 296 'getelementptr' 'p_ZL8weights2_9_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%p_ZL8weights2_10_addr = getelementptr i32 %p_ZL8weights2_10, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 297 'getelementptr' 'p_ZL8weights2_10_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%p_ZL8weights2_11_addr = getelementptr i32 %p_ZL8weights2_11, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 298 'getelementptr' 'p_ZL8weights2_11_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%p_ZL8weights2_12_addr = getelementptr i32 %p_ZL8weights2_12, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 299 'getelementptr' 'p_ZL8weights2_12_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%p_ZL8weights2_13_addr = getelementptr i32 %p_ZL8weights2_13, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 300 'getelementptr' 'p_ZL8weights2_13_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%p_ZL8weights2_14_addr = getelementptr i32 %p_ZL8weights2_14, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 301 'getelementptr' 'p_ZL8weights2_14_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%p_ZL8weights2_15_addr = getelementptr i32 %p_ZL8weights2_15, i64 0, i64 %zext_ln51" [../top.cpp:51->../top.cpp:199]   --->   Operation 302 'getelementptr' 'p_ZL8weights2_15_addr' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (1.88ns)   --->   "%switch_ln51 = switch i4 %trunc_ln154, void %arrayidx3032.i.case.15, i4 0, void %arrayidx3032.i.case.0, i4 1, void %arrayidx3032.i.case.1, i4 2, void %arrayidx3032.i.case.2, i4 3, void %arrayidx3032.i.case.3, i4 4, void %arrayidx3032.i.case.4, i4 5, void %arrayidx3032.i.case.5, i4 6, void %arrayidx3032.i.case.6, i4 7, void %arrayidx3032.i.case.7, i4 8, void %arrayidx3032.i.case.8, i4 9, void %arrayidx3032.i.case.9, i4 10, void %arrayidx3032.i.case.10, i4 11, void %arrayidx3032.i.case.11, i4 12, void %arrayidx3032.i.case.12, i4 13, void %arrayidx3032.i.case.13, i4 14, void %arrayidx3032.i.case.14" [../top.cpp:51->../top.cpp:199]   --->   Operation 303 'switch' 'switch_ln51' <Predicate = (doInit_read & targetLayer_read == 4)> <Delay = 1.88>
ST_1 : Operation 304 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_14_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 304 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 305 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 14)> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_13_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 306 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 307 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 13)> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_12_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 308 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 309 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 12)> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_11_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 310 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 311 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 11)> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_10_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 312 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 313 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 10)> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_9_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 314 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 315 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 9)> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_8_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 316 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 317 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 8)> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_7_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 318 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 319 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 7)> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_6_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 320 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 321 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 6)> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_5_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 322 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 323 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 5)> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_4_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 324 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 325 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 4)> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_3_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 326 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 327 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 3)> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_2_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 328 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 329 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 2)> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_1_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 330 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 331 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 1)> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_0_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 332 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 333 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 0)> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %trunc_ln51, i8 %p_ZL8weights2_15_addr" [../top.cpp:51->../top.cpp:199]   --->   Operation 334 'store' 'store_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 144> <RAM>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%br_ln51 = br void %arrayidx3032.i.exit" [../top.cpp:51->../top.cpp:199]   --->   Operation 335 'br' 'br_ln51' <Predicate = (doInit_read & targetLayer_read == 4 & trunc_ln154 == 15)> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%trunc_ln48 = trunc i64 %val_r_read" [../top.cpp:48->../top.cpp:199]   --->   Operation 336 'trunc' 'trunc_ln48' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i32 %targetInd_read" [../top.cpp:48->../top.cpp:199]   --->   Operation 337 'zext' 'zext_ln48' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_0_addr = getelementptr i16 %p_ZL8threshs1_0, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 338 'getelementptr' 'p_ZL8threshs1_0_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_1_addr = getelementptr i16 %p_ZL8threshs1_1, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 339 'getelementptr' 'p_ZL8threshs1_1_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_2_addr = getelementptr i16 %p_ZL8threshs1_2, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 340 'getelementptr' 'p_ZL8threshs1_2_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_3_addr = getelementptr i16 %p_ZL8threshs1_3, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 341 'getelementptr' 'p_ZL8threshs1_3_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_4_addr = getelementptr i16 %p_ZL8threshs1_4, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 342 'getelementptr' 'p_ZL8threshs1_4_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_5_addr = getelementptr i16 %p_ZL8threshs1_5, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 343 'getelementptr' 'p_ZL8threshs1_5_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_6_addr = getelementptr i16 %p_ZL8threshs1_6, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 344 'getelementptr' 'p_ZL8threshs1_6_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_7_addr = getelementptr i16 %p_ZL8threshs1_7, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 345 'getelementptr' 'p_ZL8threshs1_7_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_8_addr = getelementptr i16 %p_ZL8threshs1_8, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 346 'getelementptr' 'p_ZL8threshs1_8_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_9_addr = getelementptr i16 %p_ZL8threshs1_9, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 347 'getelementptr' 'p_ZL8threshs1_9_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_10_addr = getelementptr i16 %p_ZL8threshs1_10, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 348 'getelementptr' 'p_ZL8threshs1_10_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_11_addr = getelementptr i16 %p_ZL8threshs1_11, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 349 'getelementptr' 'p_ZL8threshs1_11_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_12_addr = getelementptr i16 %p_ZL8threshs1_12, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 350 'getelementptr' 'p_ZL8threshs1_12_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_13_addr = getelementptr i16 %p_ZL8threshs1_13, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 351 'getelementptr' 'p_ZL8threshs1_13_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_14_addr = getelementptr i16 %p_ZL8threshs1_14, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 352 'getelementptr' 'p_ZL8threshs1_14_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_15_addr = getelementptr i16 %p_ZL8threshs1_15, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 353 'getelementptr' 'p_ZL8threshs1_15_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_16_addr = getelementptr i16 %p_ZL8threshs1_16, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 354 'getelementptr' 'p_ZL8threshs1_16_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_17_addr = getelementptr i16 %p_ZL8threshs1_17, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 355 'getelementptr' 'p_ZL8threshs1_17_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_18_addr = getelementptr i16 %p_ZL8threshs1_18, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 356 'getelementptr' 'p_ZL8threshs1_18_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_19_addr = getelementptr i16 %p_ZL8threshs1_19, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 357 'getelementptr' 'p_ZL8threshs1_19_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_20_addr = getelementptr i16 %p_ZL8threshs1_20, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 358 'getelementptr' 'p_ZL8threshs1_20_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_21_addr = getelementptr i16 %p_ZL8threshs1_21, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 359 'getelementptr' 'p_ZL8threshs1_21_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_22_addr = getelementptr i16 %p_ZL8threshs1_22, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 360 'getelementptr' 'p_ZL8threshs1_22_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_23_addr = getelementptr i16 %p_ZL8threshs1_23, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 361 'getelementptr' 'p_ZL8threshs1_23_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_24_addr = getelementptr i16 %p_ZL8threshs1_24, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 362 'getelementptr' 'p_ZL8threshs1_24_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_25_addr = getelementptr i16 %p_ZL8threshs1_25, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 363 'getelementptr' 'p_ZL8threshs1_25_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_26_addr = getelementptr i16 %p_ZL8threshs1_26, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 364 'getelementptr' 'p_ZL8threshs1_26_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_27_addr = getelementptr i16 %p_ZL8threshs1_27, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 365 'getelementptr' 'p_ZL8threshs1_27_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_28_addr = getelementptr i16 %p_ZL8threshs1_28, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 366 'getelementptr' 'p_ZL8threshs1_28_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_29_addr = getelementptr i16 %p_ZL8threshs1_29, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 367 'getelementptr' 'p_ZL8threshs1_29_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_30_addr = getelementptr i16 %p_ZL8threshs1_30, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 368 'getelementptr' 'p_ZL8threshs1_30_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%p_ZL8threshs1_31_addr = getelementptr i16 %p_ZL8threshs1_31, i64 0, i64 %zext_ln48" [../top.cpp:48->../top.cpp:199]   --->   Operation 369 'getelementptr' 'p_ZL8threshs1_31_addr' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (1.89ns)   --->   "%switch_ln48 = switch i5 %trunc_ln154_1, void %arrayidx2435.i.case.31, i5 0, void %arrayidx2435.i.case.0, i5 1, void %arrayidx2435.i.case.1, i5 2, void %arrayidx2435.i.case.2, i5 3, void %arrayidx2435.i.case.3, i5 4, void %arrayidx2435.i.case.4, i5 5, void %arrayidx2435.i.case.5, i5 6, void %arrayidx2435.i.case.6, i5 7, void %arrayidx2435.i.case.7, i5 8, void %arrayidx2435.i.case.8, i5 9, void %arrayidx2435.i.case.9, i5 10, void %arrayidx2435.i.case.10, i5 11, void %arrayidx2435.i.case.11, i5 12, void %arrayidx2435.i.case.12, i5 13, void %arrayidx2435.i.case.13, i5 14, void %arrayidx2435.i.case.14, i5 15, void %arrayidx2435.i.case.15, i5 16, void %arrayidx2435.i.case.16, i5 17, void %arrayidx2435.i.case.17, i5 18, void %arrayidx2435.i.case.18, i5 19, void %arrayidx2435.i.case.19, i5 20, void %arrayidx2435.i.case.20, i5 21, void %arrayidx2435.i.case.21, i5 22, void %arrayidx2435.i.case.22, i5 23, void %arrayidx2435.i.case.23, i5 24, void %arrayidx2435.i.case.24, i5 25, void %arrayidx2435.i.case.25, i5 26, void %arrayidx2435.i.case.26, i5 27, void %arrayidx2435.i.case.27, i5 28, void %arrayidx2435.i.case.28, i5 29, void %arrayidx2435.i.case.29, i5 30, void %arrayidx2435.i.case.30" [../top.cpp:48->../top.cpp:199]   --->   Operation 370 'switch' 'switch_ln48' <Predicate = (doInit_read & targetLayer_read == 3)> <Delay = 1.89>
ST_1 : Operation 371 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_30_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 371 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 30)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 372 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 30)> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_29_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 373 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 29)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 374 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 29)> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_28_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 375 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 28)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 376 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 28)> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_27_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 377 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 27)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 378 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 27)> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_26_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 379 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 26)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 380 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 26)> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_25_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 381 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 25)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 382 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 25)> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_24_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 383 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 24)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 384 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 24)> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_23_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 385 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 23)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 386 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 23)> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_22_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 387 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 22)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 388 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 22)> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_21_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 389 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 21)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 390 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 21)> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_20_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 391 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 20)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 392 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 20)> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_19_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 393 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 19)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 394 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 19)> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_18_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 395 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 18)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 396 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 18)> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_17_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 397 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 398 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 17)> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_16_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 399 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 16)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 400 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 16)> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_15_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 401 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 402 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 15)> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_14_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 403 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 404 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 14)> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_13_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 405 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 406 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 13)> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_12_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 407 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 408 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 12)> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_11_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 409 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 410 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 11)> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_10_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 411 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 412 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 10)> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_9_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 413 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 414 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 9)> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_8_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 415 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 416 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 8)> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_7_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 417 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 418 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 7)> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_6_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 419 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 420 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 6)> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_5_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 421 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 422 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 5)> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_4_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 423 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 424 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 4)> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_3_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 425 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 426 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 3)> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_2_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 427 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 428 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 2)> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_1_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 429 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 430 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 1)> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_0_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 431 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 432 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 0)> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (2.32ns)   --->   "%store_ln48 = store i16 %trunc_ln48, i1 %p_ZL8threshs1_31_addr" [../top.cpp:48->../top.cpp:199]   --->   Operation 433 'store' 'store_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%br_ln48 = br void %arrayidx2435.i.exit" [../top.cpp:48->../top.cpp:199]   --->   Operation 434 'br' 'br_ln48' <Predicate = (doInit_read & targetLayer_read == 3 & trunc_ln154_1 == 31)> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i64 %val_r_read" [../top.cpp:45->../top.cpp:199]   --->   Operation 435 'trunc' 'trunc_ln45' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i32 %targetInd_read" [../top.cpp:45->../top.cpp:199]   --->   Operation 436 'zext' 'zext_ln45' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%p_ZL8weights1_0_addr = getelementptr i32 %p_ZL8weights1_0, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 437 'getelementptr' 'p_ZL8weights1_0_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%p_ZL8weights1_1_addr = getelementptr i32 %p_ZL8weights1_1, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 438 'getelementptr' 'p_ZL8weights1_1_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%p_ZL8weights1_2_addr = getelementptr i32 %p_ZL8weights1_2, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 439 'getelementptr' 'p_ZL8weights1_2_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%p_ZL8weights1_3_addr = getelementptr i32 %p_ZL8weights1_3, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 440 'getelementptr' 'p_ZL8weights1_3_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%p_ZL8weights1_4_addr = getelementptr i32 %p_ZL8weights1_4, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 441 'getelementptr' 'p_ZL8weights1_4_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%p_ZL8weights1_5_addr = getelementptr i32 %p_ZL8weights1_5, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 442 'getelementptr' 'p_ZL8weights1_5_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%p_ZL8weights1_6_addr = getelementptr i32 %p_ZL8weights1_6, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 443 'getelementptr' 'p_ZL8weights1_6_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%p_ZL8weights1_7_addr = getelementptr i32 %p_ZL8weights1_7, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 444 'getelementptr' 'p_ZL8weights1_7_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%p_ZL8weights1_8_addr = getelementptr i32 %p_ZL8weights1_8, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 445 'getelementptr' 'p_ZL8weights1_8_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%p_ZL8weights1_9_addr = getelementptr i32 %p_ZL8weights1_9, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 446 'getelementptr' 'p_ZL8weights1_9_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%p_ZL8weights1_10_addr = getelementptr i32 %p_ZL8weights1_10, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 447 'getelementptr' 'p_ZL8weights1_10_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%p_ZL8weights1_11_addr = getelementptr i32 %p_ZL8weights1_11, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 448 'getelementptr' 'p_ZL8weights1_11_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%p_ZL8weights1_12_addr = getelementptr i32 %p_ZL8weights1_12, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 449 'getelementptr' 'p_ZL8weights1_12_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%p_ZL8weights1_13_addr = getelementptr i32 %p_ZL8weights1_13, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 450 'getelementptr' 'p_ZL8weights1_13_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%p_ZL8weights1_14_addr = getelementptr i32 %p_ZL8weights1_14, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 451 'getelementptr' 'p_ZL8weights1_14_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%p_ZL8weights1_15_addr = getelementptr i32 %p_ZL8weights1_15, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 452 'getelementptr' 'p_ZL8weights1_15_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%p_ZL8weights1_16_addr = getelementptr i32 %p_ZL8weights1_16, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 453 'getelementptr' 'p_ZL8weights1_16_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%p_ZL8weights1_17_addr = getelementptr i32 %p_ZL8weights1_17, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 454 'getelementptr' 'p_ZL8weights1_17_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%p_ZL8weights1_18_addr = getelementptr i32 %p_ZL8weights1_18, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 455 'getelementptr' 'p_ZL8weights1_18_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%p_ZL8weights1_19_addr = getelementptr i32 %p_ZL8weights1_19, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 456 'getelementptr' 'p_ZL8weights1_19_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%p_ZL8weights1_20_addr = getelementptr i32 %p_ZL8weights1_20, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 457 'getelementptr' 'p_ZL8weights1_20_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%p_ZL8weights1_21_addr = getelementptr i32 %p_ZL8weights1_21, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 458 'getelementptr' 'p_ZL8weights1_21_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%p_ZL8weights1_22_addr = getelementptr i32 %p_ZL8weights1_22, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 459 'getelementptr' 'p_ZL8weights1_22_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%p_ZL8weights1_23_addr = getelementptr i32 %p_ZL8weights1_23, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 460 'getelementptr' 'p_ZL8weights1_23_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%p_ZL8weights1_24_addr = getelementptr i32 %p_ZL8weights1_24, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 461 'getelementptr' 'p_ZL8weights1_24_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%p_ZL8weights1_25_addr = getelementptr i32 %p_ZL8weights1_25, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 462 'getelementptr' 'p_ZL8weights1_25_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%p_ZL8weights1_26_addr = getelementptr i32 %p_ZL8weights1_26, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 463 'getelementptr' 'p_ZL8weights1_26_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%p_ZL8weights1_27_addr = getelementptr i32 %p_ZL8weights1_27, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 464 'getelementptr' 'p_ZL8weights1_27_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%p_ZL8weights1_28_addr = getelementptr i32 %p_ZL8weights1_28, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 465 'getelementptr' 'p_ZL8weights1_28_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%p_ZL8weights1_29_addr = getelementptr i32 %p_ZL8weights1_29, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 466 'getelementptr' 'p_ZL8weights1_29_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%p_ZL8weights1_30_addr = getelementptr i32 %p_ZL8weights1_30, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 467 'getelementptr' 'p_ZL8weights1_30_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%p_ZL8weights1_31_addr = getelementptr i32 %p_ZL8weights1_31, i64 0, i64 %zext_ln45" [../top.cpp:45->../top.cpp:199]   --->   Operation 468 'getelementptr' 'p_ZL8weights1_31_addr' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (1.89ns)   --->   "%switch_ln45 = switch i5 %trunc_ln154_1, void %arrayidx1637.i.case.31, i5 0, void %arrayidx1637.i.case.0, i5 1, void %arrayidx1637.i.case.1, i5 2, void %arrayidx1637.i.case.2, i5 3, void %arrayidx1637.i.case.3, i5 4, void %arrayidx1637.i.case.4, i5 5, void %arrayidx1637.i.case.5, i5 6, void %arrayidx1637.i.case.6, i5 7, void %arrayidx1637.i.case.7, i5 8, void %arrayidx1637.i.case.8, i5 9, void %arrayidx1637.i.case.9, i5 10, void %arrayidx1637.i.case.10, i5 11, void %arrayidx1637.i.case.11, i5 12, void %arrayidx1637.i.case.12, i5 13, void %arrayidx1637.i.case.13, i5 14, void %arrayidx1637.i.case.14, i5 15, void %arrayidx1637.i.case.15, i5 16, void %arrayidx1637.i.case.16, i5 17, void %arrayidx1637.i.case.17, i5 18, void %arrayidx1637.i.case.18, i5 19, void %arrayidx1637.i.case.19, i5 20, void %arrayidx1637.i.case.20, i5 21, void %arrayidx1637.i.case.21, i5 22, void %arrayidx1637.i.case.22, i5 23, void %arrayidx1637.i.case.23, i5 24, void %arrayidx1637.i.case.24, i5 25, void %arrayidx1637.i.case.25, i5 26, void %arrayidx1637.i.case.26, i5 27, void %arrayidx1637.i.case.27, i5 28, void %arrayidx1637.i.case.28, i5 29, void %arrayidx1637.i.case.29, i5 30, void %arrayidx1637.i.case.30" [../top.cpp:45->../top.cpp:199]   --->   Operation 469 'switch' 'switch_ln45' <Predicate = (doInit_read & targetLayer_read == 2)> <Delay = 1.89>
ST_1 : Operation 470 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_30_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 470 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 30)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 471 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 30)> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_29_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 472 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 29)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 473 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 29)> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_28_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 474 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 28)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 475 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 28)> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_27_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 476 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 27)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 477 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 27)> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_26_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 478 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 26)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 479 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 26)> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_25_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 480 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 25)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 481 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 25)> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_24_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 482 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 24)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 483 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 24)> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_23_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 484 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 23)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 485 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 23)> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_22_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 486 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 22)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 487 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 22)> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_21_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 488 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 21)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 489 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 21)> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_20_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 490 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 20)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 491 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 20)> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_19_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 492 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 493 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 19)> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_18_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 494 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 495 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 18)> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_17_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 496 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 497 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 17)> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_16_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 498 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 499 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 16)> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_15_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 500 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 501 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 15)> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_14_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 502 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 503 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 14)> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_13_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 504 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 505 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 13)> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_12_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 506 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 507 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 12)> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_11_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 508 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 509 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 11)> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_10_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 510 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 511 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 10)> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_9_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 512 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 513 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 9)> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_8_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 514 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 515 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 8)> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_7_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 516 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 517 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 7)> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_6_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 518 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 519 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 6)> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_5_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 520 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 521 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 5)> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_4_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 522 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 523 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 4)> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_3_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 524 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 525 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 3)> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_2_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 526 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 527 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 2)> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_1_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 528 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 529 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 1)> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_0_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 530 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 531 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 0)> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %trunc_ln45, i6 %p_ZL8weights1_31_addr" [../top.cpp:45->../top.cpp:199]   --->   Operation 532 'store' 'store_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 31)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 36> <RAM>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%br_ln45 = br void %arrayidx1637.i.exit" [../top.cpp:45->../top.cpp:199]   --->   Operation 533 'br' 'br_ln45' <Predicate = (doInit_read & targetLayer_read == 2 & trunc_ln154_1 == 31)> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i64 %val_r_read" [../top.cpp:42->../top.cpp:199]   --->   Operation 534 'trunc' 'trunc_ln42' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i32 %targetInd_read" [../top.cpp:42->../top.cpp:199]   --->   Operation 535 'zext' 'zext_ln42' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_0_addr = getelementptr i24 %p_ZL8threshs0_0, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 536 'getelementptr' 'p_ZL8threshs0_0_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_1_addr = getelementptr i24 %p_ZL8threshs0_1, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 537 'getelementptr' 'p_ZL8threshs0_1_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_2_addr = getelementptr i24 %p_ZL8threshs0_2, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 538 'getelementptr' 'p_ZL8threshs0_2_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_3_addr = getelementptr i24 %p_ZL8threshs0_3, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 539 'getelementptr' 'p_ZL8threshs0_3_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_4_addr = getelementptr i24 %p_ZL8threshs0_4, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 540 'getelementptr' 'p_ZL8threshs0_4_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_5_addr = getelementptr i24 %p_ZL8threshs0_5, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 541 'getelementptr' 'p_ZL8threshs0_5_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_6_addr = getelementptr i24 %p_ZL8threshs0_6, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 542 'getelementptr' 'p_ZL8threshs0_6_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_7_addr = getelementptr i24 %p_ZL8threshs0_7, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 543 'getelementptr' 'p_ZL8threshs0_7_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_8_addr = getelementptr i24 %p_ZL8threshs0_8, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 544 'getelementptr' 'p_ZL8threshs0_8_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_9_addr = getelementptr i24 %p_ZL8threshs0_9, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 545 'getelementptr' 'p_ZL8threshs0_9_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_10_addr = getelementptr i24 %p_ZL8threshs0_10, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 546 'getelementptr' 'p_ZL8threshs0_10_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_11_addr = getelementptr i24 %p_ZL8threshs0_11, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 547 'getelementptr' 'p_ZL8threshs0_11_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_12_addr = getelementptr i24 %p_ZL8threshs0_12, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 548 'getelementptr' 'p_ZL8threshs0_12_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_13_addr = getelementptr i24 %p_ZL8threshs0_13, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 549 'getelementptr' 'p_ZL8threshs0_13_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_14_addr = getelementptr i24 %p_ZL8threshs0_14, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 550 'getelementptr' 'p_ZL8threshs0_14_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%p_ZL8threshs0_15_addr = getelementptr i24 %p_ZL8threshs0_15, i64 0, i64 %zext_ln42" [../top.cpp:42->../top.cpp:199]   --->   Operation 551 'getelementptr' 'p_ZL8threshs0_15_addr' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (1.88ns)   --->   "%switch_ln42 = switch i4 %trunc_ln154, void %arrayidx1040.i.case.15, i4 0, void %arrayidx1040.i.case.0, i4 1, void %arrayidx1040.i.case.1, i4 2, void %arrayidx1040.i.case.2, i4 3, void %arrayidx1040.i.case.3, i4 4, void %arrayidx1040.i.case.4, i4 5, void %arrayidx1040.i.case.5, i4 6, void %arrayidx1040.i.case.6, i4 7, void %arrayidx1040.i.case.7, i4 8, void %arrayidx1040.i.case.8, i4 9, void %arrayidx1040.i.case.9, i4 10, void %arrayidx1040.i.case.10, i4 11, void %arrayidx1040.i.case.11, i4 12, void %arrayidx1040.i.case.12, i4 13, void %arrayidx1040.i.case.13, i4 14, void %arrayidx1040.i.case.14" [../top.cpp:42->../top.cpp:199]   --->   Operation 552 'switch' 'switch_ln42' <Predicate = (doInit_read & targetLayer_read == 1)> <Delay = 1.88>
ST_1 : Operation 553 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_14_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 553 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 554 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 14)> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_13_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 555 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 556 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 13)> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_12_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 557 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 558 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 12)> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_11_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 559 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 560 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 11)> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_10_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 561 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 562 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 10)> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_9_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 563 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 564 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 9)> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_8_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 565 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 566 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 8)> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_7_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 567 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 568 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 7)> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_6_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 569 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 570 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 6)> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_5_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 571 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 572 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 5)> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_4_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 573 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 574 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 4)> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_3_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 575 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 576 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 3)> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_2_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 577 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 578 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 2)> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_1_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 579 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 580 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 1)> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_0_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 581 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 582 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 0)> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (2.32ns)   --->   "%store_ln42 = store i24 %trunc_ln42, i2 %p_ZL8threshs0_15_addr" [../top.cpp:42->../top.cpp:199]   --->   Operation 583 'store' 'store_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 4> <RAM>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%br_ln42 = br void %arrayidx1040.i.exit" [../top.cpp:42->../top.cpp:199]   --->   Operation 584 'br' 'br_ln42' <Predicate = (doInit_read & targetLayer_read == 1 & trunc_ln154 == 15)> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%trunc_ln39 = trunc i64 %val_r_read" [../top.cpp:39->../top.cpp:199]   --->   Operation 585 'trunc' 'trunc_ln39' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i32 %targetInd_read" [../top.cpp:39->../top.cpp:199]   --->   Operation 586 'zext' 'zext_ln39' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%p_ZL8weights0_0_addr = getelementptr i3 %p_ZL8weights0_0, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 587 'getelementptr' 'p_ZL8weights0_0_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%p_ZL8weights0_1_addr = getelementptr i3 %p_ZL8weights0_1, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 588 'getelementptr' 'p_ZL8weights0_1_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%p_ZL8weights0_2_addr = getelementptr i3 %p_ZL8weights0_2, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 589 'getelementptr' 'p_ZL8weights0_2_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%p_ZL8weights0_3_addr = getelementptr i3 %p_ZL8weights0_3, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 590 'getelementptr' 'p_ZL8weights0_3_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%p_ZL8weights0_4_addr = getelementptr i3 %p_ZL8weights0_4, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 591 'getelementptr' 'p_ZL8weights0_4_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%p_ZL8weights0_5_addr = getelementptr i3 %p_ZL8weights0_5, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 592 'getelementptr' 'p_ZL8weights0_5_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%p_ZL8weights0_6_addr = getelementptr i3 %p_ZL8weights0_6, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 593 'getelementptr' 'p_ZL8weights0_6_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%p_ZL8weights0_7_addr = getelementptr i3 %p_ZL8weights0_7, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 594 'getelementptr' 'p_ZL8weights0_7_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%p_ZL8weights0_8_addr = getelementptr i3 %p_ZL8weights0_8, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 595 'getelementptr' 'p_ZL8weights0_8_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%p_ZL8weights0_9_addr = getelementptr i3 %p_ZL8weights0_9, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 596 'getelementptr' 'p_ZL8weights0_9_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%p_ZL8weights0_10_addr = getelementptr i3 %p_ZL8weights0_10, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 597 'getelementptr' 'p_ZL8weights0_10_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%p_ZL8weights0_11_addr = getelementptr i3 %p_ZL8weights0_11, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 598 'getelementptr' 'p_ZL8weights0_11_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%p_ZL8weights0_12_addr = getelementptr i3 %p_ZL8weights0_12, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 599 'getelementptr' 'p_ZL8weights0_12_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%p_ZL8weights0_13_addr = getelementptr i3 %p_ZL8weights0_13, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 600 'getelementptr' 'p_ZL8weights0_13_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%p_ZL8weights0_14_addr = getelementptr i3 %p_ZL8weights0_14, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 601 'getelementptr' 'p_ZL8weights0_14_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%p_ZL8weights0_15_addr = getelementptr i3 %p_ZL8weights0_15, i64 0, i64 %zext_ln39" [../top.cpp:39->../top.cpp:199]   --->   Operation 602 'getelementptr' 'p_ZL8weights0_15_addr' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (1.88ns)   --->   "%switch_ln39 = switch i4 %trunc_ln154, void %arrayidx242.i.case.15, i4 0, void %arrayidx242.i.case.0, i4 1, void %arrayidx242.i.case.1, i4 2, void %arrayidx242.i.case.2, i4 3, void %arrayidx242.i.case.3, i4 4, void %arrayidx242.i.case.4, i4 5, void %arrayidx242.i.case.5, i4 6, void %arrayidx242.i.case.6, i4 7, void %arrayidx242.i.case.7, i4 8, void %arrayidx242.i.case.8, i4 9, void %arrayidx242.i.case.9, i4 10, void %arrayidx242.i.case.10, i4 11, void %arrayidx242.i.case.11, i4 12, void %arrayidx242.i.case.12, i4 13, void %arrayidx242.i.case.13, i4 14, void %arrayidx242.i.case.14" [../top.cpp:39->../top.cpp:199]   --->   Operation 603 'switch' 'switch_ln39' <Predicate = (doInit_read & targetLayer_read == 0)> <Delay = 1.88>
ST_1 : Operation 604 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_14_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 604 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 14)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 605 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 14)> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_13_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 606 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 13)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 607 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 13)> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_12_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 608 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 12)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 609 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 12)> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_11_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 610 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 11)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 611 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 11)> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_10_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 612 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 10)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 613 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 10)> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_9_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 614 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 9)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 615 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 9)> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_8_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 616 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 8)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 617 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 8)> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_7_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 618 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 7)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 619 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 7)> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_6_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 620 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 6)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 621 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 6)> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_5_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 622 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 5)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 623 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 5)> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_4_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 624 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 4)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 625 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 4)> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_3_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 626 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 3)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 627 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 3)> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_2_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 628 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 2)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 629 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 2)> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_1_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 630 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 1)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 631 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 1)> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_0_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 632 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 0)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 633 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 0)> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (2.32ns)   --->   "%store_ln39 = store i3 %trunc_ln39, i6 %p_ZL8weights0_15_addr" [../top.cpp:39->../top.cpp:199]   --->   Operation 634 'store' 'store_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 15)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 36> <RAM>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%br_ln39 = br void %arrayidx242.i.exit" [../top.cpp:39->../top.cpp:199]   --->   Operation 635 'br' 'br_ln39' <Predicate = (doInit_read & targetLayer_read == 0 & trunc_ln154 == 15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.91>
ST_2 : Operation 636 [2/2] (6.91ns)   --->   "%call_ln201 = call void @DoCompute, i64 %hostmem, i64 %in_r_read, i64 %out_r_read, i32 %numReps_read, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15, i32 %p_ZL8weights3_0, i32 %p_ZL8weights3_1, i32 %p_ZL8weights3_2, i32 %p_ZL8weights3_3, i32 %p_ZL8weights3_4, i32 %p_ZL8weights3_5, i32 %p_ZL8weights3_6, i32 %p_ZL8weights3_7, i32 %p_ZL8weights3_8, i32 %p_ZL8weights3_9, i32 %p_ZL8weights3_10, i32 %p_ZL8weights3_11, i32 %p_ZL8weights3_12, i32 %p_ZL8weights3_13, i32 %p_ZL8weights3_14, i32 %p_ZL8weights3_15, i16 %p_ZL8threshs3_0, i16 %p_ZL8threshs3_1, i16 %p_ZL8threshs3_2, i16 %p_ZL8threshs3_3, i16 %p_ZL8threshs3_4, i16 %p_ZL8threshs3_5, i16 %p_ZL8threshs3_6, i16 %p_ZL8threshs3_7, i16 %p_ZL8threshs3_8, i16 %p_ZL8threshs3_9, i16 %p_ZL8threshs3_10, i16 %p_ZL8threshs3_11, i16 %p_ZL8threshs3_12, i16 %p_ZL8threshs3_13, i16 %p_ZL8threshs3_14, i16 %p_ZL8threshs3_15, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3, i32 %weights5, i16 %threshs5, i4 %weights6, i16 %threshs6, i8 %weights7, i16 %threshs7, i1 %p_ZL8weights8_0, i1 %p_ZL8weights8_1, i1 %p_ZL8weights8_2, i1 %p_ZL8weights8_3" [../top.cpp:201]   --->   Operation 636 'call' 'call_ln201' <Predicate = true> <Delay = 6.91> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 637 [1/2] (0.00ns)   --->   "%call_ln201 = call void @DoCompute, i64 %hostmem, i64 %in_r_read, i64 %out_r_read, i32 %numReps_read, i3 %p_ZL8weights0_0, i3 %p_ZL8weights0_1, i3 %p_ZL8weights0_2, i3 %p_ZL8weights0_3, i3 %p_ZL8weights0_4, i3 %p_ZL8weights0_5, i3 %p_ZL8weights0_6, i3 %p_ZL8weights0_7, i3 %p_ZL8weights0_8, i3 %p_ZL8weights0_9, i3 %p_ZL8weights0_10, i3 %p_ZL8weights0_11, i3 %p_ZL8weights0_12, i3 %p_ZL8weights0_13, i3 %p_ZL8weights0_14, i3 %p_ZL8weights0_15, i24 %p_ZL8threshs0_0, i24 %p_ZL8threshs0_1, i24 %p_ZL8threshs0_2, i24 %p_ZL8threshs0_3, i24 %p_ZL8threshs0_4, i24 %p_ZL8threshs0_5, i24 %p_ZL8threshs0_6, i24 %p_ZL8threshs0_7, i24 %p_ZL8threshs0_8, i24 %p_ZL8threshs0_9, i24 %p_ZL8threshs0_10, i24 %p_ZL8threshs0_11, i24 %p_ZL8threshs0_12, i24 %p_ZL8threshs0_13, i24 %p_ZL8threshs0_14, i24 %p_ZL8threshs0_15, i32 %p_ZL8weights1_0, i32 %p_ZL8weights1_1, i32 %p_ZL8weights1_2, i32 %p_ZL8weights1_3, i32 %p_ZL8weights1_4, i32 %p_ZL8weights1_5, i32 %p_ZL8weights1_6, i32 %p_ZL8weights1_7, i32 %p_ZL8weights1_8, i32 %p_ZL8weights1_9, i32 %p_ZL8weights1_10, i32 %p_ZL8weights1_11, i32 %p_ZL8weights1_12, i32 %p_ZL8weights1_13, i32 %p_ZL8weights1_14, i32 %p_ZL8weights1_15, i32 %p_ZL8weights1_16, i32 %p_ZL8weights1_17, i32 %p_ZL8weights1_18, i32 %p_ZL8weights1_19, i32 %p_ZL8weights1_20, i32 %p_ZL8weights1_21, i32 %p_ZL8weights1_22, i32 %p_ZL8weights1_23, i32 %p_ZL8weights1_24, i32 %p_ZL8weights1_25, i32 %p_ZL8weights1_26, i32 %p_ZL8weights1_27, i32 %p_ZL8weights1_28, i32 %p_ZL8weights1_29, i32 %p_ZL8weights1_30, i32 %p_ZL8weights1_31, i16 %p_ZL8threshs1_0, i16 %p_ZL8threshs1_1, i16 %p_ZL8threshs1_2, i16 %p_ZL8threshs1_3, i16 %p_ZL8threshs1_4, i16 %p_ZL8threshs1_5, i16 %p_ZL8threshs1_6, i16 %p_ZL8threshs1_7, i16 %p_ZL8threshs1_8, i16 %p_ZL8threshs1_9, i16 %p_ZL8threshs1_10, i16 %p_ZL8threshs1_11, i16 %p_ZL8threshs1_12, i16 %p_ZL8threshs1_13, i16 %p_ZL8threshs1_14, i16 %p_ZL8threshs1_15, i16 %p_ZL8threshs1_16, i16 %p_ZL8threshs1_17, i16 %p_ZL8threshs1_18, i16 %p_ZL8threshs1_19, i16 %p_ZL8threshs1_20, i16 %p_ZL8threshs1_21, i16 %p_ZL8threshs1_22, i16 %p_ZL8threshs1_23, i16 %p_ZL8threshs1_24, i16 %p_ZL8threshs1_25, i16 %p_ZL8threshs1_26, i16 %p_ZL8threshs1_27, i16 %p_ZL8threshs1_28, i16 %p_ZL8threshs1_29, i16 %p_ZL8threshs1_30, i16 %p_ZL8threshs1_31, i32 %p_ZL8weights2_0, i32 %p_ZL8weights2_1, i32 %p_ZL8weights2_2, i32 %p_ZL8weights2_3, i32 %p_ZL8weights2_4, i32 %p_ZL8weights2_5, i32 %p_ZL8weights2_6, i32 %p_ZL8weights2_7, i32 %p_ZL8weights2_8, i32 %p_ZL8weights2_9, i32 %p_ZL8weights2_10, i32 %p_ZL8weights2_11, i32 %p_ZL8weights2_12, i32 %p_ZL8weights2_13, i32 %p_ZL8weights2_14, i32 %p_ZL8weights2_15, i16 %p_ZL8threshs2_0, i16 %p_ZL8threshs2_1, i16 %p_ZL8threshs2_2, i16 %p_ZL8threshs2_3, i16 %p_ZL8threshs2_4, i16 %p_ZL8threshs2_5, i16 %p_ZL8threshs2_6, i16 %p_ZL8threshs2_7, i16 %p_ZL8threshs2_8, i16 %p_ZL8threshs2_9, i16 %p_ZL8threshs2_10, i16 %p_ZL8threshs2_11, i16 %p_ZL8threshs2_12, i16 %p_ZL8threshs2_13, i16 %p_ZL8threshs2_14, i16 %p_ZL8threshs2_15, i32 %p_ZL8weights3_0, i32 %p_ZL8weights3_1, i32 %p_ZL8weights3_2, i32 %p_ZL8weights3_3, i32 %p_ZL8weights3_4, i32 %p_ZL8weights3_5, i32 %p_ZL8weights3_6, i32 %p_ZL8weights3_7, i32 %p_ZL8weights3_8, i32 %p_ZL8weights3_9, i32 %p_ZL8weights3_10, i32 %p_ZL8weights3_11, i32 %p_ZL8weights3_12, i32 %p_ZL8weights3_13, i32 %p_ZL8weights3_14, i32 %p_ZL8weights3_15, i16 %p_ZL8threshs3_0, i16 %p_ZL8threshs3_1, i16 %p_ZL8threshs3_2, i16 %p_ZL8threshs3_3, i16 %p_ZL8threshs3_4, i16 %p_ZL8threshs3_5, i16 %p_ZL8threshs3_6, i16 %p_ZL8threshs3_7, i16 %p_ZL8threshs3_8, i16 %p_ZL8threshs3_9, i16 %p_ZL8threshs3_10, i16 %p_ZL8threshs3_11, i16 %p_ZL8threshs3_12, i16 %p_ZL8threshs3_13, i16 %p_ZL8threshs3_14, i16 %p_ZL8threshs3_15, i32 %p_ZL8weights4_0, i32 %p_ZL8weights4_1, i32 %p_ZL8weights4_2, i32 %p_ZL8weights4_3, i16 %p_ZL8threshs4_0, i16 %p_ZL8threshs4_1, i16 %p_ZL8threshs4_2, i16 %p_ZL8threshs4_3, i32 %weights5, i16 %threshs5, i4 %weights6, i16 %threshs6, i8 %weights7, i16 %threshs7, i1 %p_ZL8weights8_0, i1 %p_ZL8weights8_1, i1 %p_ZL8weights8_2, i1 %p_ZL8weights8_3" [../top.cpp:201]   --->   Operation 637 'call' 'call_ln201' <Predicate = (!doInit_read)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 638 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 638 'br' 'br_ln0' <Predicate = (!doInit_read)> <Delay = 0.00>
ST_3 : Operation 639 [1/1] (0.00ns)   --->   "%br_ln200 = br void %if.end" [../top.cpp:200]   --->   Operation 639 'br' 'br_ln200' <Predicate = (doInit_read)> <Delay = 0.00>
ST_3 : Operation 640 [1/1] (0.00ns)   --->   "%ret_ln203 = ret" [../top.cpp:203]   --->   Operation 640 'ret' 'ret_ln203' <Predicate = true> <Delay = 0.00>

State 4 <SV = 1> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.00ns)   --->   "%br_ln61 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:61->../top.cpp:199]   --->   Operation 641 'br' 'br_ln61' <Predicate = true> <Delay = 0.00>

State 5 <SV = 1> <Delay = 0.00>
ST_5 : Operation 642 [1/1] (0.00ns)   --->   "%br_ln58 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:58->../top.cpp:199]   --->   Operation 642 'br' 'br_ln58' <Predicate = true> <Delay = 0.00>

State 6 <SV = 1> <Delay = 0.00>
ST_6 : Operation 643 [1/1] (0.00ns)   --->   "%br_ln55 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:55->../top.cpp:199]   --->   Operation 643 'br' 'br_ln55' <Predicate = true> <Delay = 0.00>

State 7 <SV = 1> <Delay = 0.00>
ST_7 : Operation 644 [1/1] (0.00ns)   --->   "%br_ln52 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:52->../top.cpp:199]   --->   Operation 644 'br' 'br_ln52' <Predicate = true> <Delay = 0.00>

State 8 <SV = 1> <Delay = 0.00>
ST_8 : Operation 645 [1/1] (0.00ns)   --->   "%br_ln49 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:49->../top.cpp:199]   --->   Operation 645 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>

State 9 <SV = 1> <Delay = 0.00>
ST_9 : Operation 646 [1/1] (0.00ns)   --->   "%br_ln46 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:46->../top.cpp:199]   --->   Operation 646 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>

State 10 <SV = 1> <Delay = 0.00>
ST_10 : Operation 647 [1/1] (0.00ns)   --->   "%br_ln43 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:43->../top.cpp:199]   --->   Operation 647 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>

State 11 <SV = 1> <Delay = 0.00>
ST_11 : Operation 648 [1/1] (0.00ns)   --->   "%br_ln40 = br void %_Z9DoMemInitjjjj7ap_uintILi64EE.exit" [../top.cpp:40->../top.cpp:199]   --->   Operation 648 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.490ns
The critical path consists of the following:
	s_axi read operation ('targetLayer_read', ../top.cpp:154) on port 'targetLayer' (../top.cpp:154) [222]  (1.000 ns)
	'store' operation 0 bit ('store_ln78', ../top.cpp:78->../top.cpp:199) of variable 'trunc_ln78', ../top.cpp:78->../top.cpp:199 on array 'threshs6' [273]  (3.254 ns)
	blocking operation 2.2365 ns on control path)

 <State 2>: 6.912ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln201', ../top.cpp:201) to 'DoCompute' [231]  (6.912 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
