// Seed: 2661274736
module module_0 (
    input uwire id_0
);
  wire id_2;
  assign module_1.id_4 = 0;
  wire id_5;
  logic [7:0] id_6, id_7, id_8;
  assign id_6[1][1 : 1] = (id_2);
  uwire id_9, id_10, id_11 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    output tri id_1,
    output tri id_2,
    output uwire id_3,
    output tri1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wire id_7
);
  reg  id_9;
  wire id_10;
  wire id_11;
  always begin : LABEL_0
    id_9 <= 1;
  end
  reg id_12;
  module_0 modCall_1 (id_0);
  wire   id_13;
  string id_14 = "";
  assign id_9 = id_12;
endmodule
