Abdi, S., Peng, J., Yu, H., Shin, D., Gerstlauer, A., Doemer, R., and Gajski, D. 2003. System-on-Chip Environment (SCE Version 2.2.0 beta): Tutorial. University of California, Irvine, CA. Tech. rep. CECS-TR-03-41.
Baird, M. 2005. IEEE Standard 1666-2005 SystemC Language Reference Manual. IEEE, Los Alamitos, CA.
M. Baleani , A. Ferrari , L. Mangeruca , A. L. Sangiovanni-Vincentelli , U. Freund , E. Schlenker , H.-J. Wolff, Correct-by-Construction Transformations across Design Environments for Model-Based Embedded Software Development, Proceedings of the conference on Design, Automation and Test in Europe, p.1044-1049, March 07-11, 2005[doi>10.1109/DATE.2005.105]
B. Bhattacharya , S. S. Bhattacharyya, Parameterized dataflow modeling of DSP systems, Proceedings of the Acoustics, Speech, and Signal Processing, 2000. on IEEE International Conference, p.3362-3365, June 05-09, 2000[doi>10.1109/ICASSP.2000.860121]
Bhattacharyya, S. S., Buck, J. T., Ha, S., and Lee, E. A. 1995. Generating compact code from dataflow specifications of multi-rate signal processing algorithms. IEEE Trans. Circuits Syst. 42, 3, 138--150.
Shuvra S. Bhattacharyya , Edward A. Lee, Scheduling synchronous dataflow graphs for efficient looping, Journal of VLSI Signal Processing Systems, v.6 n.3, p.271-288, Dec. 1993[doi>10.1007/BF01608539]
Bhattacharyya, S. S., Leupers, R., and Marwedel, P. 2000. Software synthesis and code generation for signal processing systems. IEEE Trans. Circuits Syst. 47, 9.
Bhattacharyya, S. S., Murthy, P., and Lee, E. 1997. APGAN and RPMC: Complementary heuristics for translating DSP block diagrams into efficient software implementations. J. Des. Autom. Embedded Syst.
Bhattacharyya, S. S. and Murthy, P. K. 1995. Optimal parenthesization of lexical orderings for dsp block diagrams. In Proceedings of the International Workshop on Signal Processing. IEEE, Los Alamitos, CA, 177--186.
G. Bilsen , M. Engels , R. Lauwereins , J. Peperstraete, Cycle-static dataflow, IEEE Transactions on Signal Processing, v.44 n.2, p.397-408, February 1996[doi>10.1109/78.485935]
Joseph Buck , Radha Vaidyanathan, Heterogeneous modeling and simulation of embedded systems in El Greco, Proceedings of the eighth international workshop on Hardware/software codesign, p.142-146, May 2000, San Diego, California, USA[doi>10.1145/334012.334042]
Joseph Tobin Buck , Edward A. Lee, Scheduling dynamic dataflow graphs with bounded memory using the token flow model, University of California, Berkeley, 1993
Chabong Choi , Soonhoi Ha, Software synthesis for dynamic data flow graph, Proceedings of the 8th International Workshop on Rapid System Prototyping (RSP '97) Shortening the Path from Specification to Prototype, p.72, June 24-26, 1997
E. A. de Kock , W. J. M. Smits , P. van der Wolf , J.-Y. Brunel , W. M. Kruijtzer , P. Lieverse , K. A. Vissers , G. Essink, YAPI: application modeling for signal processing systems, Proceedings of the 37th Annual Design Automation Conference, p.402-405, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337511]
Stephen A. Edwards , Olivier Tardieu, SHIM: a deterministic model for heterogeneous embedded systems, Proceedings of the 5th ACM international conference on Embedded software, September 18-22, 2005, Jersey City, NJ, USA[doi>10.1145/1086228.1086277]
Joachim Falk , Joachim Keinert , Christian Haubelt , Jürgen Teich , Shuvra S. Bhattacharyya, A generalized static data flow clustering algorithm for mpsoc scheduling of multimedia applications, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450084]
FZI Research Center for Information Technology. 2007. KaSCPar—Karlsruhe SystemC Parser Suite. http://www.fzi.de/sim/kascpar.html.
Marc Geilen , Twan Basten, Reactive process networks, Proceedings of the 4th ACM international conference on Embedded software, September 27-29, 2004, Pisa, Italy[doi>10.1145/1017753.1017778]
Thorsten Grotker, System Design with SystemC, Kluwer Academic Publishers, Norwell, MA, 2002
Hsu, C. and Bhattacharyya, S. S. 2007. Cycle-breaking techniques for scheduling synchronous dataflow graphs. Tech. rep. UMIACS-TR-2007-12, Institute for Advanced Computer Studies, University of Maryland at College Park.
Chia-Jui Hsu , Ming-Yung Ko , Shuvra S. Bhattacharyya, Software synthesis from the dataflow interchange format, Proceedings of the 2005 workshop on Software and compilers for embedded systems, p.37-49, September 29-October 01, 2005, Dallas, Texas[doi>10.1145/1140389.1140394]
Ahmed A. Jerraya , Aimen Bouchhima , Frédéric Pétrot, Programming models and HW-SW interfaces abstraction for multi-processor SoC, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1146981]
Kahn, G. 1974. The semantics of simple language for parallel programming. In Proceedings of the Congress. 471--475.
Tero Kangas , Petri Kukkala , Heikki Orsila , Erno Salminen , Marko Hännikäinen , Timo D. Hämäläinen , Jouni Riihimäki , Kimmo Kuusilinna, UML-based multiprocessor SoC design framework, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.281-320, May 2006[doi>10.1145/1151074.1151077]
Joachim Keinert , Martin Streub&uhorbar;hr , Thomas Schlichter , Joachim Falk , Jens Gladigau , Christian Haubelt , J&uhorbar;rgen Teich , Michael Meredith, SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.14 n.1, p.1-23, January 2009[doi>10.1145/1455229.1455230]
Vida Kianzad , Shuvra S. Bhattacharyya, Efficient Techniques for Clustering and Scheduling onto Embedded Multiprocessors, IEEE Transactions on Parallel and Distributed Systems, v.17 n.7, p.667-680, July 2006[doi>10.1109/TPDS.2006.87]
Lee, E. A. 2004. Overview of the Ptolemy project. Tech. rep. ucb/erl m03/25. Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA.
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.
E. A. Lee , A. Sangiovanni-Vincentelli, A framework for comparing models of computation, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.17 n.12, p.1217-1229, November 2006[doi>10.1109/43.736561]
H. D. Patel , S. K. Shukla, Towards a heterogeneous simulation kernel for system-level models: a SystemC kernel for synchronous data flow models, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.8, p.1261-1271, November 2006[doi>10.1109/TCAD.2005.850819]
Jose Luis Pino , Edward A. Lee , Shuvra S. Bhattacharyya, A Hierarchical Multiprocessor Scheduling System for DSP Applications, Proceedings of the 29th Asilomar Conference on Signals, Systems and Computers (2-Volume Set), p.122, October 30-November 02, 1995
Marco Sgroi , Luciano Lavagno , Yosinori Watanabe , Alberto L. Sangiovanni-Vincentelli, Quasi-Static Scheduling of Embedded Software Using Equal Conflict Nets, Proceedings of the 20th International Conference on Application and Theory of Petri Nets, p.208-227, June 21-25, 1999
Karsten Strehl , Lothar Thiele , Matthias Gries , Dirk Ziegenbein , Rolf Ernst , Jürgen Teich,FunState—an internal design representation for codesign, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.9 n.4, p.524-544, Aug. 2001[doi>10.1109/92.931229]
Sander Stuijk , Marc Geilen , Twan Basten, Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147138]
Sander Stuijk , Marc Geilen , Twan Basten, SDF^3: SDF For Free, Proceedings of the Sixth International Conference on Application of Concurrency to System Design, p.276-278, June 28-30, 2006[doi>10.1109/ACSD.2006.23]
Mark Thompson , Hristo Nikolov , Todor Stefanov , Andy D. Pimentel , Cagkan Erbas , Simon Polstra , Ed F. Deprettere, A framework for rapid system-level exploration, synthesis, and programming of multimedia MP-SoCs, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289823]
Maarten H. Wiggers , Marco J. G. Bekooij , Gerard J. M. Smit, Efficient computation of buffer capacities for cyclo-static dataflow graphs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278647]
Zebelein, C., Falk, J., Haubelt, C., and Teich, J. 2008. Classification of general dataflow actors into known models of computation. In Proceedings of the 6th International Conference on Formal Methods and Models for Co-Design. ACM, New York, 119--128.
Dirk Ziegenbein , Kai Richter , Rolf Ernst , Lothar Thiele , Jürgen Teich, SPI: a system model for heterogeneously specified embedded systems, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.10 n.4, p.379-389, August 2002[doi>10.1109/TVLSI.2002.807767]
