# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_axi_gpio_0_0/sim/gpio_design_axi_gpio_0_0.vhd" \
"../../../../XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_axi_gpio_0_1/sim/gpio_design_axi_gpio_0_1.vhd" \
"../../../../XC7Z020_600_PYNQ_GPIO.ip_user_files/bd/gpio_design/ip/gpio_design_rst_ps7_0_50M_0/sim/gpio_design_rst_ps7_0_50M_0.vhd" \

# Do not sort compile order
nosort
