{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 17:59:49 2019 " "Info: Processing started: Fri Oct 18 17:59:49 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mipsHardware -c mipsHardware --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" "" { Assignment "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register counter\[24\] register produto\[1\] 127.28 MHz 7.857 ns Internal " "Info: Clock \"clk\" has Internal fmax of 127.28 MHz between source register \"counter\[24\]\" and destination register \"produto\[1\]\" (period= 7.857 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.661 ns + Longest register register " "Info: + Longest register to register delay is 7.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter\[24\] 1 REG LCFF_X22_Y12_N5 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y12_N5; Fanout = 4; REG Node = 'counter\[24\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter[24] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.522 ns) + CELL(0.378 ns) 0.900 ns LessThan0~3 2 COMB LCCOMB_X25_Y12_N0 2 " "Info: 2: + IC(0.522 ns) + CELL(0.378 ns) = 0.900 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'LessThan0~3'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { counter[24] LessThan0~3 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.357 ns) 1.510 ns LessThan0~5DUPLICATE 3 COMB LCCOMB_X25_Y12_N10 11 " "Info: 3: + IC(0.253 ns) + CELL(0.357 ns) = 1.510 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 11; COMB Node = 'LessThan0~5DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.610 ns" { LessThan0~3 LessThan0~5DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.225 ns) 2.402 ns counter~6 4 COMB LCCOMB_X25_Y14_N26 3 " "Info: 4: + IC(0.667 ns) + CELL(0.225 ns) = 2.402 ns; Loc. = LCCOMB_X25_Y14_N26; Fanout = 3; COMB Node = 'counter~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.892 ns" { LessThan0~5DUPLICATE counter~6 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.838 ns) + CELL(0.272 ns) 3.512 ns Equal2~6 5 COMB LCCOMB_X26_Y12_N18 1 " "Info: 5: + IC(0.838 ns) + CELL(0.272 ns) = 3.512 ns; Loc. = LCCOMB_X26_Y12_N18; Fanout = 1; COMB Node = 'Equal2~6'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.110 ns" { counter~6 Equal2~6 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.154 ns) 3.878 ns Equal2~7 6 COMB LCCOMB_X26_Y12_N30 2 " "Info: 6: + IC(0.212 ns) + CELL(0.154 ns) = 3.878 ns; Loc. = LCCOMB_X26_Y12_N30; Fanout = 2; COMB Node = 'Equal2~7'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.366 ns" { Equal2~6 Equal2~7 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.378 ns) 4.521 ns Equal2~13DUPLICATE 7 COMB LCCOMB_X26_Y12_N2 91 " "Info: 7: + IC(0.265 ns) + CELL(0.378 ns) = 4.521 ns; Loc. = LCCOMB_X26_Y12_N2; Fanout = 91; COMB Node = 'Equal2~13DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.643 ns" { Equal2~7 Equal2~13DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.629 ns) + CELL(0.053 ns) 5.203 ns counter~33 8 COMB LCCOMB_X25_Y13_N22 2 " "Info: 8: + IC(0.629 ns) + CELL(0.053 ns) = 5.203 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'counter~33'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.682 ns" { Equal2~13DUPLICATE counter~33 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.596 ns) + CELL(0.228 ns) 6.027 ns Equal3~2 9 COMB LCCOMB_X26_Y12_N22 2 " "Info: 9: + IC(0.596 ns) + CELL(0.228 ns) = 6.027 ns; Loc. = LCCOMB_X26_Y12_N22; Fanout = 2; COMB Node = 'Equal3~2'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.824 ns" { counter~33 Equal3~2 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.154 ns) 6.398 ns Equal3~8DUPLICATE 10 COMB LCCOMB_X26_Y12_N14 55 " "Info: 10: + IC(0.217 ns) + CELL(0.154 ns) = 6.398 ns; Loc. = LCCOMB_X26_Y12_N14; Fanout = 55; COMB Node = 'Equal3~8DUPLICATE'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.371 ns" { Equal3~2 Equal3~8DUPLICATE } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.397 ns) 7.661 ns produto\[1\] 11 REG LCFF_X29_Y16_N3 3 " "Info: 11: + IC(0.866 ns) + CELL(0.397 ns) = 7.661 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'produto\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.263 ns" { Equal3~8DUPLICATE produto[1] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.596 ns ( 33.89 % ) " "Info: Total cell delay = 2.596 ns ( 33.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.065 ns ( 66.11 % ) " "Info: Total interconnect delay = 5.065 ns ( 66.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.661 ns" { counter[24] LessThan0~3 LessThan0~5DUPLICATE counter~6 Equal2~6 Equal2~7 Equal2~13DUPLICATE counter~33 Equal3~2 Equal3~8DUPLICATE produto[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.661 ns" { counter[24] {} LessThan0~3 {} LessThan0~5DUPLICATE {} counter~6 {} Equal2~6 {} Equal2~7 {} Equal2~13DUPLICATE {} counter~33 {} Equal3~2 {} Equal3~8DUPLICATE {} produto[1] {} } { 0.000ns 0.522ns 0.253ns 0.667ns 0.838ns 0.212ns 0.265ns 0.629ns 0.596ns 0.217ns 0.866ns } { 0.000ns 0.378ns 0.357ns 0.225ns 0.272ns 0.154ns 0.378ns 0.053ns 0.228ns 0.154ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.012 ns - Smallest " "Info: - Smallest clock skew is -0.012 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.471 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 223 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 223; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns produto\[1\] 3 REG LCFF_X29_Y16_N3 3 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 3; REG Node = 'produto\[1\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.274 ns" { clk~clkctrl produto[1] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl produto[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} produto[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.483 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.483 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 223 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 223; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.668 ns) + CELL(0.618 ns) 2.483 ns counter\[24\] 3 REG LCFF_X22_Y12_N5 4 " "Info: 3: + IC(0.668 ns) + CELL(0.618 ns) = 2.483 ns; Loc. = LCFF_X22_Y12_N5; Fanout = 4; REG Node = 'counter\[24\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.286 ns" { clk~clkctrl counter[24] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.28 % ) " "Info: Total cell delay = 1.472 ns ( 59.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.011 ns ( 40.72 % ) " "Info: Total interconnect delay = 1.011 ns ( 40.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl produto[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} produto[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "7.661 ns" { counter[24] LessThan0~3 LessThan0~5DUPLICATE counter~6 Equal2~6 Equal2~7 Equal2~13DUPLICATE counter~33 Equal3~2 Equal3~8DUPLICATE produto[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "7.661 ns" { counter[24] {} LessThan0~3 {} LessThan0~5DUPLICATE {} counter~6 {} Equal2~6 {} Equal2~7 {} Equal2~13DUPLICATE {} counter~33 {} Equal3~2 {} Equal3~8DUPLICATE {} produto[1] {} } { 0.000ns 0.522ns 0.253ns 0.667ns 0.838ns 0.212ns 0.265ns 0.629ns 0.596ns 0.217ns 0.866ns } { 0.000ns 0.378ns 0.357ns 0.225ns 0.272ns 0.154ns 0.378ns 0.053ns 0.228ns 0.154ns 0.397ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.471 ns" { clk clk~clkctrl produto[1] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.471 ns" { clk {} clk~combout {} clk~clkctrl {} produto[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.483 ns" { clk clk~clkctrl counter[24] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.483 ns" { clk {} clk~combout {} clk~clkctrl {} counter[24] {} } { 0.000ns 0.000ns 0.343ns 0.668ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "produto\[54\] a\[2\] clk 10.260 ns register " "Info: tsu for register \"produto\[54\]\" (data pin = \"a\[2\]\", clock pin = \"clk\") is 10.260 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.650 ns + Longest pin register " "Info: + Longest pin to register delay is 12.650 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns a\[2\] 1 PIN PIN_F1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_F1; Fanout = 3; PIN Node = 'a\[2\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { a[2] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.249 ns) + CELL(0.516 ns) 6.595 ns Add0~10 2 COMB LCCOMB_X30_Y14_N4 2 " "Info: 2: + IC(5.249 ns) + CELL(0.516 ns) = 6.595 ns; Loc. = LCCOMB_X30_Y14_N4; Fanout = 2; COMB Node = 'Add0~10'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "5.765 ns" { a[2] Add0~10 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.630 ns Add0~14 3 COMB LCCOMB_X30_Y14_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 6.630 ns; Loc. = LCCOMB_X30_Y14_N6; Fanout = 2; COMB Node = 'Add0~14'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~10 Add0~14 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.665 ns Add0~18 4 COMB LCCOMB_X30_Y14_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 6.665 ns; Loc. = LCCOMB_X30_Y14_N8; Fanout = 2; COMB Node = 'Add0~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~14 Add0~18 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.700 ns Add0~22 5 COMB LCCOMB_X30_Y14_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 6.700 ns; Loc. = LCCOMB_X30_Y14_N10; Fanout = 2; COMB Node = 'Add0~22'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~18 Add0~22 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.735 ns Add0~26 6 COMB LCCOMB_X30_Y14_N12 2 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 6.735 ns; Loc. = LCCOMB_X30_Y14_N12; Fanout = 2; COMB Node = 'Add0~26'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~22 Add0~26 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.831 ns Add0~30 7 COMB LCCOMB_X30_Y14_N14 2 " "Info: 7: + IC(0.000 ns) + CELL(0.096 ns) = 6.831 ns; Loc. = LCCOMB_X30_Y14_N14; Fanout = 2; COMB Node = 'Add0~30'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.096 ns" { Add0~26 Add0~30 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.866 ns Add0~34 8 COMB LCCOMB_X30_Y14_N16 2 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 6.866 ns; Loc. = LCCOMB_X30_Y14_N16; Fanout = 2; COMB Node = 'Add0~34'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~30 Add0~34 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.901 ns Add0~38 9 COMB LCCOMB_X30_Y14_N18 2 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 6.901 ns; Loc. = LCCOMB_X30_Y14_N18; Fanout = 2; COMB Node = 'Add0~38'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~34 Add0~38 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.936 ns Add0~42 10 COMB LCCOMB_X30_Y14_N20 2 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 6.936 ns; Loc. = LCCOMB_X30_Y14_N20; Fanout = 2; COMB Node = 'Add0~42'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~38 Add0~42 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 6.971 ns Add0~46 11 COMB LCCOMB_X30_Y14_N22 2 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 6.971 ns; Loc. = LCCOMB_X30_Y14_N22; Fanout = 2; COMB Node = 'Add0~46'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~42 Add0~46 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.006 ns Add0~50 12 COMB LCCOMB_X30_Y14_N24 2 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 7.006 ns; Loc. = LCCOMB_X30_Y14_N24; Fanout = 2; COMB Node = 'Add0~50'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~46 Add0~50 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.041 ns Add0~54 13 COMB LCCOMB_X30_Y14_N26 2 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 7.041 ns; Loc. = LCCOMB_X30_Y14_N26; Fanout = 2; COMB Node = 'Add0~54'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~50 Add0~54 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.076 ns Add0~58 14 COMB LCCOMB_X30_Y14_N28 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 7.076 ns; Loc. = LCCOMB_X30_Y14_N28; Fanout = 2; COMB Node = 'Add0~58'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~54 Add0~58 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.200 ns) 7.276 ns Add0~62 15 COMB LCCOMB_X30_Y14_N30 2 " "Info: 15: + IC(0.000 ns) + CELL(0.200 ns) = 7.276 ns; Loc. = LCCOMB_X30_Y14_N30; Fanout = 2; COMB Node = 'Add0~62'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.200 ns" { Add0~58 Add0~62 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.311 ns Add0~66 16 COMB LCCOMB_X30_Y13_N0 2 " "Info: 16: + IC(0.000 ns) + CELL(0.035 ns) = 7.311 ns; Loc. = LCCOMB_X30_Y13_N0; Fanout = 2; COMB Node = 'Add0~66'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~62 Add0~66 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.346 ns Add0~70 17 COMB LCCOMB_X30_Y13_N2 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 7.346 ns; Loc. = LCCOMB_X30_Y13_N2; Fanout = 2; COMB Node = 'Add0~70'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~66 Add0~70 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 7.381 ns Add0~74 18 COMB LCCOMB_X30_Y13_N4 2 " "Info: 18: + IC(0.000 ns) + CELL(0.035 ns) = 7.381 ns; Loc. = LCCOMB_X30_Y13_N4; Fanout = 2; COMB Node = 'Add0~74'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add0~70 Add0~74 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 7.506 ns Add0~77 19 COMB LCCOMB_X30_Y13_N6 1 " "Info: 19: + IC(0.000 ns) + CELL(0.125 ns) = 7.506 ns; Loc. = LCCOMB_X30_Y13_N6; Fanout = 1; COMB Node = 'Add0~77'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Add0~74 Add0~77 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.132 ns) + CELL(0.228 ns) 8.866 ns sub~18 20 COMB LCCOMB_X29_Y14_N12 3 " "Info: 20: + IC(1.132 ns) + CELL(0.228 ns) = 8.866 ns; Loc. = LCCOMB_X29_Y14_N12; Fanout = 3; COMB Node = 'sub~18'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.360 ns" { Add0~77 sub~18 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.714 ns) + CELL(0.350 ns) 9.930 ns Add1~211 21 COMB LCCOMB_X29_Y12_N24 2 " "Info: 21: + IC(0.714 ns) + CELL(0.350 ns) = 9.930 ns; Loc. = LCCOMB_X29_Y12_N24; Fanout = 2; COMB Node = 'Add1~211'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.064 ns" { sub~18 Add1~211 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.965 ns Add1~215 22 COMB LCCOMB_X29_Y12_N26 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 9.965 ns; Loc. = LCCOMB_X29_Y12_N26; Fanout = 2; COMB Node = 'Add1~215'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~211 Add1~215 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 10.000 ns Add1~219 23 COMB LCCOMB_X29_Y12_N28 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 10.000 ns; Loc. = LCCOMB_X29_Y12_N28; Fanout = 2; COMB Node = 'Add1~219'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~215 Add1~219 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 10.125 ns Add1~222 24 COMB LCCOMB_X29_Y12_N30 1 " "Info: 24: + IC(0.000 ns) + CELL(0.125 ns) = 10.125 ns; Loc. = LCCOMB_X29_Y12_N30; Fanout = 1; COMB Node = 'Add1~222'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~219 Add1~222 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.885 ns) + CELL(0.053 ns) 11.063 ns Selector9~0 25 COMB LCCOMB_X27_Y16_N12 2 " "Info: 25: + IC(0.885 ns) + CELL(0.053 ns) = 11.063 ns; Loc. = LCCOMB_X27_Y16_N12; Fanout = 2; COMB Node = 'Selector9~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.938 ns" { Add1~222 Selector9~0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.309 ns) 12.650 ns produto\[54\] 26 REG LCFF_X29_Y12_N9 1 " "Info: 26: + IC(1.278 ns) + CELL(0.309 ns) = 12.650 ns; Loc. = LCFF_X29_Y12_N9; Fanout = 1; REG Node = 'produto\[54\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.587 ns" { Selector9~0 produto[54] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.392 ns ( 26.81 % ) " "Info: Total cell delay = 3.392 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.258 ns ( 73.19 % ) " "Info: Total interconnect delay = 9.258 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.650 ns" { a[2] Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~77 sub~18 Add1~211 Add1~215 Add1~219 Add1~222 Selector9~0 produto[54] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.650 ns" { a[2] {} a[2]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~77 {} sub~18 {} Add1~211 {} Add1~215 {} Add1~219 {} Add1~222 {} Selector9~0 {} produto[54] {} } { 0.000ns 0.000ns 5.249ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.132ns 0.714ns 0.000ns 0.000ns 0.000ns 0.885ns 1.278ns } { 0.000ns 0.830ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.480 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.480 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 223 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 223; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.618 ns) 2.480 ns produto\[54\] 3 REG LCFF_X29_Y12_N9 1 " "Info: 3: + IC(0.665 ns) + CELL(0.618 ns) = 2.480 ns; Loc. = LCFF_X29_Y12_N9; Fanout = 1; REG Node = 'produto\[54\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.283 ns" { clk~clkctrl produto[54] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.35 % ) " "Info: Total cell delay = 1.472 ns ( 59.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.008 ns ( 40.65 % ) " "Info: Total interconnect delay = 1.008 ns ( 40.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl produto[54] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} produto[54] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "12.650 ns" { a[2] Add0~10 Add0~14 Add0~18 Add0~22 Add0~26 Add0~30 Add0~34 Add0~38 Add0~42 Add0~46 Add0~50 Add0~54 Add0~58 Add0~62 Add0~66 Add0~70 Add0~74 Add0~77 sub~18 Add1~211 Add1~215 Add1~219 Add1~222 Selector9~0 produto[54] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "12.650 ns" { a[2] {} a[2]~combout {} Add0~10 {} Add0~14 {} Add0~18 {} Add0~22 {} Add0~26 {} Add0~30 {} Add0~34 {} Add0~38 {} Add0~42 {} Add0~46 {} Add0~50 {} Add0~54 {} Add0~58 {} Add0~62 {} Add0~66 {} Add0~70 {} Add0~74 {} Add0~77 {} sub~18 {} Add1~211 {} Add1~215 {} Add1~219 {} Add1~222 {} Selector9~0 {} produto[54] {} } { 0.000ns 0.000ns 5.249ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.132ns 0.714ns 0.000ns 0.000ns 0.000ns 0.885ns 1.278ns } { 0.000ns 0.830ns 0.516ns 0.035ns 0.035ns 0.035ns 0.035ns 0.096ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.200ns 0.035ns 0.035ns 0.035ns 0.125ns 0.228ns 0.350ns 0.035ns 0.035ns 0.125ns 0.053ns 0.309ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.480 ns" { clk clk~clkctrl produto[54] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.480 ns" { clk {} clk~combout {} clk~clkctrl {} produto[54] {} } { 0.000ns 0.000ns 0.343ns 0.665ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk lo\[18\] lo\[18\]~reg0 7.157 ns register " "Info: tco from clock \"clk\" to destination pin \"lo\[18\]\" through register \"lo\[18\]~reg0\" is 7.157 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.489 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 223 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 223; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.674 ns) + CELL(0.618 ns) 2.489 ns lo\[18\]~reg0 3 REG LCFF_X27_Y11_N5 1 " "Info: 3: + IC(0.674 ns) + CELL(0.618 ns) = 2.489 ns; Loc. = LCFF_X27_Y11_N5; Fanout = 1; REG Node = 'lo\[18\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.292 ns" { clk~clkctrl lo[18]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.14 % ) " "Info: Total cell delay = 1.472 ns ( 59.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 40.86 % ) " "Info: Total interconnect delay = 1.017 ns ( 40.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl lo[18]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} lo[18]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.574 ns + Longest register pin " "Info: + Longest register to pin delay is 4.574 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lo\[18\]~reg0 1 REG LCFF_X27_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N5; Fanout = 1; REG Node = 'lo\[18\]~reg0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { lo[18]~reg0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.430 ns) + CELL(2.144 ns) 4.574 ns lo\[18\] 2 PIN PIN_L21 0 " "Info: 2: + IC(2.430 ns) + CELL(2.144 ns) = 4.574 ns; Loc. = PIN_L21; Fanout = 0; PIN Node = 'lo\[18\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.574 ns" { lo[18]~reg0 lo[18] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.144 ns ( 46.87 % ) " "Info: Total cell delay = 2.144 ns ( 46.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.430 ns ( 53.13 % ) " "Info: Total interconnect delay = 2.430 ns ( 53.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.574 ns" { lo[18]~reg0 lo[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.574 ns" { lo[18]~reg0 {} lo[18] {} } { 0.000ns 2.430ns } { 0.000ns 2.144ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.489 ns" { clk clk~clkctrl lo[18]~reg0 } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.489 ns" { clk {} clk~combout {} clk~clkctrl {} lo[18]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.674ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.574 ns" { lo[18]~reg0 lo[18] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.574 ns" { lo[18]~reg0 {} lo[18] {} } { 0.000ns 2.430ns } { 0.000ns 2.144ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "produto\[32\] b\[16\] clk -1.727 ns register " "Info: th for register \"produto\[32\]\" (data pin = \"b\[16\]\", clock pin = \"clk\") is -1.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.478 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.478 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 223 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 223; COMB Node = 'clk~clkctrl'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.663 ns) + CELL(0.618 ns) 2.478 ns produto\[32\] 3 REG LCFF_X29_Y14_N5 2 " "Info: 3: + IC(0.663 ns) + CELL(0.618 ns) = 2.478 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 2; REG Node = 'produto\[32\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.281 ns" { clk~clkctrl produto[32] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.40 % ) " "Info: Total cell delay = 1.472 ns ( 59.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.006 ns ( 40.60 % ) " "Info: Total interconnect delay = 1.006 ns ( 40.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl produto[32] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} produto[32] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.354 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.354 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns b\[16\] 1 PIN PIN_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_N1; Fanout = 2; PIN Node = 'b\[16\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "" { b[16] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.436 ns) 2.836 ns Add1~71 2 COMB LCCOMB_X29_Y15_N2 1 " "Info: 2: + IC(1.536 ns) + CELL(0.436 ns) = 2.836 ns; Loc. = LCCOMB_X29_Y15_N2; Fanout = 1; COMB Node = 'Add1~71'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "1.972 ns" { b[16] Add1~71 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.871 ns Add1~75 3 COMB LCCOMB_X29_Y15_N4 1 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 2.871 ns; Loc. = LCCOMB_X29_Y15_N4; Fanout = 1; COMB Node = 'Add1~75'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~71 Add1~75 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.906 ns Add1~79 4 COMB LCCOMB_X29_Y15_N6 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 2.906 ns; Loc. = LCCOMB_X29_Y15_N6; Fanout = 1; COMB Node = 'Add1~79'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~75 Add1~79 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.941 ns Add1~83 5 COMB LCCOMB_X29_Y15_N8 1 " "Info: 5: + IC(0.000 ns) + CELL(0.035 ns) = 2.941 ns; Loc. = LCCOMB_X29_Y15_N8; Fanout = 1; COMB Node = 'Add1~83'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~79 Add1~83 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 2.976 ns Add1~87 6 COMB LCCOMB_X29_Y15_N10 1 " "Info: 6: + IC(0.000 ns) + CELL(0.035 ns) = 2.976 ns; Loc. = LCCOMB_X29_Y15_N10; Fanout = 1; COMB Node = 'Add1~87'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~83 Add1~87 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.011 ns Add1~91 7 COMB LCCOMB_X29_Y15_N12 1 " "Info: 7: + IC(0.000 ns) + CELL(0.035 ns) = 3.011 ns; Loc. = LCCOMB_X29_Y15_N12; Fanout = 1; COMB Node = 'Add1~91'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~87 Add1~91 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 3.135 ns Add1~95 8 COMB LCCOMB_X29_Y15_N14 1 " "Info: 8: + IC(0.000 ns) + CELL(0.124 ns) = 3.135 ns; Loc. = LCCOMB_X29_Y15_N14; Fanout = 1; COMB Node = 'Add1~95'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.124 ns" { Add1~91 Add1~95 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.170 ns Add1~99 9 COMB LCCOMB_X29_Y15_N16 1 " "Info: 9: + IC(0.000 ns) + CELL(0.035 ns) = 3.170 ns; Loc. = LCCOMB_X29_Y15_N16; Fanout = 1; COMB Node = 'Add1~99'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~95 Add1~99 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.205 ns Add1~103 10 COMB LCCOMB_X29_Y15_N18 1 " "Info: 10: + IC(0.000 ns) + CELL(0.035 ns) = 3.205 ns; Loc. = LCCOMB_X29_Y15_N18; Fanout = 1; COMB Node = 'Add1~103'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~99 Add1~103 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.240 ns Add1~107 11 COMB LCCOMB_X29_Y15_N20 1 " "Info: 11: + IC(0.000 ns) + CELL(0.035 ns) = 3.240 ns; Loc. = LCCOMB_X29_Y15_N20; Fanout = 1; COMB Node = 'Add1~107'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~103 Add1~107 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.275 ns Add1~111 12 COMB LCCOMB_X29_Y15_N22 1 " "Info: 12: + IC(0.000 ns) + CELL(0.035 ns) = 3.275 ns; Loc. = LCCOMB_X29_Y15_N22; Fanout = 1; COMB Node = 'Add1~111'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~107 Add1~111 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.310 ns Add1~115 13 COMB LCCOMB_X29_Y15_N24 1 " "Info: 13: + IC(0.000 ns) + CELL(0.035 ns) = 3.310 ns; Loc. = LCCOMB_X29_Y15_N24; Fanout = 1; COMB Node = 'Add1~115'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~111 Add1~115 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.345 ns Add1~119 14 COMB LCCOMB_X29_Y15_N26 1 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 3.345 ns; Loc. = LCCOMB_X29_Y15_N26; Fanout = 1; COMB Node = 'Add1~119'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~115 Add1~119 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.380 ns Add1~123 15 COMB LCCOMB_X29_Y15_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 3.380 ns; Loc. = LCCOMB_X29_Y15_N28; Fanout = 1; COMB Node = 'Add1~123'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~119 Add1~123 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 3.558 ns Add1~127 16 COMB LCCOMB_X29_Y15_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.178 ns) = 3.558 ns; Loc. = LCCOMB_X29_Y15_N30; Fanout = 1; COMB Node = 'Add1~127'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.178 ns" { Add1~123 Add1~127 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 3.593 ns Add1~131 17 COMB LCCOMB_X29_Y14_N16 2 " "Info: 17: + IC(0.000 ns) + CELL(0.035 ns) = 3.593 ns; Loc. = LCCOMB_X29_Y14_N16; Fanout = 2; COMB Node = 'Add1~131'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.035 ns" { Add1~127 Add1~131 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 3.718 ns Add1~134 18 COMB LCCOMB_X29_Y14_N18 1 " "Info: 18: + IC(0.000 ns) + CELL(0.125 ns) = 3.718 ns; Loc. = LCCOMB_X29_Y14_N18; Fanout = 1; COMB Node = 'Add1~134'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.125 ns" { Add1~131 Add1~134 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.225 ns) 4.199 ns Selector31~0 19 COMB LCCOMB_X29_Y14_N4 2 " "Info: 19: + IC(0.256 ns) + CELL(0.225 ns) = 4.199 ns; Loc. = LCCOMB_X29_Y14_N4; Fanout = 2; COMB Node = 'Selector31~0'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.481 ns" { Add1~134 Selector31~0 } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.354 ns produto\[32\] 20 REG LCFF_X29_Y14_N5 2 " "Info: 20: + IC(0.000 ns) + CELL(0.155 ns) = 4.354 ns; Loc. = LCFF_X29_Y14_N5; Fanout = 2; REG Node = 'produto\[32\]'" {  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "0.155 ns" { Selector31~0 produto[32] } "NODE_NAME" } } { "mult.sv" "" { Text "E:/Users/fmln/Downloads/cpu_hardware/CPUQuartus/mult.sv" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.562 ns ( 58.84 % ) " "Info: Total cell delay = 2.562 ns ( 58.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.792 ns ( 41.16 % ) " "Info: Total interconnect delay = 1.792 ns ( 41.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.354 ns" { b[16] Add1~71 Add1~75 Add1~79 Add1~83 Add1~87 Add1~91 Add1~95 Add1~99 Add1~103 Add1~107 Add1~111 Add1~115 Add1~119 Add1~123 Add1~127 Add1~131 Add1~134 Selector31~0 produto[32] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.354 ns" { b[16] {} b[16]~combout {} Add1~71 {} Add1~75 {} Add1~79 {} Add1~83 {} Add1~87 {} Add1~91 {} Add1~95 {} Add1~99 {} Add1~103 {} Add1~107 {} Add1~111 {} Add1~115 {} Add1~119 {} Add1~123 {} Add1~127 {} Add1~131 {} Add1~134 {} Selector31~0 {} produto[32] {} } { 0.000ns 0.000ns 1.536ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.000ns } { 0.000ns 0.864ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "2.478 ns" { clk clk~clkctrl produto[32] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "2.478 ns" { clk {} clk~combout {} clk~clkctrl {} produto[32] {} } { 0.000ns 0.000ns 0.343ns 0.663ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/programfiles/quartus/altera/91sp2/quartus/bin64/TimingClosureFloorplan.fld" "" "4.354 ns" { b[16] Add1~71 Add1~75 Add1~79 Add1~83 Add1~87 Add1~91 Add1~95 Add1~99 Add1~103 Add1~107 Add1~111 Add1~115 Add1~119 Add1~123 Add1~127 Add1~131 Add1~134 Selector31~0 produto[32] } "NODE_NAME" } } { "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/programfiles/quartus/altera/91sp2/quartus/bin64/Technology_Viewer.qrui" "4.354 ns" { b[16] {} b[16]~combout {} Add1~71 {} Add1~75 {} Add1~79 {} Add1~83 {} Add1~87 {} Add1~91 {} Add1~95 {} Add1~99 {} Add1~103 {} Add1~107 {} Add1~111 {} Add1~115 {} Add1~119 {} Add1~123 {} Add1~127 {} Add1~131 {} Add1~134 {} Selector31~0 {} produto[32] {} } { 0.000ns 0.000ns 1.536ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.256ns 0.000ns } { 0.000ns 0.864ns 0.436ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.124ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.178ns 0.035ns 0.125ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4373 " "Info: Peak virtual memory: 4373 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 17:59:50 2019 " "Info: Processing ended: Fri Oct 18 17:59:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
