

================================================================
== Vitis HLS Report for 'fft_stage_8'
================================================================
* Date:           Fri Jun 30 11:19:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.51>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 0, i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 16 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln43 = store i9 0, i9 %j" [fft_baseline/fft.cpp:43]   --->   Operation 17 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln43 = store i2 0, i2 %t" [fft_baseline/fft.cpp:43]   --->   Operation 18 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [fft_baseline/fft.cpp:43]   --->   Operation 19 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten_load, i10 512" [fft_baseline/fft.cpp:43]   --->   Operation 21 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln43 = add i10 %indvar_flatten_load, i10 1" [fft_baseline/fft.cpp:43]   --->   Operation 22 'add' 'add_ln43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc42, void %for.end44" [fft_baseline/fft.cpp:43]   --->   Operation 23 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%t_load = load i2 %t" [fft_baseline/fft.cpp:46]   --->   Operation 24 'load' 't_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i9 %j" [fft_baseline/fft.cpp:43]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.39ns)   --->   "%icmp_ln46 = icmp_eq  i2 %t_load, i2 2" [fft_baseline/fft.cpp:46]   --->   Operation 26 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.34ns)   --->   "%select_ln43 = select i1 %icmp_ln46, i2 0, i2 %t_load" [fft_baseline/fft.cpp:43]   --->   Operation 27 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.90ns)   --->   "%add_ln43_1 = add i9 %j_load, i9 1" [fft_baseline/fft.cpp:43]   --->   Operation 28 'add' 'add_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i9 %add_ln43_1" [fft_baseline/fft.cpp:43]   --->   Operation 29 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i9 %j_load" [fft_baseline/fft.cpp:43]   --->   Operation 30 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.40ns)   --->   "%select_ln43_2 = select i1 %icmp_ln46, i8 %trunc_ln43, i8 %trunc_ln43_1" [fft_baseline/fft.cpp:43]   --->   Operation 31 'select' 'select_ln43_2' <Predicate = (!icmp_ln43)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%select_ln43_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %select_ln43_2, i1 0" [fft_baseline/fft.cpp:43]   --->   Operation 32 'bitconcatenate' 'select_ln43_1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %select_ln43_1" [fft_baseline/fft.cpp:43]   --->   Operation 33 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%W_real15_addr = getelementptr i32 %W_real15, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 34 'getelementptr' 'W_real15_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (1.29ns)   --->   "%W_real15_load = load i9 %W_real15_addr" [fft_baseline/fft.cpp:43]   --->   Operation 35 'load' 'W_real15_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%W_imag7_addr = getelementptr i32 %W_imag7, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 36 'getelementptr' 'W_imag7_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.29ns)   --->   "%W_imag7_load = load i9 %W_imag7_addr" [fft_baseline/fft.cpp:43]   --->   Operation 37 'load' 'W_imag7_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%select_ln43_3 = select i1 %icmp_ln46, i9 %add_ln43_1, i9 %j_load" [fft_baseline/fft.cpp:43]   --->   Operation 38 'select' 'select_ln43_3' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i2 %select_ln43" [fft_baseline/fft.cpp:47]   --->   Operation 39 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i1.i9, i1 %trunc_ln47, i9 %select_ln43_3" [fft_baseline/fft.cpp:47]   --->   Operation 40 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.93ns)   --->   "%add_ln53 = add i10 %or_ln, i10 256" [fft_baseline/fft.cpp:53]   --->   Operation 41 'add' 'add_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %add_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 42 'zext' 'zext_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 43 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 44 'load' 'X_R_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 45 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 46 'load' 'X_I_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 47 [1/1] (0.62ns)   --->   "%add_ln46 = add i2 %select_ln43, i2 1" [fft_baseline/fft.cpp:46]   --->   Operation 47 'add' 'add_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 %add_ln43, i10 %indvar_flatten" [fft_baseline/fft.cpp:46]   --->   Operation 48 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln46 = store i9 %select_ln43_3, i9 %j" [fft_baseline/fft.cpp:46]   --->   Operation 49 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln46 = store i2 %add_ln46, i2 %t" [fft_baseline/fft.cpp:46]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 51 [1/2] (1.29ns)   --->   "%W_real15_load = load i9 %W_real15_addr" [fft_baseline/fft.cpp:43]   --->   Operation 51 'load' 'W_real15_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%W_imag7_load = load i9 %W_imag7_addr" [fft_baseline/fft.cpp:43]   --->   Operation 52 'load' 'W_imag7_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 53 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 53 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 54 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 %W_real15_load" [fft_baseline/fft.cpp:54]   --->   Operation 54 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 55 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 56 [2/2] (5.91ns)   --->   "%mul4 = fmul i32 %X_I_load, i32 %W_imag7_load" [fft_baseline/fft.cpp:54]   --->   Operation 56 'fmul' 'mul4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [2/2] (5.91ns)   --->   "%mul5 = fmul i32 %X_I_load, i32 %W_real15_load" [fft_baseline/fft.cpp:55]   --->   Operation 57 'fmul' 'mul5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (5.91ns)   --->   "%mul6 = fmul i32 %X_R_load, i32 %W_imag7_load" [fft_baseline/fft.cpp:55]   --->   Operation 58 'fmul' 'mul6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 59 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_R_load, i32 %W_real15_load" [fft_baseline/fft.cpp:54]   --->   Operation 59 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/2] (5.91ns)   --->   "%mul4 = fmul i32 %X_I_load, i32 %W_imag7_load" [fft_baseline/fft.cpp:54]   --->   Operation 60 'fmul' 'mul4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (5.91ns)   --->   "%mul5 = fmul i32 %X_I_load, i32 %W_real15_load" [fft_baseline/fft.cpp:55]   --->   Operation 61 'fmul' 'mul5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (5.91ns)   --->   "%mul6 = fmul i32 %X_R_load, i32 %W_imag7_load" [fft_baseline/fft.cpp:55]   --->   Operation 62 'fmul' 'mul6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 63 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul4" [fft_baseline/fft.cpp:54]   --->   Operation 63 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul5, i32 %mul6" [fft_baseline/fft.cpp:55]   --->   Operation 64 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln" [fft_baseline/fft.cpp:51]   --->   Operation 65 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul4" [fft_baseline/fft.cpp:54]   --->   Operation 66 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul5, i32 %mul6" [fft_baseline/fft.cpp:55]   --->   Operation 67 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%X_R_addr_2 = getelementptr i32 %X_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:56]   --->   Operation 68 'getelementptr' 'X_R_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (1.29ns)   --->   "%X_R_load_2 = load i10 %X_R_addr_2" [fft_baseline/fft.cpp:56]   --->   Operation 69 'load' 'X_R_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%X_I_addr_2 = getelementptr i32 %X_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:57]   --->   Operation 70 'getelementptr' 'X_I_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (1.29ns)   --->   "%X_I_load_2 = load i10 %X_I_addr_2" [fft_baseline/fft.cpp:57]   --->   Operation 71 'load' 'X_I_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 72 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul, i32 %mul4" [fft_baseline/fft.cpp:54]   --->   Operation 72 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul5, i32 %mul6" [fft_baseline/fft.cpp:55]   --->   Operation 73 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/2] (1.29ns)   --->   "%X_R_load_2 = load i10 %X_R_addr_2" [fft_baseline/fft.cpp:56]   --->   Operation 74 'load' 'X_R_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 75 [1/2] (1.29ns)   --->   "%X_I_load_2 = load i10 %X_I_addr_2" [fft_baseline/fft.cpp:57]   --->   Operation 75 'load' 'X_I_load_2' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 76 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_2, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 76 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [3/3] (7.29ns)   --->   "%sub2 = fsub i32 %X_I_load_2, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 77 'fsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_2, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 78 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [3/3] (7.29ns)   --->   "%add2 = fadd i32 %X_I_load_2, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 79 'fadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 80 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_2, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 80 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 81 [2/3] (7.29ns)   --->   "%sub2 = fsub i32 %X_I_load_2, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 81 'fsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_2, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 82 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/3] (7.29ns)   --->   "%add2 = fadd i32 %X_I_load_2, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 83 'fadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 84 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_2, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 84 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 85 [1/3] (7.29ns)   --->   "%sub2 = fsub i32 %X_I_load_2, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 85 'fsub' 'sub2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_2, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 86 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/3] (7.29ns)   --->   "%add2 = fadd i32 %X_I_load_2, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 87 'fadd' 'add2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 101 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 101 'ret' 'ret_ln62' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @butterfly_loop_dft_loop_str"   --->   Operation 88 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 89 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fft_baseline/fft.cpp:49]   --->   Operation 90 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fft_baseline/fft.cpp:46]   --->   Operation 91 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 92 'getelementptr' 'Out_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %sub, i10 %Out_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 93 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 94 'getelementptr' 'Out_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %sub2, i10 %Out_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 95 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%Out_R_addr_1 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:58]   --->   Operation 96 'getelementptr' 'Out_R_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %add, i10 %Out_R_addr_1" [fft_baseline/fft.cpp:58]   --->   Operation 97 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%Out_I_addr_1 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:59]   --->   Operation 98 'getelementptr' 'Out_I_addr_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %add2, i10 %Out_I_addr_1" [fft_baseline/fft.cpp:59]   --->   Operation 99 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 100 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Out_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real15]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ W_imag7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t                   (alloca           ) [ 01000000000]
j                   (alloca           ) [ 01000000000]
indvar_flatten      (alloca           ) [ 01000000000]
store_ln43          (store            ) [ 00000000000]
store_ln43          (store            ) [ 00000000000]
store_ln43          (store            ) [ 00000000000]
br_ln43             (br               ) [ 00000000000]
indvar_flatten_load (load             ) [ 00000000000]
icmp_ln43           (icmp             ) [ 01111111110]
add_ln43            (add              ) [ 00000000000]
br_ln43             (br               ) [ 00000000000]
t_load              (load             ) [ 00000000000]
j_load              (load             ) [ 00000000000]
icmp_ln46           (icmp             ) [ 00000000000]
select_ln43         (select           ) [ 00000000000]
add_ln43_1          (add              ) [ 00000000000]
trunc_ln43          (trunc            ) [ 00000000000]
trunc_ln43_1        (trunc            ) [ 00000000000]
select_ln43_2       (select           ) [ 00000000000]
select_ln43_1       (bitconcatenate   ) [ 00000000000]
zext_ln43           (zext             ) [ 00000000000]
W_real15_addr       (getelementptr    ) [ 01100000000]
W_imag7_addr        (getelementptr    ) [ 01100000000]
select_ln43_3       (select           ) [ 00000000000]
trunc_ln47          (trunc            ) [ 00000000000]
or_ln               (bitconcatenate   ) [ 01111100000]
add_ln53            (add              ) [ 00000000000]
zext_ln54           (zext             ) [ 01111111111]
X_R_addr            (getelementptr    ) [ 01100000000]
X_I_addr            (getelementptr    ) [ 01100000000]
add_ln46            (add              ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
store_ln46          (store            ) [ 00000000000]
W_real15_load       (load             ) [ 01010000000]
W_imag7_load        (load             ) [ 01010000000]
X_R_load            (load             ) [ 01010000000]
X_I_load            (load             ) [ 01010000000]
mul                 (fmul             ) [ 01001110000]
mul4                (fmul             ) [ 01001110000]
mul5                (fmul             ) [ 01001110000]
mul6                (fmul             ) [ 01001110000]
zext_ln51           (zext             ) [ 01000011111]
X_R_addr_2          (getelementptr    ) [ 01000010000]
X_I_addr_2          (getelementptr    ) [ 01000010000]
temp_R              (fsub             ) [ 01000001110]
temp_I              (fadd             ) [ 01000001110]
X_R_load_2          (load             ) [ 01000001110]
X_I_load_2          (load             ) [ 01000001110]
sub                 (fsub             ) [ 01000000001]
sub2                (fsub             ) [ 01000000001]
add                 (fadd             ) [ 01000000001]
add2                (fadd             ) [ 01000000001]
specloopname_ln0    (specloopname     ) [ 00000000000]
empty               (speclooptripcount) [ 00000000000]
specpipeline_ln49   (specpipeline     ) [ 00000000000]
specloopname_ln46   (specloopname     ) [ 00000000000]
Out_R_addr          (getelementptr    ) [ 00000000000]
store_ln56          (store            ) [ 00000000000]
Out_I_addr          (getelementptr    ) [ 00000000000]
store_ln57          (store            ) [ 00000000000]
Out_R_addr_1        (getelementptr    ) [ 00000000000]
store_ln58          (store            ) [ 00000000000]
Out_I_addr_1        (getelementptr    ) [ 00000000000]
store_ln59          (store            ) [ 00000000000]
br_ln46             (br               ) [ 00000000000]
ret_ln62            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_R">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_R"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Out_I">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_I"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="W_real15">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real15"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="W_imag7">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i1.i9"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="butterfly_loop_dft_loop_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="t_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="j_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="W_real15_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real15_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="9" slack="0"/>
<pin id="79" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_real15_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="W_imag7_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="9" slack="0"/>
<pin id="87" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag7_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="9" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="W_imag7_load/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="X_R_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="10" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="0"/>
<pin id="108" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="109" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="110" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="1"/>
<pin id="111" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_R_load/1 X_R_load_2/5 "/>
</bind>
</comp>

<comp id="113" class="1004" name="X_I_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="10" slack="0"/>
<pin id="117" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="125" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="126" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="32" slack="1"/>
<pin id="128" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="X_I_load/1 X_I_load_2/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="X_R_addr_2_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="10" slack="0"/>
<pin id="134" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_R_addr_2/5 "/>
</bind>
</comp>

<comp id="138" class="1004" name="X_I_addr_2_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="10" slack="0"/>
<pin id="142" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="X_I_addr_2/5 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Out_R_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="10" slack="9"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr/10 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="1"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="10" slack="1"/>
<pin id="159" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln56/10 store_ln58/10 "/>
</bind>
</comp>

<comp id="163" class="1004" name="Out_I_addr_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="10" slack="9"/>
<pin id="167" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr/10 "/>
</bind>
</comp>

<comp id="170" class="1004" name="grp_access_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="10" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="1"/>
<pin id="173" dir="0" index="2" bw="0" slack="0"/>
<pin id="175" dir="0" index="4" bw="10" slack="1"/>
<pin id="176" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="178" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln57/10 store_ln59/10 "/>
</bind>
</comp>

<comp id="180" class="1004" name="Out_R_addr_1_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="10" slack="5"/>
<pin id="184" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_R_addr_1/10 "/>
</bind>
</comp>

<comp id="188" class="1004" name="Out_I_addr_1_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="5"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Out_I_addr_1/10 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/4 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="32" slack="1"/>
<pin id="203" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="grp_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="1"/>
<pin id="206" dir="0" index="1" bw="32" slack="1"/>
<pin id="207" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub/7 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="1"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub2/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="1"/>
<pin id="214" dir="0" index="1" bw="32" slack="1"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="grp_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="1"/>
<pin id="218" dir="0" index="1" bw="32" slack="1"/>
<pin id="219" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/7 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul4/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul5/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="grp_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul6/2 "/>
</bind>
</comp>

<comp id="244" class="1004" name="store_ln43_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="10" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln43_store_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="1" slack="0"/>
<pin id="251" dir="0" index="1" bw="9" slack="0"/>
<pin id="252" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="store_ln43_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="2" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="indvar_flatten_load_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="icmp_ln43_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="10" slack="0"/>
<pin id="264" dir="0" index="1" bw="10" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="8"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln43_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="10" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="t_load_load_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_load/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="j_load_load_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="9" slack="0"/>
<pin id="279" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="icmp_ln46_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="2" slack="0"/>
<pin id="282" dir="0" index="1" bw="2" slack="0"/>
<pin id="283" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/1 "/>
</bind>
</comp>

<comp id="286" class="1004" name="select_ln43_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="2" slack="0"/>
<pin id="290" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln43_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="9" slack="0"/>
<pin id="296" dir="0" index="1" bw="1" slack="0"/>
<pin id="297" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43_1/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln43_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln43_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="9" slack="0"/>
<pin id="306" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln43_1/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln43_2_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="0"/>
<pin id="310" dir="0" index="1" bw="8" slack="0"/>
<pin id="311" dir="0" index="2" bw="8" slack="0"/>
<pin id="312" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_2/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="select_ln43_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="9" slack="0"/>
<pin id="318" dir="0" index="1" bw="8" slack="0"/>
<pin id="319" dir="0" index="2" bw="1" slack="0"/>
<pin id="320" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="select_ln43_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln43_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln43_3_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="9" slack="0"/>
<pin id="333" dir="0" index="2" bw="9" slack="0"/>
<pin id="334" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln43_3/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln47_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln47/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="or_ln_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="9" slack="0"/>
<pin id="346" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="add_ln53_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln54_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln46_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="2" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="store_ln46_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="10" slack="0"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="store_ln46_store_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="9" slack="0"/>
<pin id="375" dir="0" index="1" bw="9" slack="0"/>
<pin id="376" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln46_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="2" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln51_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="4"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/5 "/>
</bind>
</comp>

<comp id="388" class="1005" name="t_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t "/>
</bind>
</comp>

<comp id="395" class="1005" name="j_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="9" slack="0"/>
<pin id="397" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="402" class="1005" name="indvar_flatten_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="0"/>
<pin id="404" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="409" class="1005" name="icmp_ln43_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="8"/>
<pin id="411" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln43 "/>
</bind>
</comp>

<comp id="413" class="1005" name="W_real15_addr_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="9" slack="1"/>
<pin id="415" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real15_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="W_imag7_addr_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="9" slack="1"/>
<pin id="420" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag7_addr "/>
</bind>
</comp>

<comp id="423" class="1005" name="or_ln_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="10" slack="4"/>
<pin id="425" dir="1" index="1" bw="10" slack="4"/>
</pin_list>
<bind>
<opset="or_ln "/>
</bind>
</comp>

<comp id="428" class="1005" name="zext_ln54_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="9"/>
<pin id="430" dir="1" index="1" bw="64" slack="9"/>
</pin_list>
<bind>
<opset="zext_ln54 "/>
</bind>
</comp>

<comp id="434" class="1005" name="X_R_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="1"/>
<pin id="436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="X_I_addr_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="1"/>
<pin id="441" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr "/>
</bind>
</comp>

<comp id="444" class="1005" name="W_real15_load_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_real15_load "/>
</bind>
</comp>

<comp id="450" class="1005" name="W_imag7_load_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="1"/>
<pin id="452" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="W_imag7_load "/>
</bind>
</comp>

<comp id="456" class="1005" name="X_R_load_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="1"/>
<pin id="458" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load "/>
</bind>
</comp>

<comp id="462" class="1005" name="X_I_load_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load "/>
</bind>
</comp>

<comp id="468" class="1005" name="mul_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="1"/>
<pin id="470" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="473" class="1005" name="mul4_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="1"/>
<pin id="475" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul4 "/>
</bind>
</comp>

<comp id="478" class="1005" name="mul5_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="1"/>
<pin id="480" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul5 "/>
</bind>
</comp>

<comp id="483" class="1005" name="mul6_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="32" slack="1"/>
<pin id="485" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul6 "/>
</bind>
</comp>

<comp id="488" class="1005" name="zext_ln51_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="64" slack="5"/>
<pin id="490" dir="1" index="1" bw="64" slack="5"/>
</pin_list>
<bind>
<opset="zext_ln51 "/>
</bind>
</comp>

<comp id="494" class="1005" name="X_R_addr_2_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="10" slack="1"/>
<pin id="496" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_R_addr_2 "/>
</bind>
</comp>

<comp id="499" class="1005" name="X_I_addr_2_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="10" slack="1"/>
<pin id="501" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="X_I_addr_2 "/>
</bind>
</comp>

<comp id="504" class="1005" name="temp_R_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="1"/>
<pin id="506" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="510" class="1005" name="temp_I_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="516" class="1005" name="X_R_load_2_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_R_load_2 "/>
</bind>
</comp>

<comp id="522" class="1005" name="X_I_load_2_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="1"/>
<pin id="524" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_I_load_2 "/>
</bind>
</comp>

<comp id="528" class="1005" name="sub_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="533" class="1005" name="sub2_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="1"/>
<pin id="535" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="1"/>
<pin id="540" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="543" class="1005" name="add2_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="1"/>
<pin id="545" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="12" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="12" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="32" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="112"><net_src comp="96" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="32" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="129"><net_src comp="113" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="32" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="32" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="138" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="151"><net_src comp="4" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="162"><net_src comp="146" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="168"><net_src comp="6" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="32" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="170" pin=2"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="32" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="170" pin=0"/></net>

<net id="224"><net_src comp="103" pin="7"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="77" pin="3"/><net_sink comp="220" pin=1"/></net>

<net id="230"><net_src comp="120" pin="7"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="90" pin="3"/><net_sink comp="226" pin=1"/></net>

<net id="236"><net_src comp="120" pin="7"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="77" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="103" pin="7"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="90" pin="3"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="253"><net_src comp="16" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="258"><net_src comp="18" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="259" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="20" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="259" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="24" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="291"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="18" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="274" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="277" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="26" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="277" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="280" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="300" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="304" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="321"><net_src comp="28" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="30" pin="0"/><net_sink comp="316" pin=2"/></net>

<net id="327"><net_src comp="316" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="335"><net_src comp="280" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="294" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="277" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="286" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="349"><net_src comp="330" pin="3"/><net_sink comp="342" pin=2"/></net>

<net id="354"><net_src comp="342" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="36" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="359"><net_src comp="350" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="366"><net_src comp="286" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="38" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="268" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="330" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="382"><net_src comp="362" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="386"><net_src comp="383" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="391"><net_src comp="58" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="393"><net_src comp="388" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="394"><net_src comp="388" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="398"><net_src comp="62" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="401"><net_src comp="395" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="405"><net_src comp="66" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="408"><net_src comp="402" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="412"><net_src comp="262" pin="2"/><net_sink comp="409" pin=0"/></net>

<net id="416"><net_src comp="70" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="421"><net_src comp="83" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="426"><net_src comp="342" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="431"><net_src comp="356" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="433"><net_src comp="428" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="437"><net_src comp="96" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="442"><net_src comp="113" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="447"><net_src comp="77" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="453"><net_src comp="90" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="455"><net_src comp="450" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="459"><net_src comp="103" pin="7"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="465"><net_src comp="120" pin="7"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="467"><net_src comp="462" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="471"><net_src comp="220" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="476"><net_src comp="226" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="481"><net_src comp="232" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="486"><net_src comp="238" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="491"><net_src comp="383" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="493"><net_src comp="488" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="497"><net_src comp="130" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="502"><net_src comp="138" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="507"><net_src comp="196" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="204" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="513"><net_src comp="200" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="519"><net_src comp="103" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="521"><net_src comp="516" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="525"><net_src comp="120" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="527"><net_src comp="522" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="531"><net_src comp="204" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="536"><net_src comp="208" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="170" pin=4"/></net>

<net id="541"><net_src comp="212" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="546"><net_src comp="216" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="170" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_R | {10 }
	Port: Out_I | {10 }
 - Input state : 
	Port: fft_stage.8 : X_R | {1 2 5 6 }
	Port: fft_stage.8 : X_I | {1 2 5 6 }
	Port: fft_stage.8 : W_real15 | {1 2 }
	Port: fft_stage.8 : W_imag7 | {1 2 }
  - Chain level:
	State 1
		store_ln43 : 1
		store_ln43 : 1
		store_ln43 : 1
		indvar_flatten_load : 1
		icmp_ln43 : 2
		add_ln43 : 2
		br_ln43 : 3
		t_load : 1
		j_load : 1
		icmp_ln46 : 2
		select_ln43 : 3
		add_ln43_1 : 2
		trunc_ln43 : 3
		trunc_ln43_1 : 2
		select_ln43_2 : 4
		select_ln43_1 : 5
		zext_ln43 : 6
		W_real15_addr : 7
		W_real15_load : 8
		W_imag7_addr : 7
		W_imag7_load : 8
		select_ln43_3 : 3
		trunc_ln47 : 4
		or_ln : 5
		add_ln53 : 6
		zext_ln54 : 7
		X_R_addr : 8
		X_R_load : 9
		X_I_addr : 8
		X_I_load : 9
		add_ln46 : 4
		store_ln46 : 3
		store_ln46 : 4
		store_ln46 : 5
	State 2
		mul : 1
		mul4 : 1
		mul5 : 1
		mul6 : 1
	State 3
	State 4
	State 5
		X_R_addr_2 : 1
		X_R_load_2 : 2
		X_I_addr_2 : 1
		X_I_load_2 : 2
	State 6
	State 7
	State 8
	State 9
	State 10
		store_ln56 : 1
		store_ln57 : 1
		store_ln58 : 1
		store_ln59 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_196      |    2    |   177   |   229   |
|          |      grp_fu_200      |    2    |   177   |   229   |
|   fadd   |      grp_fu_204      |    2    |   177   |   229   |
|          |      grp_fu_208      |    2    |   177   |   229   |
|          |      grp_fu_212      |    2    |   177   |   229   |
|          |      grp_fu_216      |    2    |   177   |   229   |
|----------|----------------------|---------|---------|---------|
|          |      grp_fu_220      |    3    |   128   |    77   |
|   fmul   |      grp_fu_226      |    3    |   128   |    77   |
|          |      grp_fu_232      |    3    |   128   |    77   |
|          |      grp_fu_238      |    3    |   128   |    77   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln43_fu_268   |    0    |    0    |    17   |
|    add   |   add_ln43_1_fu_294  |    0    |    0    |    16   |
|          |    add_ln53_fu_350   |    0    |    0    |    17   |
|          |    add_ln46_fu_362   |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|   icmp   |   icmp_ln43_fu_262   |    0    |    0    |    11   |
|          |   icmp_ln46_fu_280   |    0    |    0    |    8    |
|----------|----------------------|---------|---------|---------|
|          |  select_ln43_fu_286  |    0    |    0    |    2    |
|  select  | select_ln43_2_fu_308 |    0    |    0    |    8    |
|          | select_ln43_3_fu_330 |    0    |    0    |    9    |
|----------|----------------------|---------|---------|---------|
|          |   trunc_ln43_fu_300  |    0    |    0    |    0    |
|   trunc  |  trunc_ln43_1_fu_304 |    0    |    0    |    0    |
|          |   trunc_ln47_fu_338  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|bitconcatenate| select_ln43_1_fu_316 |    0    |    0    |    0    |
|          |     or_ln_fu_342     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln43_fu_324   |    0    |    0    |    0    |
|   zext   |   zext_ln54_fu_356   |    0    |    0    |    0    |
|          |   zext_ln51_fu_383   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    24   |   1574  |   1779  |
|----------|----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
| W_imag7_addr_reg_418 |    9   |
| W_imag7_load_reg_450 |   32   |
| W_real15_addr_reg_413|    9   |
| W_real15_load_reg_444|   32   |
|  X_I_addr_2_reg_499  |   10   |
|   X_I_addr_reg_439   |   10   |
|  X_I_load_2_reg_522  |   32   |
|   X_I_load_reg_462   |   32   |
|  X_R_addr_2_reg_494  |   10   |
|   X_R_addr_reg_434   |   10   |
|  X_R_load_2_reg_516  |   32   |
|   X_R_load_reg_456   |   32   |
|     add2_reg_543     |   32   |
|      add_reg_538     |   32   |
|   icmp_ln43_reg_409  |    1   |
|indvar_flatten_reg_402|   10   |
|       j_reg_395      |    9   |
|     mul4_reg_473     |   32   |
|     mul5_reg_478     |   32   |
|     mul6_reg_483     |   32   |
|      mul_reg_468     |   32   |
|     or_ln_reg_423    |   10   |
|     sub2_reg_533     |   32   |
|      sub_reg_528     |   32   |
|       t_reg_388      |    2   |
|    temp_I_reg_510    |   32   |
|    temp_R_reg_504    |   32   |
|   zext_ln51_reg_488  |   64   |
|   zext_ln54_reg_428  |   64   |
+----------------------+--------+
|         Total        |   730  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_77 |  p0  |   2  |   9  |   18   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_103 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_103 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_120 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_220    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_220    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_226    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_232    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_232    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_238    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_238    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   588  ||   6.44  ||   126   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   24   |    -   |  1574  |  1779  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   126  |
|  Register |    -   |    -   |   730  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   24   |    6   |  2304  |  1905  |
+-----------+--------+--------+--------+--------+
