# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile C:/Users/scarte9/ECSE487-ALU/alu_16.vhd
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:15:12 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:15:13 on Feb 06,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:15:13 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:15:13 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -gui C:\Users\scarte9\ECSE487-ALU\alu_16.vhd 
# Start time: 15:15:13 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 28 ns  Iteration: 0  Instance: /alu_tb
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:16:20 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:16:21 on Feb 06,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:16:21 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:16:21 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:16:22 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:19:06 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# ** Error: alu_16.vhd(136): No feasible entries for infix operator "and".
# ** Error: alu_16.vhd(136): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: alu_16.vhd(185): VHDL Compiler exiting
# End time: 15:19:06 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:19:20 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:19:20 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:19:21 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:19:21 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:19:22 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:20:24 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:20:24 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:20:24 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:20:24 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:20:25 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
add wave -position end  sim:/alu_tb/dut/check
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:21:39 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:21:40 on Feb 06,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:21:40 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:21:40 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:21:41 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:22:29 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# ** Error: alu_16.vhd(95): Target of signal assignment is not a signal.
# ** Error: alu_16.vhd(98): Target of signal assignment is not a signal.
# ** Error: alu_16.vhd(153): Target of signal assignment is not a signal.
# ** Error: alu_16.vhd(168): Target of signal assignment is not a signal.
# ** Error: alu_16.vhd(183): Target of signal assignment is not a signal.
# ** Error: alu_16.vhd(75): Variable declaration 'check' not allowed in this region.
# ** Error: alu_16.vhd(188): VHDL Compiler exiting
# End time: 15:22:29 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:22:51 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# ** Error: alu_16.vhd(75): Variable declaration 'check' not allowed in this region.
# ** Error: alu_16.vhd(188): VHDL Compiler exiting
# End time: 15:22:51 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:23:41 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:23:41 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:23:41 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:23:41 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:23:42 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:28:52 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# ** Error: alu_16.vhd(127): Signal declaration 'P_v' not allowed in this region.
# ** Error: alu_16.vhd(183): VHDL Compiler exiting
# End time: 15:28:52 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# C:/altera/15.0/modelsim_ase/win32aloem/vcom failed.
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:29:07 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:29:07 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:29:07 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:29:07 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:29:08 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 12 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 28 ns  Iteration: 0  Instance: /alu_tb
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:30:21 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:30:21 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:30:21 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:30:22 on Feb 06,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:30:22 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 18 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 28 ns  Iteration: 0  Instance: /alu_tb
source alu_tb.tcl
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:30:51 on Feb 06,2016
# vcom -reportprogress 300 alu_16.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_16
# -- Compiling architecture implementation of alu_16
# End time: 15:30:52 on Feb 06,2016, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim ALTERA vcom 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 15:30:52 on Feb 06,2016
# vcom -reportprogress 300 alu_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_tb
# -- Compiling architecture testbed of alu_tb
# End time: 15:30:52 on Feb 06,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 15:30:53 on Feb 06,2016
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.alu_tb(testbed)
# Loading work.alu_16(implementation)
# ** Note: begin test case for add function
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 2 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case shows a status of no set values
#    Time: 4 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims parity is high for even bits and negative number
#    Time: 6 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for SUB function
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow
#    Time: 8 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confims negative number and no parity bit set
#    Time: 10 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking condition with overflow -- Status is wrong to demonstrate non-exiting error
#    Time: 14 ns  Iteration: 0  Instance: /alu_tb
# ** Error: status output incorrect
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for AND function
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms function of zero number and even parity
#    Time: 16 ns  Iteration: 0  Instance: /alu_tb
# ** Note: test case confirms even parity
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Note: begin test case for ASR function: no overflow due to barrel shift
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: Parity and negative
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Note: checking negative value
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# End time: 15:31:02 on Feb 06,2016, Elapsed time: 0:00:09
# Errors: 1, Warnings: 0
