/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire [18:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [10:0] celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [9:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [10:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [12:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [5:0] celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_36z;
  wire [23:0] celloutsig_0_38z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire [4:0] celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_49z;
  wire [13:0] celloutsig_0_4z;
  wire celloutsig_0_50z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  reg [9:0] celloutsig_0_71z;
  wire [7:0] celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [13:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [22:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_4z[6] ? celloutsig_0_1z[7] : celloutsig_0_1z[9];
  assign celloutsig_0_14z = celloutsig_0_5z ? celloutsig_0_9z[13] : celloutsig_0_3z[3];
  assign celloutsig_0_17z = celloutsig_0_15z ? celloutsig_0_1z[1] : celloutsig_0_7z;
  assign celloutsig_0_25z = celloutsig_0_13z ? celloutsig_0_15z : in_data[77];
  assign celloutsig_0_30z = celloutsig_0_6z[2] ? _00_ : celloutsig_0_5z;
  assign celloutsig_0_44z = ~(celloutsig_0_34z & celloutsig_0_19z);
  assign celloutsig_1_15z = ~(celloutsig_1_4z & in_data[105]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[11] & celloutsig_0_1z[5]);
  assign celloutsig_0_22z = ~(celloutsig_0_6z[3] & celloutsig_0_9z[2]);
  assign celloutsig_0_29z = ~(celloutsig_0_7z & celloutsig_0_13z);
  assign celloutsig_0_32z = !(celloutsig_0_9z[2] ? celloutsig_0_19z : celloutsig_0_28z);
  assign celloutsig_0_45z = !(celloutsig_0_29z ? celloutsig_0_24z[0] : celloutsig_0_20z[0]);
  assign celloutsig_0_7z = !(celloutsig_0_1z[6] ? celloutsig_0_5z : celloutsig_0_0z[0]);
  assign celloutsig_0_76z = !(celloutsig_0_27z[10] ? celloutsig_0_13z : celloutsig_0_50z);
  assign celloutsig_0_50z = ~celloutsig_0_38z[6];
  assign celloutsig_1_0z = ~in_data[186];
  assign celloutsig_1_1z = ~in_data[191];
  assign celloutsig_0_34z = ~((celloutsig_0_19z | celloutsig_0_10z) & (celloutsig_0_12z[6] | celloutsig_0_32z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z[5] | celloutsig_1_3z[7]) & (celloutsig_1_1z | celloutsig_1_0z));
  assign celloutsig_1_2z = ~(celloutsig_1_1z ^ in_data[157]);
  assign celloutsig_1_19z = ~(celloutsig_1_15z ^ in_data[162]);
  reg [11:0] _23_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _23_ <= 12'h000;
    else _23_ <= in_data[74:63];
  assign { _01_[11], _00_, _01_[9:0] } = _23_;
  assign celloutsig_0_1z = in_data[45:36] / { 1'h1, in_data[55:47] };
  assign celloutsig_0_0z = in_data[40:22] % { 1'h1, in_data[28:11] };
  assign celloutsig_0_9z = { in_data[78:70], celloutsig_0_3z } % { 1'h1, celloutsig_0_4z[12:0] };
  assign celloutsig_0_36z = { celloutsig_0_3z[2:0], celloutsig_0_33z, celloutsig_0_20z, celloutsig_0_20z, celloutsig_0_21z } !== { celloutsig_0_0z[15:2], celloutsig_0_32z, celloutsig_0_25z, celloutsig_0_16z, celloutsig_0_22z };
  assign celloutsig_0_40z = { celloutsig_0_0z[18:16], celloutsig_0_28z, celloutsig_0_17z } !== { celloutsig_0_27z[9:6], celloutsig_0_29z };
  assign celloutsig_0_47z = celloutsig_0_0z[17:4] !== { celloutsig_0_3z[2:0], celloutsig_0_40z, celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_1_8z = { in_data[184:180], celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z } !== { celloutsig_1_6z[8:2], celloutsig_1_2z };
  assign celloutsig_0_15z = celloutsig_0_9z[13:6] !== { celloutsig_0_1z[9:3], celloutsig_0_13z };
  assign celloutsig_0_43z = ~ { celloutsig_0_38z[18:15], celloutsig_0_2z };
  assign celloutsig_1_3z = ~ { in_data[152:147], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_6z = ~ { in_data[138:117], celloutsig_1_0z };
  assign celloutsig_0_16z = ~ { celloutsig_0_11z[7:0], celloutsig_0_15z };
  assign celloutsig_0_20z = ~ _01_[5:3];
  assign celloutsig_1_10z = | { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = ~^ { in_data[183:179], celloutsig_1_2z, celloutsig_1_4z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_3z[7:5], celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_19z = ~^ { in_data[83:59], celloutsig_0_13z };
  assign celloutsig_0_28z = ~^ celloutsig_0_27z[11:2];
  assign celloutsig_0_38z = { celloutsig_0_11z[9:0], celloutsig_0_9z } << { celloutsig_0_4z[12:2], celloutsig_0_27z };
  assign celloutsig_0_49z = celloutsig_0_12z[7:2] << { celloutsig_0_43z[3:0], celloutsig_0_14z, celloutsig_0_45z };
  assign celloutsig_0_12z = _01_[9:1] << celloutsig_0_4z[9:1];
  assign celloutsig_0_27z = { celloutsig_0_9z[9:3], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_19z } << { celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_22z };
  assign celloutsig_0_3z = { in_data[49:46], celloutsig_0_2z } <<< in_data[29:25];
  assign celloutsig_0_6z = celloutsig_0_4z[12:9] <<< { celloutsig_0_1z[5:4], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_33z = { celloutsig_0_4z[4:0], celloutsig_0_32z } >>> { _01_[9:6], celloutsig_0_30z, celloutsig_0_29z };
  assign celloutsig_0_11z = { _01_[11], _00_, _01_[9:1] } >>> celloutsig_0_4z[11:1];
  assign celloutsig_0_21z = { _01_[9:1], celloutsig_0_7z, celloutsig_0_2z } >>> celloutsig_0_4z[12:2];
  assign celloutsig_0_75z = { celloutsig_0_49z[5:1], celloutsig_0_36z, celloutsig_0_47z, celloutsig_0_19z } - { celloutsig_0_71z[8:5], celloutsig_0_24z, celloutsig_0_44z };
  assign celloutsig_0_4z = { in_data[86:79], celloutsig_0_2z, celloutsig_0_3z } ~^ { in_data[20:18], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_24z = { celloutsig_0_9z[12], celloutsig_0_18z, celloutsig_0_10z } ~^ { celloutsig_0_11z[8:7], celloutsig_0_14z };
  assign celloutsig_1_13z = { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_8z } ^ celloutsig_1_3z[7:5];
  always_latch
    if (!clkin_data[0]) celloutsig_0_71z = 10'h000;
    else if (!clkin_data[32]) celloutsig_0_71z = { celloutsig_0_32z, celloutsig_0_16z };
  assign celloutsig_1_18z = ~((celloutsig_1_14z & celloutsig_1_10z) | (celloutsig_1_4z & celloutsig_1_3z[6]));
  assign celloutsig_0_10z = ~((celloutsig_0_1z[6] & _01_[3]) | (celloutsig_0_1z[4] & celloutsig_0_6z[2]));
  assign celloutsig_0_13z = ~((celloutsig_0_0z[4] & celloutsig_0_6z[3]) | (celloutsig_0_4z[11] & celloutsig_0_10z));
  assign celloutsig_0_18z = ~((celloutsig_0_1z[6] & celloutsig_0_17z) | (celloutsig_0_9z[5] & celloutsig_0_17z));
  assign _01_[10] = _00_;
  assign { out_data[128], out_data[96], out_data[39:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
