Checking out license 'RTL_Compiler_Ultra'... (0 seconds elapsed)
Finished loading tool scripts (10 seconds elapsed)

                                                                                     Cadence Encounter(R) RTL Compiler
                                                                             Version v12.10-s012_1 (64-bit), built Jan 26 2013


Copyright notice: Copyright 1997-2012 Cadence Design Systems, Inc. All rights reserved worldwide. 

WARNING: This version of RC is 299 days old.
         Visit downloads.cadence.com for the latest release of RC.


============================================================================================================================================================================================================
                                                                                Welcome to Cadence Encounter(R) RTL Compiler

Notice: Upcoming end of support for Linux 32-bit.
Support for Linux 32-bit will be discontinued starting with the RC 13.1 release.
To ensure continued access to the forthcoming releases, RC 13.1 and up, you are
advised to start the transitioning to Linux 64-bit.

Here is a quick introduction on how to access our product information.  
If you do not want this message to appear in the future, create an 
initialization file (an empty file will do) in your home directory 
called '~/.cadence/.synth_init'.

  To access the product documentation in HTML and PDF, type 'cdnshelp'
    at the system prompt. 
  For a list of available commands, type 'help'. 
  To view a man page for a command, type 'man <commandName>'.
  To view a man page for an error message, type 'man <messageID>'.
  For a list of all possible object types, type 'get_attribute -help'.
  For a list of all available attributes by object type, type
    'get_attribute * <object_type> -help'.
  For a list of all attributes for every object type, type
    'get_attribute * * -help'
  To list only writable attributes, substitute 'get_attribute' with
    'set_attribute'.
  To get a template script to run RTL Compiler, use the 'write_template'
    command.
  To get a template script to run Conformal based on the current RTL
    Compiler session, use the 'write_do_lec' command.
  
  Obsolete attributes in the current tool version.
  To learn more, type 'get_attribute -help <attribute> <object>'.

            object  attribute
            ------  ---------
       cpf_command  synthesize_complex_expressions
    cpf_command_id  current_set_instance_macro
    cpf_command_id  current_set_instance_module
    cpf_command_id  done_in_apply_cpf
    cpf_command_id  done_in_write_cpf
    cpf_command_id  macro_definition_command
    cpf_command_id  rc_command
            design  dp_perform_rewriting_operations
            design  lp_map_to_srpg_cells
            design  lp_optimize_dynamic_power_first
            design  lp_srpg_pg_driver
            design  ovf_current_verification_directory
          instance  black_box
          instance  dft_inherited_dont_scan
          instance  lp_map_to_srpg_cells
          instance  lp_map_to_srpg_type
          instance  lp_srpg_pg_driver
           libcell  black_box
           libcell  location
               net  logic0_driven
               net  logic1_driven
              root  auto_ungroup_min_effort
              root  degenerate_complex_seqs
              root  disable_power_mode
              root  dp_area_mode
              root  dp_perform_csa_operations
              root  dp_perform_rewriting_operations
              root  dp_perform_sharing_operations
              root  dp_perform_speculation_operations
              root  enable_parallel_iopt
              root  exact_match_seqs_async_controls
              root  hdl_flatten_array
              root  hdl_old_reg_naming
              root  hdl_reg_naming_style_scalar
              root  hdl_reg_naming_style_vector
              root  hdl_trim_target_index
              root  ignore_unknown_embedded_commands
              root  lbr_async_clr_pre_seqs_interchangable
              root  ovf_mode
              root  ovf_verification_directory
              root  ple_parameter_source_priority
              root  pqos_virtual_buffer
              root  retime_preserve_state_points
              root  wlec_env_var
              root  wlec_flat_r2n
              root  wlec_no_exit
              root  wlec_old_lp_ec_flow
              root  wlec_save_ssion
              root  wlec_sim_lib
              root  wlec_sim_plus_lib
              root  wlec_skip_iso_check_hier_compare
              root  wlec_skip_lvl_check_hier_compare
              root  wlec_verbose
         subdesign  allow_csa_subdesign
         subdesign  allow_sharing_subdesign
         subdesign  allow_speculation_subdesign
         subdesign  auto_ungroup_ok
         subdesign  dp_perform_rewriting_operations

Send us feedback at rc_feedback@cadence.com.
============================================================================================================================================================================================================

GUI is already visible.
rc:/> load Basic-Components/ALU-Components/ALU_1bit.vhd -vhdl
use work.utils.all;
         |
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'utils' in WORK in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 3, column 10.
        : There are two typical causes for this error: 1) the unit has not been read in with read_hdl -vhdl; or 2) it has been read into a different library than the library referenced in this context.
architecture structure of ALU_1bit is
|
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'ALU_1bit' in WORK in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 20, column 1.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 22, column 18.
        : Invalid or unsupported VHDL syntax is encountered.
			 i_B : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 23, column 15.
			 i_C : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 24, column 15.
			 o_D : out std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 25, column 15.
			 o_C : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 26, column 15.
		port(c_S : in  std_logic_vector(A - 1 downto 0);
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic_vector' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 32, column 18.
		port(c_S : in  std_logic_vector(A - 1 downto 0);
		                                |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 32, column 35.
        : Invalid or unsupported VHDL syntax is encountered.
		port(c_S : in  std_logic_vector(A - 1 downto 0);
		                                              |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 32, column 49.
        : Invalid or unsupported VHDL syntax is encountered.
			 i_A : in  std_logic_vector(M - 1 downto 0);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic_vector' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 33, column 15.
			 i_A : in  std_logic_vector(M - 1 downto 0);
			                            |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 33, column 32.
			 i_A : in  std_logic_vector(M - 1 downto 0);
			                                          |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 33, column 46.
			 o_D : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 34, column 15.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 38, column 18.
			 i_B : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 39, column 15.
			 o_D : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 40, column 15.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 44, column 18.
			 i_B : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 45, column 15.
			 o_D : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 46, column 15.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 50, column 18.
			 i_B : in  std_logic;
			 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : port clause requires ')', read <identifier> i_B in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 5.
        : Invalid or unsupported VHDL syntax is encountered.
			 i_B : in  std_logic;
			 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : port clause requires ';', read <identifier> i_B in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 5.
			 i_B : in  std_logic;
			 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : component declaration requires END, read <identifier> i_B in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 5.
			 i_B : in  std_logic;
			     |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : architecture body requires BEGIN, read ':' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 9.
			 i_B : in  std_logic;
			     |
Error   : Unexpected construct. [VHDLPT-630] [read_hdl]
        : Expecting a concurrent statement in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 9.
        : Invalid or unsupported VHDL syntax is encountered.
			 i_B : in  std_logic;
			       |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : architecture body requires END, read keyword IN in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 11.
			 i_B : in  std_logic;
			           |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : architecture body requires ';', read <identifier> std_logic in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 15.
1
rc:/> load Basic-Components/utils.vhd -vhdl
rc:/> load Basic-Components/ALU-Components/ALU_1bit.vhd -vhdl
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
rc:/> elaborate ALU_1bit
Error   : Failed to execute command. [LBR-116] [elaborate]
        : No target technology library was loaded.
        : Set the root 'library' attribute to a (list of) library name(s).
1
rc:/> set OUTPUT_DIR ./rundir
./rundir
rc:/> set_attribute lib_search_path ../libdir 
  Setting attribute of root '/': 'lib_search_path' = ../libdir
rc:/> set_attribute lib_search_path ../CommonFiles/libdir
  Setting attribute of root '/': 'lib_search_path' = ../CommonFiles/libdir
rc:/> set_attribute library {osu05_stdcells.lib} 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 5.000000, 25.000000) in library 'osu05_stdcells.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).

  Message Summary for Library osu05_stdcells.lib:
  ***********************************************
  Created nominal operating condition. [LBR-412]: 1
 
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'osu05_stdcells.lib', Total cells: 39, Usable cells: 32, Cells unusable for mapping: 7.
	List of unusable cells: 'PADINC PADINOUT PADOUT PADFC PADNC PADVDD PADGND .'
        : The number of unusable cells that is listed depends on the setting of the 'information_level' root attribute. If set to a value less than 6, the list is limited to 10 unusable cells. If set to a value equal to or higher than 6, all unusable cells are listed.
  Setting attribute of root '/': 'library' = osu05_stdcells.lib
rc:/> elaborate ALU_1bit
Info    : Found library cells that are unusable for mapping. [LBR-415]
        : Library: 'osu05_stdcells.lib', Total cells: 39, Usable cells: 32, Cells unusable for mapping: 7.
	List of unusable cells: 'PADINC PADINOUT PADOUT PADFC PADNC PADVDD PADGND .'
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALU_1bit' from file 'Basic-Components/ALU-Components/ALU_1bit.vhd'.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'inv_1bit' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 55.
        : A logic abstract is an unresolved reference with defined port names and directions. It is inferred from an empty Verilog or VHDL design, or when the 'black_box' pragma or 'blackbox' hdl_arch attribute is specified. Use 'set_attribute hdl_infer_unresolved_from_logic_abstract false /' to treat an empty module as a defined module.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_1bit_Min_M2_A1' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 29.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'and_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 37.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'or_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 43.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'xor_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 49.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'fulladder_1bit' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 21.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_1bit_Min_M8_A3' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 29.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALU_1bit'.
/designs/ALU_1bit
rc:/> cd Basic-Components
Error   : A required object parameter could not be found. [TUI-61] [cd]
        : An object named 'Basic-Components' could not be found.
        : Check to make sure that the object exists and is of the correct type.  The 'what_is' command can be used to determine the type of an object.
  cd: sets position in object hierarchy 

Usage: cd  [<object>]

    [<object>]:
        dos target directory 
1
rc:/> help
Commands are:

  Analysis
==========================================================================================================================================================================================================
all_connected    reports the list of all connected objects of the specified object                                                                                                                        
check_design     reports information on design state                                                                                                                                                      
clock_ports      finds clock ports of the design                                                                                                                                                          
fanin            traces fanin from a pin or port                                                                                                                                                          
fanout           traces fanout from a pin or port                                                                                                                                                         
report           generates one of various reports                                                                                                                                                         
validate_timing  generates an Encounter Timing System timing report                                                                                                                                       

  ChipWare
==========================================================================================================================================================================================================
cwd         creates various HDL objects for ChipWare developer                                                                                                                                            
hdl_create  creates various HDL objects for ChipWare developer                                                                                                                                            

  Constraint
==========================================================================================================================================================================================================
clock_uncertainty   specifies the uncertainty on the clock network                                                                                                                                        
define_clock        defines and apply a clock waveform                                                                                                                                                    
define_cost_group   defines a new goal for timing optimization                                                                                                                                            
derive_environment  derives the environment of an instance                                                                                                                                                
external_delay      specifies delay that is outside the design                                                                                                                                            
multi_cycle         overrides default clock edge selection                                                                                                                                                
path_adjust         adjusts path constraints for timing analysis                                                                                                                                          
path_delay          constrains certain paths for timing analysis                                                                                                                                          
path_disable        disables timing analysis for certain paths                                                                                                                                            
path_group          assigns certain paths to a cost group                                                                                                                                                 
specify_paths       describes a set of timing paths for a timing exception or a report                                                                                                                    

  Customization
==========================================================================================================================================================================================================
add_command_help          adds a help string for a new command                                                                                                                                            
define_attribute          defines a new attribute                                                                                                                                                         
delete_unloaded_undriven  disconnects subports and hierarchical pins connected to constants and that do not fanout to anything, and deletes unloaded and undriven subports from the design                
mesg_make                 generates new messages in message archive                                                                                                                                       
mesg_send                 sends out generated message from message archive                                                                                                                                
parse_options             parses arguments to a tcl procedure                                                                                                                                             

  Design Manipulation
==========================================================================================================================================================================================================
change_link                          changes the reference of a instance with a new design or subdesign or libcell.                                                                                       
change_names                         change names of select objects                                                                                                                                       
edit_netlist                         edits a gate-level design                                                                                                                                            
insert_tiehilo_cells                 replaces constants 1'b0 and 1'b1 with tie-cells                                                                                                                      
mv                                   renames a design object                                                                                                                                              
remove_assigns_without_optimization  replaces assign statements with buffers                                                                                                                              
reset_design                         resets a design                                                                                                                                                      
rm                                   removes an object                                                                                                                                                    
ungroup                              ungroups one or more instances.                                                                                                                                      

  Design for Test
==========================================================================================================================================================================================================
add_opcg_hold_mux                              replaces a single scan flop by opcg equivalent flop                                                                                                        
analyze_scan_compressibility                   performs a scan-based compressibility analysis of the design and produces actual compression results for each compression setting                          
analyze_testability                            performs ATPG analysis of the design in either assume or fullscan mode                                                                                     
check_atpg_rules                               generates Encounter Test script files to check if a design is ATPG ready                                                                                   
check_dft_pad_configuration                    checks and reports the data direction control of the pad logic for the test I/O ports                                                                      
check_dft_rules                                checks for DFT rule violations                                                                                                                             
check_mbist_rules                              checks for MBIST rule violations                                                                                                                           
compress_block_level_chains                    inserts compression logic into actual (existing) scan chains for lower blocks in hierarchical compression flow                                             
compress_scan_chains                           inserts compression logic into actual (existing) scan chains                                                                                               
concat_scan_chains                             concatenates actual scan chains for a specific test mode of operation                                                                                      
configure_pad_dft                              configures pads into input or output mode for DFT                                                                                                          
connect_compression_clocks                     connects mask and misr clocks at the block level to the top level compression clocks in hierarchical flow                                                  
connect_opcg_segments                          connects OPCG logic into scan chains                                                                                                                       
connect_scan_chains                            connects scan registers and segments which pass DFT rules into scan chains                                                                                 
define_dft                                     defines a DFT object                                                                                                                                       
dft_trace_back                                 trace back one level from a given pin                                                                                                                      
fix_dft_violations                             fixes DFT rule violations                                                                                                                                  
fix_scan_path_inversions                       fixes inversions in the scan path                                                                                                                          
identify_multibit_cell_abstract_scan_segments  identifies abstract_segments for multibit scan cells                                                                                                       
identify_shift_register_scan_segments          identifies functional shift-register(s) in the design and defines those as scan segment(s)                                                                 
identify_test_mode_registers                   identifies fixed value registers in the design, and auto-asserts them as internal test mode signals.                                                       
insert_dft                                     inserts a DFT object                                                                                                                                       
map_mbist_cgc_to_cgic                          map MBIST clock gating logic to integrated clock gating cells                                                                                              
read_dft_abstract_model                        reads in abstraction models used for top-level scan chain stitching                                                                                        
read_io_speclist                               reads an IOSpecList file for boundary scan insertion                                                                                                       
read_memory_view                               reads memory views                                                                                                                                         
replace_opcg_scan                              replaces domain blocking scan flops by their opcg equivalent flops                                                                                         
replace_scan                                   replaces non-scan flops which pass DFT rules by their scan equivalent flops                                                                                
reset_opcg_equivalent                          removes the scan cells from the opcg-equivalency table which was previously defined using a (number of) set_opcg_equivalent commands                       
reset_scan_equivalent                          removes the specified non-scan library cells from the scan-equivalency table which was previously defined using a (number of) set_scan_equivalent          
                                               command(s)                                                                                                                                                 
set_compatible_test_clocks                     define the set of compatible test clocks                                                                                                                   
set_opcg_equivalent                            controls the opcg cell type that is used during the conversion of a scan flip-flop by the 'replace_opcg_scan' command                                      
set_scan_equivalent                            controls the scan-equivalent cell type that is used during the conversion of a non-scan flip-flop which passes the DFT rule checks to a scan flop          
update_scan_chains                             updates specified flops in to existing scan chains                                                                                                         
write_atpg                                     describes scan chains for ATPG interface                                                                                                                   
write_bsdl                                     writes out BSDL information for a design                                                                                                                   
write_compression_macro                        writes the RTL for the compression macro                                                                                                                   
write_dft_abstract_model                       writes an abstract model description of the actual scan chains                                                                                             
write_dft_rtl_model                            writes an RTL model of the design in Verilog assuming DFT RTL insertion flow has been enabled and DFT insertion commands supporting the RTL update flow    
                                               have been run                                                                                                                                              
write_et                                       writes out data and script files for Encounter Test ATPG and RRFA analysis and BSV verification                                                            
write_et_atpg                                  writes out data and script files for Encounter Test ATPG analysis                                                                                          
write_et_bsv                                   writes out data and script files for Encounter Test BSV verification                                                                                       
write_et_dfa                                   writes out data and script files for Encounter Test for DFA                                                                                                
write_et_lbist                                 writes out data and script files for Encounter Test for LBIST                                                                                              
write_et_mbist                                 writes out data and script files for Encounter Test for MBIST                                                                                              
write_et_rrfa                                  writes out data and script files for Encounter Test RRFA analysis                                                                                          
write_io_speclist                              writes an IOSpecList output file which describes the boundary scan architecture of the design                                                              
write_logic_bist_macro                         writes out the LBIST macro                                                                                                                                 
write_mbist_testbench                          generates mbist Verilog testbenches by executing the Encounter Test commands: build_model, create_embedded_test and write_vectors. If there are ROMs in    
                                               the design, ensure the rompath and romcontentsfile keywords are passed to create_embedded_test via the -create_embedded_test_options keyword.              
write_pmbist_interface_files                   writes interface files for programmable memory BIST                                                                                                        
write_pmbist_testbench                         generates pmbist Verilog testbenches by executing the Encounter Test commands: build_model, create_embedded_test and write_vectors. If there are ROMs in   
                                               the design, ensure the rompath and romcontentsfile keywords are passed to create_embedded_test via the -create_embedded_test_options keyword.              
write_scandef                                  writes scandef information of the actual scan chains for physical reordering                                                                               

  GUI
==========================================================================================================================================================================================================
gui_balloon_info               retrieve text from last info balloon                                                                                                                                       
gui_hide                       hide all windows                                                                                                                                                           
gui_hv_clear                   remove file data in HDL viewer                                                                                                                                             
gui_hv_get_file                return name of file loaded into HDL viewer                                                                                                                                 
gui_hv_load_file               load a file into HDL viewer                                                                                                                                                
gui_hv_set_indicators          set line and column numbers in HDL viewer                                                                                                                                  
gui_info                       set GUI persistent info message                                                                                                                                            
gui_legend                     add a legend dialog                                                                                                                                                        
gui_pv_airline_add             add an airline between two objects in physical viewer                                                                                                                      
gui_pv_airline_add_custom      add a customized airline between two objects in physical viewer                                                                                                            
gui_pv_airline_delete          delete an airline in physical viewer                                                                                                                                       
gui_pv_airline_display         display airlines in physical viewer                                                                                                                                        
gui_pv_airline_raw_add         add an airline between two points in physical viewer                                                                                                                       
gui_pv_airline_raw_add_custom  add a customized airline between two points in physical viewer                                                                                                             
gui_pv_clear                   clear selection from physical viewer                                                                                                                                       
gui_pv_connectivity_airlines   add connectivity airlines from object in physical viewer                                                                                                                   
gui_pv_deselect                deselect objects in physical viewer                                                                                                                                        
gui_pv_display_collection      display a collection of objects in physical viewer                                                                                                                         
gui_pv_draw_box                draw a box in physical viewer                                                                                                                                              
gui_pv_draw_circle             draw a circle in physical viewer                                                                                                                                           
gui_pv_draw_line               draw a line in physical viewer                                                                                                                                             
gui_pv_draw_triangle           draw a triangle in physical viewer                                                                                                                                         
gui_pv_highlight               highlight objects in physical viewer                                                                                                                                       
gui_pv_highlight_update        update object highlight in physical viewer                                                                                                                                 
gui_pv_label                   add a label to physical viewer                                                                                                                                             
gui_pv_preferences             configure physical viewer preferences                                                                                                                                      
gui_pv_redraw                  redraw physical viewer contents                                                                                                                                            
gui_pv_select                  select objects in physical viewer                                                                                                                                          
gui_pv_selection               returns physical viewer selection list                                                                                                                                     
gui_pv_snapshot                create a snapshot of physical viewer                                                                                                                                       
gui_pv_steiner_tree            add steiner tree from object in physical viewer                                                                                                                            
gui_pv_update                  update physical viewer                                                                                                                                                     
gui_pv_zoom_box                zoom to specified box in physical viewer                                                                                                                                   
gui_pv_zoom_fit                perform 'zoom fit' in physical viewer                                                                                                                                      
gui_pv_zoom_in                 perform 'zoom in' in physical viewer                                                                                                                                       
gui_pv_zoom_out                perform 'zoom out' in physical viewer                                                                                                                                      
gui_pv_zoom_to                 zoom to bounding box around selected objects in physical viewer                                                                                                            
gui_raise                      raise main window                                                                                                                                                          
gui_reset                      reset GUI busy indicators                                                                                                                                                  
gui_resume                     resume automatic GUI updates                                                                                                                                               
gui_selection                  return selection list                                                                                                                                                      
gui_show                       show all windows                                                                                                                                                           
gui_status                     set GUI status message                                                                                                                                                     
gui_suspend                    suspend automatic GUI updates                                                                                                                                              
gui_sv_clear                   clear schematic viewer selection and highlight                                                                                                                             
gui_sv_cone                    load an instance into a cone schematic viewer                                                                                                                              
gui_sv_get_instance            returns current instance displayed in schematic                                                                                                                            
gui_sv_grey                    configure schematic viewer grey mode                                                                                                                                       
gui_sv_highlight               highlight objects in schematic viewer                                                                                                                                      
gui_sv_load                    load a hierarchical instance or design in schematic viewer                                                                                                                 
gui_sv_snapshot                create a snapshot of main schematic viewer                                                                                                                                 
gui_update                     force synchronization of primary viewers with current design database                                                                                                      

  General
==========================================================================================================================================================================================================
?                           alias for 'help' command                                                                                                                                                      
all_inputs                  returns all the input ports.                                                                                                                                                  
all_outputs                 returns all the output ports.                                                                                                                                                 
apropos                     search for strings in attributes and commands                                                                                                                                 
attribute_exists            check if an attribute exists                                                                                                                                                  
clear                       clear terminal window                                                                                                                                                         
date                        print date                                                                                                                                                                    
enable_transparent_latches  disable En to D paths for transparent latches                                                                                                                                 
exit                        exit this program                                                                                                                                                             
get_attribute               returns an attribute value from an object                                                                                                                                     
help                        provides help for specified command                                                                                                                                           
include                     reads in a command file                                                                                                                                                       
lcd                         changes the UNIX working directory to the specified directory                                                                                                                 
license                     manages license check-in and check-out                                                                                                                                        
lls                         lists the contents of the specified UNIX directory                                                                                                                            
lpopd                       remove top of UNIX directory stack and cd to it                                                                                                                               
lpushd                      push current UNIX directory onto stack and cd to new directory                                                                                                                
lpwd                        returns the UNIX working directory                                                                                                                                            
man                         returns information about the specified command, attribute, or message                                                                                                        
more                        emulates UNIX shell 'more' command                                                                                                                                            
quit                        exits this program                                                                                                                                                            
redirect                    redirects stdout to a file or variable temporarily                                                                                                                            
reset_attribute             resets an attribute to its default value                                                                                                                                      
sdc_shell                   opens the SDC shell. All SDC commands can be used without the dc:: prefix inside the SDC shell                                                                                
set_attribute               sets an attribute value on objects                                                                                                                                            
shell                       executes a UNIX shell command from within the tool                                                                                                                            
statistics                  read/write/log QOR statistics at various stages of synthesis                                                                                                                  
string_representation       convert Tcl object into a string                                                                                                                                              
suppress_messages           disables printing of specified messages.                                                                                                                                      
suspend                     brings up a Tcl prompt within a sourced script                                                                                                                                
timestat                    reports the runtime and memory used up to this stage                                                                                                                          
unsuppress_messages         enables printing of messages that were disabled by the suppress_messages command.                                                                                             

  Hierarchical
==========================================================================================================================================================================================================
change_subdesign  change subdesign with new DB                                                                                                                                                            

  Input and Output
==========================================================================================================================================================================================================
check_cpf                  checks the validity of the CPF rules against the design                                                                                                                        
compare_sdc                checks the impact of updating the SDC constraints with respect to the known golden sets to validate the correctness of the revised SDC file                                    
decrypt                    decrypts a Tcl file generated with the 'encrypt' command                                                                                                                       
encrypt                    encrypts a Tcl or HDL design file                                                                                                                                              
exec_embedded_script       execute the embedded scripts found in given design or subdesign. To execute the scripts on all top-designs and their subdesigns, run 'exec_embedded_script' without any        
                           arguments                                                                                                                                                                      
export_critical_endpoints  generates a 'path_adjust' file by comparing RC and Encounter endpoint timing reports.                                                                                          
generate_constraints       verifies the design constraints specified in the SDC file and generates any missing functional false paths or multi-cycle paths                                                
generate_ple_model         creates PLE correlation data for the design and stores this data in the specified file                                                                                         
get_read_files             returns information on files that have been read                                                                                                                               
propagate_constraints      propagates the block level design constraints to top level and integrates them to generate an SDC at chip level                                                                
read_db                    read a netlist in internal database format                                                                                                                                     
read_dfm                   reads in yield coefficient file                                                                                                                                                
read_hdl                   reads in Verilog or VHDL files                                                                                                                                                 
read_netlist               reads (and elaborates) Structural Verilog(v1995) files                                                                                                                         
read_sdc                   reads in design constraints in SDC format                                                                                                                                      
split_db                   splits a database into a setup script and a reduced database without root attributes                                                                                           
validate_constraints       validates the design constraints specified in the SDC file, against RTL or netlist                                                                                             
verify_power_structure     verifies whether the low power cells in the design conform to the CPF file                                                                                                     
write_db                   write a netlist in internal database format                                                                                                                                    
write_design               generates design snapshot                                                                                                                                                      
write_do_ccd               writes out a CCD command file                                                                                                                                                  
write_do_clp               generates a dofile for Conformal Low Power Extended Checks                                                                                                                     
write_do_lec               writes out an LEC command file                                                                                                                                                 
write_do_verify            writes out a dofile for Conformal Verify                                                                                                                                       
write_ett                  writes out test design constraints in ETT format                                                                                                                               
write_hdl                  writes out a design or a subdesign in Verilog                                                                                                                                  
write_script               writes design constraints in the tools native format                                                                                                                           
write_sdc                  writes out design constraints in SDC format                                                                                                                                    
write_sdf                  writes out delay information into a Standard Delay Format (SDF) file                                                                                                           
write_set_load             generates set_load values for all nets                                                                                                                                         
write_sv_wrapper           writes out a wrapper SystemVerilog module for a design. Such a wrapper module helps in doing comparative simulation of output netlist (from RC) versus input RTL design,       
                           especially when the design description in input RTL has complex ports.                                                                                                         
write_template             writes out a template script file for running the tool with the necessary commands and attributes                                                                              

  Low Power
==========================================================================================================================================================================================================
build_rtl_power_models             builds detailed power models for more accurate RTL power analysis.  The models are used in subsequent RTL power analysis reports.                                      
check_library                      allows you to check specific information in the loaded libraries with regard to level shifters,  isolation cells, and state retention cells. The report also lists     
                                   the unusable cells.                                                                                                                                                    
clock_gating                       performs a clock_gating command                                                                                                                                        
commit_cpf                         inserts isolation and level shifter logic based on CPF rules                                                                                                           
read_cpf                           reads in CPF files                                                                                                                                                     
read_saif                          reads in switching activities in SAIF format                                                                                                                           
read_tcf                           reads in switching activities in TCF format                                                                                                                            
read_vcd                           reads in Value Change Dump (VCD) file for power analysis                                                                                                               
reload_cpf                         re-applies rules from CPF files read in earlier to newly added design objects                                                                                          
remove_inserted_sync_enable_logic  removes timing critical synchronous enable logic of flops inserted by  tools through sequential analysis of RTL                                                        
state_retention                    performs a state_retention command                                                                                                                                     
write_cpf                          writes out updated CPF file(s)                                                                                                                                         
write_forward_saif                 writes out the library forward SAIF file                                                                                                                               
write_saif                         writes out switching activities in SAIF format                                                                                                                         
write_tcf                          writes out switching activities in TCF format                                                                                                                          

  Multiple Supply Voltage
==========================================================================================================================================================================================================
create_library_domain  creates a new library domain                                                                                                                                                       
isolation_cell         performs isolation cell insertion                                                                                                                                                  
level_shifter          performs a level shifter command                                                                                                                                                   

  Navigation
==========================================================================================================================================================================================================
basename      removes leading directory names and returns the object name                                                                                                                                 
cd            sets position in object hierarchy                                                                                                                                                           
dirname       removes the object name and returns the directory name                                                                                                                                      
dirs          lists directory stack                                                                                                                                                                       
filter        filters objects based on attribute value                                                                                                                                                    
find          finds an object by type and name                                                                                                                                                            
inout_mate    returns the other half of an inout object                                                                                                                                                   
ls            browses an object or directory                                                                                                                                                              
popd          removes top of directory stack and cd to it                                                                                                                                                 
pushd         pushes current dir onto stack and cd to new dir                                                                                                                                             
pwd           returns current position in object hierarchy                                                                                                                                                
vdir_lsearch  does lsearch of a vdir type object in a list of objects                                                                                                                                     
vname         return the Verilog name of an object                                                                                                                                                        
what_is       returns an object's type                                                                                                                                                                    
what_is_list  returns an object's type                                                                                                                                                                    

  Physical
==========================================================================================================================================================================================================
check_placement                 check placement legality and highlight illegal objects                                                                                                                    
create_group                    create a physical group                                                                                                                                                   
create_placement_blockage       create a placement blockage                                                                                                                                               
create_placement_halo_blockage  create a placement halo blockage                                                                                                                                          
create_region                   create a physical region                                                                                                                                                  
create_routing_blockage         create a routing blockage                                                                                                                                                 
create_routing_halo_blockage    create a routing halo blockage                                                                                                                                            
create_row                      create a physical row                                                                                                                                                     
create_track                    create a physical track                                                                                                                                                   
generate_reports                generates the QoS statistics at any stage in the flow. Statistics include Timing, Area, Instance count, Utilization, Congestion and Power details. This command is        
                                followed by summary_table command to generate a summary table for these QoS statistics.                                                                                   
move_blockage                   change the location of a blockage                                                                                                                                         
move_instance                   change the location of an instance                                                                                                                                        
move_port                       change the location of a port                                                                                                                                             
move_region                     change the location of a region                                                                                                                                           
predict_qos                     predicts design QoS                                                                                                                                                       
read_def                        reads in a DEF file                                                                                                                                                       
read_encounter                  read in Encounter data files                                                                                                                                              
read_spef                       reads the parasitics in SPEF format                                                                                                                                       
resize_blockage                 resize a blockage                                                                                                                                                         
resize_region                   resize a region                                                                                                                                                           
restore_congestion_map          restore congestion map data                                                                                                                                               
restore_design                  loads an encounter saved database into RC                                                                                                                                 
save_congestion_map             save congestion map data                                                                                                                                                  
set_power_domain_boundary       create a power domain physical boundary                                                                                                                                   
specify_floorplan               specify design floorplan                                                                                                                                                  
summary_table                   generates a summary table including various QoS numbers for various stages in RC flow. This command has to be preceded with generate_report command, which creates the    
                                QoS statistics to be used by this command.                                                                                                                                
update_congestion_map           update congestion map data                                                                                                                                                
update_gcell_congestion         update gcell congestion values                                                                                                                                            
update_gcell_pin_density        update gcell pin density values                                                                                                                                           
update_gcell_utilization        update gcell utilization values                                                                                                                                           
write_def                       exports floorplan in DEF format                                                                                                                                           
write_encounter                 write out Encounter data files                                                                                                                                            
write_spef                      writes the parasitics in SPEF format                                                                                                                                      

  SDP
==========================================================================================================================================================================================================
read_sdp_file   reads in an SDP file                                                                                                                                                                      
write_sdp_file  writes out an SDP file                                                                                                                                                                    

  Synthesis
==========================================================================================================================================================================================================
elaborate                  elaborates previously read HDL files and creates corresponding design and subdesigns                                                                                           
get_remove_assign_options  get options set for replacement of assign statements during synthesis                                                                                                          
merge_to_multibit_cells    replace n 1-bit cells with a single n-bit cell                                                                                                                                 
retime                     retimes the design                                                                                                                                                             
set_remove_assign_options  controls replacement of assign statements during synthesis                                                                                                                     
synthesize                 synthesizes the design                                                                                                                                                         

rc:/> shell cd Basic-Components
couldn't execute "cd": no such file or directory
rc:/> shell ls
Basic-Components
Lab-01
Lab-02
Lab-03
Lab-04
Project-A
Project-B
compile.tcl
cpu.tcl
cpuv2.do
cpuv3.do
fv
modelsim.ini
rc.cmd
rc.cmd1
rc.cmd2
rc.log
rc.log1
rc.log2
startup.do
testbenches
transcript
typer
typer.c
vlog.opt
vsim.wlf
wave.do
work
rc:/> load Basic-Components/Gates/and2in.vhd -vhdl
Error   : Cannot open file. [VHDLPT-500] [read_hdl]
        : VHDL source file 'Basic-Components/Gates/and2in.vhd'.
        : The input VHDL file cannot be opened.  Make sure that the directory path and file extension (e.g., .vhdl) are specified.
1
rc:/> load Basic-Components/Gates/and_2in.vhd -vhdl
rc:/> load Basic-Components/Gates/or_2in.vhd -vhdl
rc:/> load Basic-Components/Gates/nand_2in.vhd -vhdl
rc:/> load Basic-Components/Gates/xor_2in.vhd -vhdl
rc:/> load Basic-Components/Gates/inv_1bit.vhd -vhdl
rc:/> load Basic-Components/Gates/nor_2in.vhd -vhdl
rc:/> load Basic-Components/Gates/or_Nin.vhd -vhdl
rc:/> ls
./                        designs/                  hdl_libraries/            libraries/                messages/                 models/                   object_types/           
rc:/> cd /designs/
rc:/designs> ls
./                   ALU_1bit/          
rc:/designs> cd ..
rc:/> ls
./                        designs/                  hdl_libraries/            libraries/                messages/                 models/                   object_types/           
rc:/> cd /models 
rc:/models> ls
./          
rc:/models> cd ..
rc:/> elaborate and_2in
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'and_2in' from file 'Basic-Components/Gates/and_2in.vhd'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'and_2in'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
        : G0 netlist can only be generated if there is exactly one top design.
/designs/and_2in
rc:/> ls
./                        designs/                  hdl_libraries/            libraries/                messages/                 models/                   object_types/           
rc:/> cd /designs/
rc:/designs> ls
./                   ALU_1bit/            and_2in/           
rc:/designs> rm /designs/and_2in/
rc:/designs> cd ..
rc:/> elaborate ALU_1bit
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'ALU_1bit'.
        : Ensure that the design exists or the correct file was loaded.
1
rc:/> load Basic-Components/Utility-Components/mux_1bit_Min.vhd -vhdl
use work.utils.all;
         |
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'utils' in WORK in file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd' on line 3, column 10.
architecture structure of mux_1bit_Min is
|
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'mux_1bit_Min' in WORK in file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd' on line 16, column 1.
	o_D <= i_A(TO_INTEGER(unsigned(c_S)));
	|
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'o_D' in file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd' on line 19, column 2.
	o_D <= i_A(TO_INTEGER(unsigned(c_S)));
	                                     |
Error   : Illegal extra ';' detected. [VHDLPT-636] [read_hdl]
        : in file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd' on line 19, column 39.
        : Invalid or unsupported VHDL syntax is encountered.
1
rc:/> load Basic-components/utils.vhd -vhdl
Error   : Cannot open file. [VHDLPT-500] [read_hdl]
        : VHDL source file 'Basic-components/utils.vhd'.
1
rc:/> load Basic-Components/utils.vhd -vhdl
rc:/> load Basic-Components/Utility-Components/mux_1bit_Min.vhd -vhdl
rc:/> elaborate mux_1bit_Min
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'mux_1bit_Min' from file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'mux_1bit_Min' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'mux_1bit_Min'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
/designs/mux_1bit_Min
rc:/> cd /designs/
rc:/designs> ls
./                       ALU_1bit/                mux_1bit_Min/          
rc:/designs> rm /designs/ALU_1bit/
rc:/designs> rm /designs/mux_1bit_Min/
rc:/designs> ls
./          
rc:/designs> elaborate ALU_1bit
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'ALU_1bit'.
1
rc:/designs> load Basic-Components/ALU-Components/ALU-1bit.vhd -vhdl
Error   : Cannot open file. [VHDLPT-500] [read_hdl]
        : VHDL source file 'Basic-Components/ALU-Components/ALU-1bit.vhd'.
1
rc:/designs> load Basic-Components/ALU-Components/ALU-1bit.vhd -vhdl
Error   : Cannot open file. [VHDLPT-500] [read_hdl]
        : VHDL source file 'Basic-Components/ALU-Components/ALU-1bit.vhd'.
1
rc:/designs> cd ..
rc:/> load Basic-Components/ALU-Components/ALU-1bit.vhd -vhdl
Error   : Cannot open file. [VHDLPT-500] [read_hdl]
        : VHDL source file 'Basic-Components/ALU-Components/ALU-1bit.vhd'.
1
rc:/> load Basic-Components/ALU-Components/ALU_1bit.vhd -vhdl
use work.utils.all;
         |
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'utils' in WORK in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 3, column 10.
architecture structure of ALU_1bit is
|
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'ALU_1bit' in WORK in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 20, column 1.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 22, column 18.
			 i_B : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 23, column 15.
			 i_C : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 24, column 15.
			 o_D : out std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 25, column 15.
			 o_C : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 26, column 15.
		port(c_S : in  std_logic_vector(A - 1 downto 0);
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic_vector' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 32, column 18.
		port(c_S : in  std_logic_vector(A - 1 downto 0);
		                                |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 32, column 35.
		port(c_S : in  std_logic_vector(A - 1 downto 0);
		                                              |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 32, column 49.
			 i_A : in  std_logic_vector(M - 1 downto 0);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic_vector' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 33, column 15.
			 i_A : in  std_logic_vector(M - 1 downto 0);
			                            |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 33, column 32.
			 i_A : in  std_logic_vector(M - 1 downto 0);
			                                          |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 33, column 46.
			 o_D : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 34, column 15.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 38, column 18.
			 i_B : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 39, column 15.
			 o_D : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 40, column 15.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 44, column 18.
			 i_B : in  std_logic;
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 45, column 15.
			 o_D : out std_logic);
			           |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 46, column 15.
		port(i_A : in  std_logic;
		               |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'std_logic' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 50, column 18.
			 i_B : in  std_logic;
			 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : port clause requires ')', read <identifier> i_B in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 5.
			 i_B : in  std_logic;
			 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : port clause requires ';', read <identifier> i_B in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 5.
			 i_B : in  std_logic;
			 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : component declaration requires END, read <identifier> i_B in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 5.
			 i_B : in  std_logic;
			     |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : architecture body requires BEGIN, read ':' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 9.
			 i_B : in  std_logic;
			     |
Error   : Unexpected construct. [VHDLPT-630] [read_hdl]
        : Expecting a concurrent statement in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 9.
			 i_B : in  std_logic;
			       |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : architecture body requires END, read keyword IN in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 11.
			 i_B : in  std_logic;
			           |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : architecture body requires ';', read <identifier> std_logic in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 51, column 15.
1
rc:/> load Basic-Components/utils.vhd -vhdl
rc:/> load Basic-Components/ALU-Components/ALU_1bit.vhd -vhdl
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
rc:/> elaborate ALU_1bit
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALU_1bit' from file 'Basic-Components/ALU-Components/ALU_1bit.vhd'.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'inv_1bit' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 55.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_1bit_Min_M2_A1' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 29.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'and_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 37.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'or_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 43.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'xor_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 49.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'fulladder_1bit' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 21.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_1bit_Min_M8_A3' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 29.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALU_1bit'.
/designs/ALU_1bit
rc:/> help
Commands are:

  Analysis
==========================================================================================================================================================================================================
all_connected    reports the list of all connected objects of the specified object                                                                                                                        
check_design     reports information on design state                                                                                                                                                      
clock_ports      finds clock ports of the design                                                                                                                                                          
fanin            traces fanin from a pin or port                                                                                                                                                          
fanout           traces fanout from a pin or port                                                                                                                                                         
report           generates one of various reports                                                                                                                                                         
validate_timing  generates an Encounter Timing System timing report                                                                                                                                       

  ChipWare
==========================================================================================================================================================================================================
cwd         creates various HDL objects for ChipWare developer                                                                                                                                            
hdl_create  creates various HDL objects for ChipWare developer                                                                                                                                            

  Constraint
==========================================================================================================================================================================================================
clock_uncertainty   specifies the uncertainty on the clock network                                                                                                                                        
define_clock        defines and apply a clock waveform                                                                                                                                                    
define_cost_group   defines a new goal for timing optimization                                                                                                                                            
derive_environment  derives the environment of an instance                                                                                                                                                
external_delay      specifies delay that is outside the design                                                                                                                                            
multi_cycle         overrides default clock edge selection                                                                                                                                                
path_adjust         adjusts path constraints for timing analysis                                                                                                                                          
path_delay          constrains certain paths for timing analysis                                                                                                                                          
path_disable        disables timing analysis for certain paths                                                                                                                                            
path_group          assigns certain paths to a cost group                                                                                                                                                 
specify_paths       describes a set of timing paths for a timing exception or a report                                                                                                                    

  Customization
==========================================================================================================================================================================================================
add_command_help          adds a help string for a new command                                                                                                                                            
define_attribute          defines a new attribute                                                                                                                                                         
delete_unloaded_undriven  disconnects subports and hierarchical pins connected to constants and that do not fanout to anything, and deletes unloaded and undriven subports from the design                
mesg_make                 generates new messages in message archive                                                                                                                                       
mesg_send                 sends out generated message from message archive                                                                                                                                
parse_options             parses arguments to a tcl procedure                                                                                                                                             

  Design Manipulation
==========================================================================================================================================================================================================
change_link                          changes the reference of a instance with a new design or subdesign or libcell.                                                                                       
change_names                         change names of select objects                                                                                                                                       
edit_netlist                         edits a gate-level design                                                                                                                                            
insert_tiehilo_cells                 replaces constants 1'b0 and 1'b1 with tie-cells                                                                                                                      
mv                                   renames a design object                                                                                                                                              
remove_assigns_without_optimization  replaces assign statements with buffers                                                                                                                              
reset_design                         resets a design                                                                                                                                                      
rm                                   removes an object                                                                                                                                                    
ungroup                              ungroups one or more instances.                                                                                                                                      

  Design for Test
==========================================================================================================================================================================================================
add_opcg_hold_mux                              replaces a single scan flop by opcg equivalent flop                                                                                                        
analyze_scan_compressibility                   performs a scan-based compressibility analysis of the design and produces actual compression results for each compression setting                          
analyze_testability                            performs ATPG analysis of the design in either assume or fullscan mode                                                                                     
check_atpg_rules                               generates Encounter Test script files to check if a design is ATPG ready                                                                                   
check_dft_pad_configuration                    checks and reports the data direction control of the pad logic for the test I/O ports                                                                      
check_dft_rules                                checks for DFT rule violations                                                                                                                             
check_mbist_rules                              checks for MBIST rule violations                                                                                                                           
compress_block_level_chains                    inserts compression logic into actual (existing) scan chains for lower blocks in hierarchical compression flow                                             
compress_scan_chains                           inserts compression logic into actual (existing) scan chains                                                                                               
concat_scan_chains                             concatenates actual scan chains for a specific test mode of operation                                                                                      
configure_pad_dft                              configures pads into input or output mode for DFT                                                                                                          
connect_compression_clocks                     connects mask and misr clocks at the block level to the top level compression clocks in hierarchical flow                                                  
connect_opcg_segments                          connects OPCG logic into scan chains                                                                                                                       
connect_scan_chains                            connects scan registers and segments which pass DFT rules into scan chains                                                                                 
define_dft                                     defines a DFT object                                                                                                                                       
dft_trace_back                                 trace back one level from a given pin                                                                                                                      
fix_dft_violations                             fixes DFT rule violations                                                                                                                                  
fix_scan_path_inversions                       fixes inversions in the scan path                                                                                                                          
identify_multibit_cell_abstract_scan_segments  identifies abstract_segments for multibit scan cells                                                                                                       
identify_shift_register_scan_segments          identifies functional shift-register(s) in the design and defines those as scan segment(s)                                                                 
identify_test_mode_registers                   identifies fixed value registers in the design, and auto-asserts them as internal test mode signals.                                                       
insert_dft                                     inserts a DFT object                                                                                                                                       
map_mbist_cgc_to_cgic                          map MBIST clock gating logic to integrated clock gating cells                                                                                              
read_dft_abstract_model                        reads in abstraction models used for top-level scan chain stitching                                                                                        
read_io_speclist                               reads an IOSpecList file for boundary scan insertion                                                                                                       
read_memory_view                               reads memory views                                                                                                                                         
replace_opcg_scan                              replaces domain blocking scan flops by their opcg equivalent flops                                                                                         
replace_scan                                   replaces non-scan flops which pass DFT rules by their scan equivalent flops                                                                                
reset_opcg_equivalent                          removes the scan cells from the opcg-equivalency table which was previously defined using a (number of) set_opcg_equivalent commands                       
reset_scan_equivalent                          removes the specified non-scan library cells from the scan-equivalency table which was previously defined using a (number of) set_scan_equivalent          
                                               command(s)                                                                                                                                                 
set_compatible_test_clocks                     define the set of compatible test clocks                                                                                                                   
set_opcg_equivalent                            controls the opcg cell type that is used during the conversion of a scan flip-flop by the 'replace_opcg_scan' command                                      
set_scan_equivalent                            controls the scan-equivalent cell type that is used during the conversion of a non-scan flip-flop which passes the DFT rule checks to a scan flop          
update_scan_chains                             updates specified flops in to existing scan chains                                                                                                         
write_atpg                                     describes scan chains for ATPG interface                                                                                                                   
write_bsdl                                     writes out BSDL information for a design                                                                                                                   
write_compression_macro                        writes the RTL for the compression macro                                                                                                                   
write_dft_abstract_model                       writes an abstract model description of the actual scan chains                                                                                             
write_dft_rtl_model                            writes an RTL model of the design in Verilog assuming DFT RTL insertion flow has been enabled and DFT insertion commands supporting the RTL update flow    
                                               have been run                                                                                                                                              
write_et                                       writes out data and script files for Encounter Test ATPG and RRFA analysis and BSV verification                                                            
write_et_atpg                                  writes out data and script files for Encounter Test ATPG analysis                                                                                          
write_et_bsv                                   writes out data and script files for Encounter Test BSV verification                                                                                       
write_et_dfa                                   writes out data and script files for Encounter Test for DFA                                                                                                
write_et_lbist                                 writes out data and script files for Encounter Test for LBIST                                                                                              
write_et_mbist                                 writes out data and script files for Encounter Test for MBIST                                                                                              
write_et_rrfa                                  writes out data and script files for Encounter Test RRFA analysis                                                                                          
write_io_speclist                              writes an IOSpecList output file which describes the boundary scan architecture of the design                                                              
write_logic_bist_macro                         writes out the LBIST macro                                                                                                                                 
write_mbist_testbench                          generates mbist Verilog testbenches by executing the Encounter Test commands: build_model, create_embedded_test and write_vectors. If there are ROMs in    
                                               the design, ensure the rompath and romcontentsfile keywords are passed to create_embedded_test via the -create_embedded_test_options keyword.              
write_pmbist_interface_files                   writes interface files for programmable memory BIST                                                                                                        
write_pmbist_testbench                         generates pmbist Verilog testbenches by executing the Encounter Test commands: build_model, create_embedded_test and write_vectors. If there are ROMs in   
                                               the design, ensure the rompath and romcontentsfile keywords are passed to create_embedded_test via the -create_embedded_test_options keyword.              
write_scandef                                  writes scandef information of the actual scan chains for physical reordering                                                                               

  GUI
==========================================================================================================================================================================================================
gui_balloon_info               retrieve text from last info balloon                                                                                                                                       
gui_hide                       hide all windows                                                                                                                                                           
gui_hv_clear                   remove file data in HDL viewer                                                                                                                                             
gui_hv_get_file                return name of file loaded into HDL viewer                                                                                                                                 
gui_hv_load_file               load a file into HDL viewer                                                                                                                                                
gui_hv_set_indicators          set line and column numbers in HDL viewer                                                                                                                                  
gui_info                       set GUI persistent info message                                                                                                                                            
gui_legend                     add a legend dialog                                                                                                                                                        
gui_pv_airline_add             add an airline between two objects in physical viewer                                                                                                                      
gui_pv_airline_add_custom      add a customized airline between two objects in physical viewer                                                                                                            
gui_pv_airline_delete          delete an airline in physical viewer                                                                                                                                       
gui_pv_airline_display         display airlines in physical viewer                                                                                                                                        
gui_pv_airline_raw_add         add an airline between two points in physical viewer                                                                                                                       
gui_pv_airline_raw_add_custom  add a customized airline between two points in physical viewer                                                                                                             
gui_pv_clear                   clear selection from physical viewer                                                                                                                                       
gui_pv_connectivity_airlines   add connectivity airlines from object in physical viewer                                                                                                                   
gui_pv_deselect                deselect objects in physical viewer                                                                                                                                        
gui_pv_display_collection      display a collection of objects in physical viewer                                                                                                                         
gui_pv_draw_box                draw a box in physical viewer                                                                                                                                              
gui_pv_draw_circle             draw a circle in physical viewer                                                                                                                                           
gui_pv_draw_line               draw a line in physical viewer                                                                                                                                             
gui_pv_draw_triangle           draw a triangle in physical viewer                                                                                                                                         
gui_pv_highlight               highlight objects in physical viewer                                                                                                                                       
gui_pv_highlight_update        update object highlight in physical viewer                                                                                                                                 
gui_pv_label                   add a label to physical viewer                                                                                                                                             
gui_pv_preferences             configure physical viewer preferences                                                                                                                                      
gui_pv_redraw                  redraw physical viewer contents                                                                                                                                            
gui_pv_select                  select objects in physical viewer                                                                                                                                          
gui_pv_selection               returns physical viewer selection list                                                                                                                                     
gui_pv_snapshot                create a snapshot of physical viewer                                                                                                                                       
gui_pv_steiner_tree            add steiner tree from object in physical viewer                                                                                                                            
gui_pv_update                  update physical viewer                                                                                                                                                     
gui_pv_zoom_box                zoom to specified box in physical viewer                                                                                                                                   
gui_pv_zoom_fit                perform 'zoom fit' in physical viewer                                                                                                                                      
gui_pv_zoom_in                 perform 'zoom in' in physical viewer                                                                                                                                       
gui_pv_zoom_out                perform 'zoom out' in physical viewer                                                                                                                                      
gui_pv_zoom_to                 zoom to bounding box around selected objects in physical viewer                                                                                                            
gui_raise                      raise main window                                                                                                                                                          
gui_reset                      reset GUI busy indicators                                                                                                                                                  
gui_resume                     resume automatic GUI updates                                                                                                                                               
gui_selection                  return selection list                                                                                                                                                      
gui_show                       show all windows                                                                                                                                                           
gui_status                     set GUI status message                                                                                                                                                     
gui_suspend                    suspend automatic GUI updates                                                                                                                                              
gui_sv_clear                   clear schematic viewer selection and highlight                                                                                                                             
gui_sv_cone                    load an instance into a cone schematic viewer                                                                                                                              
gui_sv_get_instance            returns current instance displayed in schematic                                                                                                                            
gui_sv_grey                    configure schematic viewer grey mode                                                                                                                                       
gui_sv_highlight               highlight objects in schematic viewer                                                                                                                                      
gui_sv_load                    load a hierarchical instance or design in schematic viewer                                                                                                                 
gui_sv_snapshot                create a snapshot of main schematic viewer                                                                                                                                 
gui_update                     force synchronization of primary viewers with current design database                                                                                                      

  General
==========================================================================================================================================================================================================
?                           alias for 'help' command                                                                                                                                                      
all_inputs                  returns all the input ports.                                                                                                                                                  
all_outputs                 returns all the output ports.                                                                                                                                                 
apropos                     search for strings in attributes and commands                                                                                                                                 
attribute_exists            check if an attribute exists                                                                                                                                                  
clear                       clear terminal window                                                                                                                                                         
date                        print date                                                                                                                                                                    
enable_transparent_latches  disable En to D paths for transparent latches                                                                                                                                 
exit                        exit this program                                                                                                                                                             
get_attribute               returns an attribute value from an object                                                                                                                                     
help                        provides help for specified command                                                                                                                                           
include                     reads in a command file                                                                                                                                                       
lcd                         changes the UNIX working directory to the specified directory                                                                                                                 
license                     manages license check-in and check-out                                                                                                                                        
lls                         lists the contents of the specified UNIX directory                                                                                                                            
lpopd                       remove top of UNIX directory stack and cd to it                                                                                                                               
lpushd                      push current UNIX directory onto stack and cd to new directory                                                                                                                
lpwd                        returns the UNIX working directory                                                                                                                                            
man                         returns information about the specified command, attribute, or message                                                                                                        
more                        emulates UNIX shell 'more' command                                                                                                                                            
quit                        exits this program                                                                                                                                                            
redirect                    redirects stdout to a file or variable temporarily                                                                                                                            
reset_attribute             resets an attribute to its default value                                                                                                                                      
sdc_shell                   opens the SDC shell. All SDC commands can be used without the dc:: prefix inside the SDC shell                                                                                
set_attribute               sets an attribute value on objects                                                                                                                                            
shell                       executes a UNIX shell command from within the tool                                                                                                                            
statistics                  read/write/log QOR statistics at various stages of synthesis                                                                                                                  
string_representation       convert Tcl object into a string                                                                                                                                              
suppress_messages           disables printing of specified messages.                                                                                                                                      
suspend                     brings up a Tcl prompt within a sourced script                                                                                                                                
timestat                    reports the runtime and memory used up to this stage                                                                                                                          
unsuppress_messages         enables printing of messages that were disabled by the suppress_messages command.                                                                                             

  Hierarchical
==========================================================================================================================================================================================================
change_subdesign  change subdesign with new DB                                                                                                                                                            

  Input and Output
==========================================================================================================================================================================================================
check_cpf                  checks the validity of the CPF rules against the design                                                                                                                        
compare_sdc                checks the impact of updating the SDC constraints with respect to the known golden sets to validate the correctness of the revised SDC file                                    
decrypt                    decrypts a Tcl file generated with the 'encrypt' command                                                                                                                       
encrypt                    encrypts a Tcl or HDL design file                                                                                                                                              
exec_embedded_script       execute the embedded scripts found in given design or subdesign. To execute the scripts on all top-designs and their subdesigns, run 'exec_embedded_script' without any        
                           arguments                                                                                                                                                                      
export_critical_endpoints  generates a 'path_adjust' file by comparing RC and Encounter endpoint timing reports.                                                                                          
generate_constraints       verifies the design constraints specified in the SDC file and generates any missing functional false paths or multi-cycle paths                                                
generate_ple_model         creates PLE correlation data for the design and stores this data in the specified file                                                                                         
get_read_files             returns information on files that have been read                                                                                                                               
propagate_constraints      propagates the block level design constraints to top level and integrates them to generate an SDC at chip level                                                                
read_db                    read a netlist in internal database format                                                                                                                                     
read_dfm                   reads in yield coefficient file                                                                                                                                                
read_hdl                   reads in Verilog or VHDL files                                                                                                                                                 
read_netlist               reads (and elaborates) Structural Verilog(v1995) files                                                                                                                         
read_sdc                   reads in design constraints in SDC format                                                                                                                                      
split_db                   splits a database into a setup script and a reduced database without root attributes                                                                                           
validate_constraints       validates the design constraints specified in the SDC file, against RTL or netlist                                                                                             
verify_power_structure     verifies whether the low power cells in the design conform to the CPF file                                                                                                     
write_db                   write a netlist in internal database format                                                                                                                                    
write_design               generates design snapshot                                                                                                                                                      
write_do_ccd               writes out a CCD command file                                                                                                                                                  
write_do_clp               generates a dofile for Conformal Low Power Extended Checks                                                                                                                     
write_do_lec               writes out an LEC command file                                                                                                                                                 
write_do_verify            writes out a dofile for Conformal Verify                                                                                                                                       
write_ett                  writes out test design constraints in ETT format                                                                                                                               
write_hdl                  writes out a design or a subdesign in Verilog                                                                                                                                  
write_script               writes design constraints in the tools native format                                                                                                                           
write_sdc                  writes out design constraints in SDC format                                                                                                                                    
write_sdf                  writes out delay information into a Standard Delay Format (SDF) file                                                                                                           
write_set_load             generates set_load values for all nets                                                                                                                                         
write_sv_wrapper           writes out a wrapper SystemVerilog module for a design. Such a wrapper module helps in doing comparative simulation of output netlist (from RC) versus input RTL design,       
                           especially when the design description in input RTL has complex ports.                                                                                                         
write_template             writes out a template script file for running the tool with the necessary commands and attributes                                                                              

  Low Power
==========================================================================================================================================================================================================
build_rtl_power_models             builds detailed power models for more accurate RTL power analysis.  The models are used in subsequent RTL power analysis reports.                                      
check_library                      allows you to check specific information in the loaded libraries with regard to level shifters,  isolation cells, and state retention cells. The report also lists     
                                   the unusable cells.                                                                                                                                                    
clock_gating                       performs a clock_gating command                                                                                                                                        
commit_cpf                         inserts isolation and level shifter logic based on CPF rules                                                                                                           
read_cpf                           reads in CPF files                                                                                                                                                     
read_saif                          reads in switching activities in SAIF format                                                                                                                           
read_tcf                           reads in switching activities in TCF format                                                                                                                            
read_vcd                           reads in Value Change Dump (VCD) file for power analysis                                                                                                               
reload_cpf                         re-applies rules from CPF files read in earlier to newly added design objects                                                                                          
remove_inserted_sync_enable_logic  removes timing critical synchronous enable logic of flops inserted by  tools through sequential analysis of RTL                                                        
state_retention                    performs a state_retention command                                                                                                                                     
write_cpf                          writes out updated CPF file(s)                                                                                                                                         
write_forward_saif                 writes out the library forward SAIF file                                                                                                                               
write_saif                         writes out switching activities in SAIF format                                                                                                                         
write_tcf                          writes out switching activities in TCF format                                                                                                                          

  Multiple Supply Voltage
==========================================================================================================================================================================================================
create_library_domain  creates a new library domain                                                                                                                                                       
isolation_cell         performs isolation cell insertion                                                                                                                                                  
level_shifter          performs a level shifter command                                                                                                                                                   

  Navigation
==========================================================================================================================================================================================================
basename      removes leading directory names and returns the object name                                                                                                                                 
cd            sets position in object hierarchy                                                                                                                                                           
dirname       removes the object name and returns the directory name                                                                                                                                      
dirs          lists directory stack                                                                                                                                                                       
filter        filters objects based on attribute value                                                                                                                                                    
find          finds an object by type and name                                                                                                                                                            
inout_mate    returns the other half of an inout object                                                                                                                                                   
ls            browses an object or directory                                                                                                                                                              
popd          removes top of directory stack and cd to it                                                                                                                                                 
pushd         pushes current dir onto stack and cd to new dir                                                                                                                                             
pwd           returns current position in object hierarchy                                                                                                                                                
vdir_lsearch  does lsearch of a vdir type object in a list of objects                                                                                                                                     
vname         return the Verilog name of an object                                                                                                                                                        
what_is       returns an object's type                                                                                                                                                                    
what_is_list  returns an object's type                                                                                                                                                                    

  Physical
==========================================================================================================================================================================================================
check_placement                 check placement legality and highlight illegal objects                                                                                                                    
create_group                    create a physical group                                                                                                                                                   
create_placement_blockage       create a placement blockage                                                                                                                                               
create_placement_halo_blockage  create a placement halo blockage                                                                                                                                          
create_region                   create a physical region                                                                                                                                                  
create_routing_blockage         create a routing blockage                                                                                                                                                 
create_routing_halo_blockage    create a routing halo blockage                                                                                                                                            
create_row                      create a physical row                                                                                                                                                     
create_track                    create a physical track                                                                                                                                                   
generate_reports                generates the QoS statistics at any stage in the flow. Statistics include Timing, Area, Instance count, Utilization, Congestion and Power details. This command is        
                                followed by summary_table command to generate a summary table for these QoS statistics.                                                                                   
move_blockage                   change the location of a blockage                                                                                                                                         
move_instance                   change the location of an instance                                                                                                                                        
move_port                       change the location of a port                                                                                                                                             
move_region                     change the location of a region                                                                                                                                           
predict_qos                     predicts design QoS                                                                                                                                                       
read_def                        reads in a DEF file                                                                                                                                                       
read_encounter                  read in Encounter data files                                                                                                                                              
read_spef                       reads the parasitics in SPEF format                                                                                                                                       
resize_blockage                 resize a blockage                                                                                                                                                         
resize_region                   resize a region                                                                                                                                                           
restore_congestion_map          restore congestion map data                                                                                                                                               
restore_design                  loads an encounter saved database into RC                                                                                                                                 
save_congestion_map             save congestion map data                                                                                                                                                  
set_power_domain_boundary       create a power domain physical boundary                                                                                                                                   
specify_floorplan               specify design floorplan                                                                                                                                                  
summary_table                   generates a summary table including various QoS numbers for various stages in RC flow. This command has to be preceded with generate_report command, which creates the    
                                QoS statistics to be used by this command.                                                                                                                                
update_congestion_map           update congestion map data                                                                                                                                                
update_gcell_congestion         update gcell congestion values                                                                                                                                            
update_gcell_pin_density        update gcell pin density values                                                                                                                                           
update_gcell_utilization        update gcell utilization values                                                                                                                                           
write_def                       exports floorplan in DEF format                                                                                                                                           
write_encounter                 write out Encounter data files                                                                                                                                            
write_spef                      writes the parasitics in SPEF format                                                                                                                                      

  SDP
==========================================================================================================================================================================================================
read_sdp_file   reads in an SDP file                                                                                                                                                                      
write_sdp_file  writes out an SDP file                                                                                                                                                                    

  Synthesis
==========================================================================================================================================================================================================
elaborate                  elaborates previously read HDL files and creates corresponding design and subdesigns                                                                                           
get_remove_assign_options  get options set for replacement of assign statements during synthesis                                                                                                          
merge_to_multibit_cells    replace n 1-bit cells with a single n-bit cell                                                                                                                                 
retime                     retimes the design                                                                                                                                                             
set_remove_assign_options  controls replacement of assign statements during synthesis                                                                                                                     
synthesize                 synthesizes the design                                                                                                                                                         

rc:/> man elaborate
RC 12.1
elaborate(1)                                                      elaborate(1)



NNAAMMEE
       elaborate

SSYYNNTTAAXX
              elaborate [-parameters <string>] [<top_module_name>]...

              [-libpath <path>]... [-libext <extension>]...




DDEESSCCRRIIPPTTIIOONN
       Creates a design from a Verilog module or from a VHDL entity and archi-
       tecture. Undefined modules and VHDL entities are  labeled  "unresolved"
       and treated as blackboxes.


       The  command returns the directory path to the top-level design(s) that
       it creates.


       Note: Before elaborating a design, load your library using the  library
       attribute  and  load your design using the read_hdl command into the rc
       shell.


       Options and Arguments



             -libext <extension>                 Specifies the extension of the Verilog library
                                               files.


                                                 User-specified extensions overwrite the
                                               default extensions.


                                                 Default: .v and .V


           -libpath <path    >                   Specifies the search path to be used to
                                               look for unresolved Verilog module instances.


                                                 You can specify a relative path with respect
                                               to the working directory (.) or an absolute path.


                                                 ~ is currently not supported.


           <module           >                   Specifies the name of the top-level module
                                               to elaborate.


                                                 If <module> is not specified, all top-level
                                               modules are elaborated.


                                                 When reading in a structural file using
                                               the read_hdl -netlist command, use this option to
                                               specify the top module name.


           -parameters <string>



                                                 Changes the values of Verilog parameters
                                               or VHDL generics that are used within the top
                                               level code to the specified values.


                                                 Specify the new values in the same sequence
                                               as the parameter definitions appear in the code to
                                               ensure proper substitution during elaboration.


                                                 RTL Compiler supports pure and sized integer
                                               specifications, and specifications of parameters
                                               for submodules and interfaces.


                                                 The following example shows a sized integer
                                               specification. In this case, 6 is the size (number
                                               of bits), d the format (decimal), and 43 the
                                               value.


                                                 elaborate -parameters {6'd43}


                                                 You can specify a parameter positionally,
                                               as an integer in the parameter list, or by name,
                                               as a two-element Tcl list. The first element is
                                               the name and the second element is the value. For
                                               example, you can do either:


                                                 elaborate -parameters {5 10}


                                                 elaborate -parameters {{width 5} {depth
                                               10}}


                                                 The following example shows the specification
                                               of parameters for submodules or interface
                                               instances:


                                                 elaborate -parameters {b2.m 0 b1.w 7'd111}







       Examples


        - In the following example, the top-level code contains the  following
       parameters in this order:


       parameter data_width1 =  8  ;
       parameter data_width2 = 12  ;
       parameter averg_period = 4 ;
       The following command changes data_width1 to 14, data_width2 to 12, and averg_period to 8 during elaboration:



       rc:/>elaborate -parameters {14 12 8} TOP



        -  The  following example reads in file top.v which has an instance of
       module sub, but file top.v does not contain  a  description  of  module
       sub.


       set_attr hdl_search_path { ../src ../incl }



       elaborate -libpath ../mylibs -libpath /home/verilog/libs -libext ".h"
       -libext ".v" top.v
       The latter command is equivalent to



       elaborate -libpath { ../mylibs /home/verilog/libs } -libext { ".h" ".v" } top.v
       First, elaborate looks for the top.v file in the directories specified through the hdl_search_path attribute. After top.v is parsed, elaborate looks for undefined modules (such as sub) in the directories specified through the -libpath option. First, the tool looks for a file that corresponds to the name of the module appended by the first specified file extension (sub.h). Next, it looks for a file that corresponds to the name of the module appended by the next specified file extension (sub.v), and so on.



       Related Information



             Affected by this command:           read_hdl on page 202



           Affected by this attribute:           library








                           Fri Jan 25 13:43:48 2013               elaborate(1)

rc:/> 
rc:/> 
rc:/> 
rc:/> elaborate -libpath {Basic-Components/Gates/} -libext {".vhd"} -vhdl ALU_1bit
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is '-vhdl'.
1
rc:/> elaborate -libpath {Basic-Components/Gates/} -libext {".vhd"} ALU_1bit -vhdl
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'ALU_1bit'.
1
rc:/> load Basic-Components/utils.vhd -vhdl
rc:/> load Basic-Components/ALU-Components/ALU_1bit.vhd -vhdl
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
rc:/> elaborate -libpath {Basic-Components/Gates/} -libext {".vhd"} ALU_1bit -vhdl
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'ALU_1bit' from file 'Basic-Components/ALU-Components/ALU_1bit.vhd'.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'inv_1bit' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 55.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_1bit_Min_M2_A1' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 29.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'and_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 37.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'or_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 43.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'xor_2in' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 49.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'fulladder_1bit' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 21.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_1bit_Min_M8_A3' in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 29.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'ALU_1bit'.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is '-vhdl'.
1
rc:/> Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        : An object of type 'instance|net|pin|port' named '/designs/ALU_1bit_1' could not be found.
  gui_sv_highlight: highlight objects in schematic viewer 

Usage: gui_sv_highlight  [-append] [-center] [-color <string>] [-zoomto] [-from <pin|port>] [-to <pin|port>] <instance|net|pin|port>

    [-append]:
        append object to highlight list 
    [-center]:
        center object on schematic 
    [-color <string>]:
        object highlight color 
    [-zoomto]:
        zoom into object on schematic 
    [-from <pin|port>]:
        start point of net highlight 
    [-to <pin|port>]:
        end point of net highlight 
    <instance|net|pin|port>:
        object to highlight 
elaborate -libpath { Basic-Components/Gates/ } -libext {".vhd"} ALU_1bit -vhdl
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'ALU_1bit'.
1
rc:/> man elaborate
RC 12.1
elaborate(1)                                                      elaborate(1)



NNAAMMEE
       elaborate

SSYYNNTTAAXX
              elaborate [-parameters <string>] [<top_module_name>]...

              [-libpath <path>]... [-libext <extension>]...




DDEESSCCRRIIPPTTIIOONN
       Creates a design from a Verilog module or from a VHDL entity and archi-
       tecture. Undefined modules and VHDL entities are  labeled  "unresolved"
       and treated as blackboxes.


       The  command returns the directory path to the top-level design(s) that
       it creates.


       Note: Before elaborating a design, load your library using the  library
       attribute  and  load your design using the read_hdl command into the rc
       shell.


       Options and Arguments



             -libext <extension>                 Specifies the extension of the Verilog library
                                               files.


                                                 User-specified extensions overwrite the
                                               default extensions.


                                                 Default: .v and .V


           -libpath <path    >                   Specifies the search path to be used to
                                               look for unresolved Verilog module instances.


                                                 You can specify a relative path with respect
                                               to the working directory (.) or an absolute path.


                                                 ~ is currently not supported.


           <module           >                   Specifies the name of the top-level module
                                               to elaborate.


                                                 If <module> is not specified, all top-level
                                               modules are elaborated.


                                                 When reading in a structural file using
                                               the read_hdl -netlist command, use this option to
                                               specify the top module name.


           -parameters <string>



                                                 Changes the values of Verilog parameters
                                               or VHDL generics that are used within the top
                                               level code to the specified values.


                                                 Specify the new values in the same sequence
                                               as the parameter definitions appear in the code to
                                               ensure proper substitution during elaboration.


                                                 RTL Compiler supports pure and sized integer
                                               specifications, and specifications of parameters
                                               for submodules and interfaces.


                                                 The following example shows a sized integer
                                               specification. In this case, 6 is the size (number
                                               of bits), d the format (decimal), and 43 the
                                               value.


                                                 elaborate -parameters {6'd43}


                                                 You can specify a parameter positionally,
                                               as an integer in the parameter list, or by name,
                                               as a two-element Tcl list. The first element is
                                               the name and the second element is the value. For
                                               example, you can do either:


                                                 elaborate -parameters {5 10}


                                                 elaborate -parameters {{width 5} {depth
                                               10}}


                                                 The following example shows the specification
                                               of parameters for submodules or interface
                                               instances:


                                                 elaborate -parameters {b2.m 0 b1.w 7'd111}







       Examples


        - In the following example, the top-level code contains the  following
       parameters in this order:


       parameter data_width1 =  8  ;
       parameter data_width2 = 12  ;
       parameter averg_period = 4 ;
       The following command changes data_width1 to 14, data_width2 to 12, and averg_period to 8 during elaboration:



       rc:/>elaborate -parameters {14 12 8} TOP



        -  The  following example reads in file top.v which has an instance of
       module sub, but file top.v does not contain  a  description  of  module
       sub.


       set_attr hdl_search_path { ../src ../incl }



       elaborate -libpath ../mylibs -libpath /home/verilog/libs -libext ".h"
       -libext ".v" top.v
       The latter command is equivalent to



       elaborate -libpath { ../mylibs /home/verilog/libs } -libext { ".h" ".v" } top.v
       First, elaborate looks for the top.v file in the directories specified through the hdl_search_path attribute. After top.v is parsed, elaborate looks for undefined modules (such as sub) in the directories specified through the -libpath option. First, the tool looks for a file that corresponds to the name of the module appended by the first specified file extension (sub.h). Next, it looks for a file that corresponds to the name of the module appended by the next specified file extension (sub.v), and so on.



       Related Information



             Affected by this command:           read_hdl on page 202



           Affected by this attribute:           library








                           Fri Jan 25 13:43:48 2013               elaborate(1)

rc:/> load /Project-B/SCPv3/cpu3.vhd -vhdl
Error   : Cannot open file. [VHDLPT-500] [read_hdl]
        : VHDL source file '/Project-B/SCPv3/cpu3.vhd'.
1
rc:/> load /Project-B/SCPv3/cpuv3.vhd -vhdl
Error   : Cannot open file. [VHDLPT-500] [read_hdl]
        : VHDL source file '/Project-B/SCPv3/cpuv3.vhd'.
1
rc:/> load Project-B/SCPv3/cpuv3.vhd -vhdl
use work.mips32.all;
         |
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'mips32' in WORK in file 'Project-B/SCPv3/cpuv3.vhd' on line 3, column 10.
use work.cpurecords.all;
         |
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'cpurecords' in WORK in file 'Project-B/SCPv3/cpuv3.vhd' on line 4, column 10.
	port(imem_addr  : out m32_vector(DATAWIDTH - 1 downto 0); -- Instruction memory address
	                      |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_vector' in file 'Project-B/SCPv3/cpuv3.vhd' on line 11, column 24.
	port(imem_addr  : out m32_vector(DATAWIDTH - 1 downto 0); -- Instruction memory address
	                                 |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 11, column 35.
	port(imem_addr  : out m32_vector(DATAWIDTH - 1 downto 0); -- Instruction memory address
	                                                       |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Project-B/SCPv3/cpuv3.vhd' on line 11, column 57.
		 inst       : in  m32_vector(DATAWIDTH - 1 downto 0); -- Instruction
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_vector' in file 'Project-B/SCPv3/cpuv3.vhd' on line 12, column 21.
		 inst       : in  m32_vector(DATAWIDTH - 1 downto 0); -- Instruction
		                             |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 12, column 32.
		 inst       : in  m32_vector(DATAWIDTH - 1 downto 0); -- Instruction
		                                                   |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Project-B/SCPv3/cpuv3.vhd' on line 12, column 54.
		 dmem_addr  : out m32_vector(DATAWIDTH - 1 downto 0); -- Data memory address
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_vector' in file 'Project-B/SCPv3/cpuv3.vhd' on line 13, column 21.
		 dmem_addr  : out m32_vector(DATAWIDTH - 1 downto 0); -- Data memory address
		                             |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 13, column 32.
		 dmem_addr  : out m32_vector(DATAWIDTH - 1 downto 0); -- Data memory address
		                                                   |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Project-B/SCPv3/cpuv3.vhd' on line 13, column 54.
		 dmem_read  : out m32_1bit;     -- Data memory read?
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_1bit' in file 'Project-B/SCPv3/cpuv3.vhd' on line 14, column 21.
		 dmem_write : out m32_1bit;     -- Data memory write?
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_1bit' in file 'Project-B/SCPv3/cpuv3.vhd' on line 15, column 21.
		 dmem_wmask : out m32_4bits;    -- Data memory write mask
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_4bits' in file 'Project-B/SCPv3/cpuv3.vhd' on line 16, column 21.
		 dmem_rdata : in  m32_vector(DATAWIDTH - 1 downto 0); -- Data memory read data
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_vector' in file 'Project-B/SCPv3/cpuv3.vhd' on line 17, column 21.
		 dmem_rdata : in  m32_vector(DATAWIDTH - 1 downto 0); -- Data memory read data
		                             |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 17, column 32.
		 dmem_rdata : in  m32_vector(DATAWIDTH - 1 downto 0); -- Data memory read data
		                                                   |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Project-B/SCPv3/cpuv3.vhd' on line 17, column 54.
		 dmem_wdata : out m32_vector(DATAWIDTH - 1 downto 0); -- Data memory write data
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_vector' in file 'Project-B/SCPv3/cpuv3.vhd' on line 18, column 21.
		 dmem_wdata : out m32_vector(DATAWIDTH - 1 downto 0); -- Data memory write data
		                             |
Error   : A non-array type mark may not have an index constraint. [VHDLPT-653] [read_hdl]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 18, column 32.
		 dmem_wdata : out m32_vector(DATAWIDTH - 1 downto 0); -- Data memory write data
		                                                   |
Error   : Range must be of a discrete type. [VHDLPT-709] [read_hdl]
        : Index constraint has type <unknown name> in file 'Project-B/SCPv3/cpuv3.vhd' on line 18, column 54.
		 reset      : in  m32_1bit;     -- Reset signal
		                  |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'm32_1bit' in file 'Project-B/SCPv3/cpuv3.vhd' on line 19, column 21.
		 clock      : in  m32_1bit);    -- System clock
		 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : port clause requires ')', read <identifier> clock in file 'Project-B/SCPv3/cpuv3.vhd' on line 20, column 4.
		 clock      : in  m32_1bit);    -- System clock
		 |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : port clause requires ';', read <identifier> clock in file 'Project-B/SCPv3/cpuv3.vhd' on line 20, column 4.
		 clock      : in  m32_1bit);    -- System clock
		 |
Error   : Statement in declarative part. [VHDLPT-752] [read_hdl]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 20, column 4.
        : Invalid or unsupported VHDL syntax is encountered.
		 clock      : in  m32_1bit);    -- System clock
		 |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'clock' in file 'Project-B/SCPv3/cpuv3.vhd' on line 20, column 4.
		 clock      : in  m32_1bit);    -- System clock
		            |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : entity declaration requires END, read ':' in file 'Project-B/SCPv3/cpuv3.vhd' on line 20, column 15.
		 clock      : in  m32_1bit);    -- System clock
		              |
Error   : Missing token. [VHDLPT-672] [read_hdl]
        : entity declaration requires ';', read keyword IN in file 'Project-B/SCPv3/cpuv3.vhd' on line 20, column 17.
1
rc:/> load Basic-Components/utils.vhd -vhdl
rc:/> load Basic-Components/mips32.vhd -vhdl
rc:/> load Project-B/SCPv3/components/cpurecords.vhd -vhdl
rc:/> load Project-B/SCPv3/cpuv3.vhd -vhdl
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 113.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 113.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 114.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 115.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 121.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 121.
rc:/> elaborate cpuv3
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'cpuv3' from file 'Project-B/SCPv3/cpuv3.vhd'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'cpuv3' with default parameters value.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'register_Nbit_N32' in file 'Project-B/SCPv3/cpuv3.vhd' on line 68.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_Nbit_2in_N5' in file 'Project-B/SCPv3/cpuv3.vhd' on line 83.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'mux_Nbit_2in_N32' in file 'Project-B/SCPv3/cpuv3.vhd' on line 83.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'registerfile_Nbit_Mreg_N32_M32_A5' in file 'Project-B/SCPv3/cpuv3.vhd' on line 24.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'extender_Nbit_Mbit_N5_M32' in file 'Project-B/SCPv3/cpuv3.vhd' on line 91.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'ALU_Nbit_N32' in file 'Project-B/SCPv3/cpuv3.vhd' on line 54.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'leftshifter_Nbit_N32_A5' in file 'Project-B/SCPv3/cpuv3.vhd' on line 99.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'extender_Nbit_Mbit_N16_M32' in file 'Project-B/SCPv3/cpuv3.vhd' on line 91.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'alucontrolv3' in file 'Project-B/SCPv3/cpuv3.vhd' on line 77.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'controlv3' in file 'Project-B/SCPv3/cpuv3.vhd' on line 40.
Warning : Detected a logic abstract. [CDFG-331]
        : Logic abstract 'fulladder_Nbit_N32' in file 'Project-B/SCPv3/cpuv3.vhd' on line 45.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 's_upperload' in module 'cpuv3' in file 'Project-B/SCPv3/cpuv3.vhd' on line 113, column 2.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 's_upperload' in module 'cpuv3' in file 'Project-B/SCPv3/cpuv3.vhd' on line 113, column 2.
        : Some tools may not accept this HDL.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'cpuv3'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
/designs/cpuv3
rc:/> load Basic-Components/Utility-Components/decoder_Nbit.vhd -vhdl
use work.utils.all;
         |
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'utils' in WORK in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 4, column 10.
architecture dataflow of decoder_Nbit is
|
Error   : No such primary unit in library. [VHDLPT-703] [read_hdl]
        : No unit 'decoder_Nbit' in WORK in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 14, column 1.
	g_outputs : for I in 0 to (2 ** N) - 1 generate
	                                |
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'N' in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 17, column 34.
	g_outputs : for I in 0 to (2 ** N) - 1 generate
	                             |
Error   : No subprogram matching argument type profile. [VHDLPT-795] [read_hdl]
        : Subprogram "**" in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 17, column 31.
        : Invalid or unsupported VHDL syntax is encountered.
	g_outputs : for I in 0 to (2 ** N) - 1 generate
	                                   |
Error   : No subprogram matching argument type profile. [VHDLPT-795] [read_hdl]
        : Subprogram "-" in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 17, column 37.
	g_outputs : for I in 0 to (2 ** N) - 1 generate
	                       |
Error   : No interpretation as discrete type. [VHDLPT-708] [read_hdl]
        : Right bound in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 17, column 25.
        : Invalid or unsupported VHDL syntax is encountered.
		o_D(I) <= to_std_logic(I = to_integer(unsigned(i_A)));
		|
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'o_D' in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 18, column 3.
		o_D(I) <= to_std_logic(I = to_integer(unsigned(i_A)));
		                                                     |
Error   : Illegal extra ';' detected. [VHDLPT-636] [read_hdl]
        : in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 18, column 56.
1
rc:/> load Basic-Components/utils.vhd -vhdl
rc:/> load Basic-Components/Utility-Components/decoder_Nbit.vhd -vhdl
rc:/> elaborate decoder_Nbit
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'decoder_Nbit' from file 'Basic-Components/Utility-Components/decoder_Nbit.vhd'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'decoder_Nbit' with default parameters value.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'decoder_Nbit'.
Warning : Failed to generate G0 netlist because there are multiple top designs. [OVF-301]
        : Can not create one G0 netlist with multiple top designs.
/designs/decoder_Nbit
rc:/> rm cpuv3
rc:/> ls
./                        designs/                  hdl_libraries/            libraries/                messages/                 models/                   object_types/           
rc:/> cd /designs/
rc:/designs> ls
./                       ALU_1bit/                ALU_1bit_1/              decoder_Nbit/          
rc:/designs> rm ALU_1bit ALU_1bit1
Error   : A command argument did not match any of the acceptable command options. [TUI-64] [rm]
        : The argument in question is 'ALU_1bit1'.
        : Check the command usage and correct the input to the command.
  rm: removes an object 

Usage: rm  [-quiet] <object>+

    [-quiet]:
        keeps quiet unless there are problems 
    <object>+:
        objects to remove 
1
rc:/designs> rm ALU_1bit
rc:/designs> rm ALU_1bit_1
rc:/designs> rm decoder_Nbit
rc:/designs> ls
./          
rc:/designs> cd ..
rc:/> Sourcing '/home/dnhushak/CPRE381/synthesize.tcl' (Thu Nov 21 21:06:54 -0600 2013)...
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Error   : Multiple 'wait' statements in a VHDL process are unsupported. [VHDL-669] [read_hdl]
        : in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 45.
        : Processes that have a 'wait' statement must have it as the first statement. Multiple 'wait' statements in the same process used to describe implicit state machines is unsupported.
Warning : A 'wait' statement that is not the first statement of the process may result in simulation mismatches. [VHDL-668]
        : in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 45.
        : Processes that have a 'wait' statement must have it as the first statement, otherwise simulation mismatches may result between RTL and netlist. Processes with multiple 'wait' statements are not supported.
Error   : The condition clause of a wait statement must contain an edge specification. [VHDL-607] [read_hdl]
        : The unsupported wait statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 45.
        : See 'Specifying Clock Signals for Flip-Flops' in 'HDL Modeling in Encounter RTL Compiler' for information on how to model clock-edge expressions.
Warning : 'Timeout' clauses in 'wait' statements are ignored for synthesis. This may cause mismatches between simulation and synthesis. [VHDL-618]
        : The 'Timeout' clause is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 45.
        : See 'HDL Modeling in Encounter RTL Compiler' for a list of supported VHDL constructs.
Error   : Unsupported use of 'wait' statement. [VHDL-606] [read_hdl]
        : The 'wait' statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 50.
        : When a 'wait' statement is used, it must be the first statement in the process. Processes with multiple 'wait' statements are not supported. See 'HDL Modeling in Encounter RTL Compiler' for more information.
Error   : The condition clause of a wait statement must contain an edge specification. [VHDL-607] [read_hdl]
        : The unsupported wait statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 50.
Warning : 'Timeout' clauses in 'wait' statements are ignored for synthesis. This may cause mismatches between simulation and synthesis. [VHDL-618]
        : The 'Timeout' clause is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 50.
Error   : Unsupported use of 'wait' statement. [VHDL-606] [read_hdl]
        : The 'wait' statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 52.
Error   : The condition clause of a wait statement must contain an edge specification. [VHDL-607] [read_hdl]
        : The unsupported wait statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 52.
Warning : 'Timeout' clauses in 'wait' statements are ignored for synthesis. This may cause mismatches between simulation and synthesis. [VHDL-618]
        : The 'Timeout' clause is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 52.
Error   : Multiple 'wait' statements in a VHDL process are unsupported. [VHDL-669] [read_hdl]
        : in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 62.
Warning : A 'wait' statement that is not the first statement of the process may result in simulation mismatches. [VHDL-668]
        : in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 62.
Error   : The condition clause of a wait statement must contain an edge specification. [VHDL-607] [read_hdl]
        : The unsupported wait statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 62.
Warning : 'Timeout' clauses in 'wait' statements are ignored for synthesis. This may cause mismatches between simulation and synthesis. [VHDL-618]
        : The 'Timeout' clause is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 62.
Error   : Unsupported use of 'wait' statement. [VHDL-606] [read_hdl]
        : The 'wait' statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 67.
Error   : The condition clause of a wait statement must contain an edge specification. [VHDL-607] [read_hdl]
        : The unsupported wait statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 67.
Warning : 'Timeout' clauses in 'wait' statements are ignored for synthesis. This may cause mismatches between simulation and synthesis. [VHDL-618]
        : The 'Timeout' clause is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 67.
Error   : Unsupported use of 'wait' statement. [VHDL-606] [read_hdl]
        : The 'wait' statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 69.
Error   : The condition clause of a wait statement must contain an edge specification. [VHDL-607] [read_hdl]
        : The unsupported wait statement is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 69.
Warning : 'Timeout' clauses in 'wait' statements are ignored for synthesis. This may cause mismatches between simulation and synthesis. [VHDL-618]
        : The 'Timeout' clause is in file 'Basic-Components/Testbenches/addersubtracter_Nbit_tb.vhd' on line 69.
Error   : Detected VHDL synthesis subset violations. [VHDL-600] [read_hdl]
        : .
        : Certain VHDL constructs were detected that are unsynthesizable or not supported in this release. This error can be avoided by rewriting the VHDL code to avoid the constructs for which errors were reported.
GUI is already visible.
Error sourcing '/home/dnhushak/CPRE381/synthesize.tcl'.
1
Sourcing '/home/dnhushak/CPRE381/synthesize.tcl' (Thu Nov 21 21:07:39 -0600 2013)...
package MIPS32 is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:MIPS32' in file 'Basic-Components/mips32.vhd' on line 9, column 1.
        : A previously analyzed unit is being replaced.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mips32-body' depends on overwritten unit 'default:mips32'.
        : A unit is considered out-of-date when a unit that it depends on is re-analyzed.
package utils is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:utils' in file 'Basic-Components/utils.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_1bit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_1bit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:decoder_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:decoder_nbit-dataflow' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:leftshifter_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:leftshifter_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_min' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_min-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_2in' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_2in-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_min' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_min-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:registerfile_nbit_mreg' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:registerfile_nbit_mreg-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:rightshifter_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:rightshifter_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:utils-body' depends on overwritten unit 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_1bit_Min' depends on package 'default:utils'.
        : Entity is invalid because it is potentially out-of-date with respect to packages used. Check the specified entity and package and re-analyze the entity using the 'read_hdl -vhdl filename' command.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_Nbit_2in' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_Nbit_Min' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'decoder_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'rightshifter_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'leftshifter_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'ALU_1bit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'ALU_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'registerfile_Nbit_Mreg' depends on package 'default:utils'.
entity and_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:and_2in' in file 'Basic-Components/Gates/and_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:and_2in-dataflow' depends on overwritten unit 'default:and_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'and_2in' in library 'default' with newly read VHDL entity 'and_2in' in the same library in file 'Basic-Components/Gates/and_2in.vhd' on line 4.
        : A newly read VHDL entity replaces any previously read Verilog module or VHDL entity in the same library if its name matches (case-insensitively) the existing module or entity.
    For instance:
        VHDL 'foo'                  replaces  VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        VHDL 'foo' (in any library) replaces  Verilog {'FOO' or 'foo' or 'Foo' or ...} in the same library
 
A newly read Verilog module replaces any previously read Verilog module if its name matches (case-sensitively) that module.  Further, it replaces any previously read VHDL entity in the same library if its name matches (case -insensitively) that entity.
    For instance:
        Verilog 'foo' replaces    VHDL {'FOO' or 'foo' or 'Foo' or ...} in the same library
        Verilog 'foo' replaces    Verilog 'foo' only
    In addition:
        Verilog 'foo' does not replace Verilog 'FOO' and the two remain as distinct modules.
entity inv_1bit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:inv_1bit' in file 'Basic-Components/Gates/inv_1bit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:inv_1bit-dataflow' depends on overwritten unit 'default:inv_1bit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'inv_1bit' in library 'default' with newly read VHDL entity 'inv_1bit' in the same library in file 'Basic-Components/Gates/inv_1bit.vhd' on line 4.
entity nand_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:nand_2in' in file 'Basic-Components/Gates/nand_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:nand_2in-dataflow' depends on overwritten unit 'default:nand_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'nand_2in' in library 'default' with newly read VHDL entity 'nand_2in' in the same library in file 'Basic-Components/Gates/nand_2in.vhd' on line 4.
entity nor_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:nor_2in' in file 'Basic-Components/Gates/nor_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:nor_2in-dataflow' depends on overwritten unit 'default:nor_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'nor_2in' in library 'default' with newly read VHDL entity 'nor_2in' in the same library in file 'Basic-Components/Gates/nor_2in.vhd' on line 4.
entity or_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:or_2in' in file 'Basic-Components/Gates/or_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:or_2in-dataflow' depends on overwritten unit 'default:or_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'or_2in' in library 'default' with newly read VHDL entity 'or_2in' in the same library in file 'Basic-Components/Gates/or_2in.vhd' on line 4.
entity or_Nin is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:or_Nin' in file 'Basic-Components/Gates/or_Nin.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:or_nin-structure' depends on overwritten unit 'default:or_nin'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'or_Nin' in library 'default' with newly read VHDL entity 'or_Nin' in the same library in file 'Basic-Components/Gates/or_Nin.vhd' on line 4.
entity xor_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:xor_2in' in file 'Basic-Components/Gates/xor_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:xor_2in-dataflow' depends on overwritten unit 'default:xor_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'xor_2in' in library 'default' with newly read VHDL entity 'xor_2in' in the same library in file 'Basic-Components/Gates/xor_2in.vhd' on line 4.
entity mux_1bit_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:mux_1bit_2in' in file 'Basic-Components/Utility-Components/mux_1bit_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_2in-structure' depends on overwritten unit 'default:mux_1bit_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_1bit_2in' in library 'default' with newly read VHDL entity 'mux_1bit_2in' in the same library in file 'Basic-Components/Utility-Components/mux_1bit_2in.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_1bit_Min' in library 'default' with newly read VHDL entity 'mux_1bit_Min' in the same library in file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_Nbit_2in' in library 'default' with newly read VHDL entity 'mux_Nbit_2in' in the same library in file 'Basic-Components/Utility-Components/mux_Nbit_2in.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_Nbit_Min' in library 'default' with newly read VHDL entity 'mux_Nbit_Min' in the same library in file 'Basic-Components/Utility-Components/mux_Nbit_Min.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'decoder_Nbit' in library 'default' with newly read VHDL entity 'decoder_Nbit' in the same library in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 6.
entity extender_Nbit_Mbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:extender_Nbit_Mbit' in file 'Basic-Components/Utility-Components/extender_Nbit_Mbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:extender_nbit_mbit-dataflow' depends on overwritten unit 'default:extender_nbit_mbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'extender_Nbit_Mbit' in library 'default' with newly read VHDL entity 'extender_Nbit_Mbit' in the same library in file 'Basic-Components/Utility-Components/extender_Nbit_Mbit.vhd' on line 4.
entity onescomplementer_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:onescomplementer_Nbit' in file 'Basic-Components/Utility-Components/onescomplementer_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:onescomplementer_nbit-structure' depends on overwritten unit 'default:onescomplementer_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'onescomplementer_Nbit' in library 'default' with newly read VHDL entity 'onescomplementer_Nbit' in the same library in file 'Basic-Components/Utility-Components/onescomplementer_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'rightshifter_Nbit' in library 'default' with newly read VHDL entity 'rightshifter_Nbit' in the same library in file 'Basic-Components/Utility-Components/rightshifter_Nbit.vhd' on line 5.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'leftshifter_Nbit' in library 'default' with newly read VHDL entity 'leftshifter_Nbit' in the same library in file 'Basic-Components/Utility-Components/leftshifter_Nbit.vhd' on line 5.
entity addersubtractor_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:addersubtractor_Nbit' in file 'Basic-Components/ALU-Components/addersubtracter_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:addersubtractor_nbit-structure' depends on overwritten unit 'default:addersubtractor_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'addersubtractor_Nbit' in library 'default' with newly read VHDL entity 'addersubtractor_Nbit' in the same library in file 'Basic-Components/ALU-Components/addersubtracter_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'ALU_1bit' in library 'default' with newly read VHDL entity 'ALU_1bit' in the same library in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 6.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'ALU_Nbit' in library 'default' with newly read VHDL entity 'ALU_Nbit' in the same library in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 6.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
entity fulladder_1bit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:fulladder_1bit' in file 'Basic-Components/ALU-Components/fulladder_1bit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fulladder_1bit-structure' depends on overwritten unit 'default:fulladder_1bit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'fulladder_1bit' in library 'default' with newly read VHDL entity 'fulladder_1bit' in the same library in file 'Basic-Components/ALU-Components/fulladder_1bit.vhd' on line 4.
entity fulladder_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:fulladder_Nbit' in file 'Basic-Components/ALU-Components/fulladder_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fulladder_nbit-structure' depends on overwritten unit 'default:fulladder_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'fulladder_Nbit' in library 'default' with newly read VHDL entity 'fulladder_Nbit' in the same library in file 'Basic-Components/ALU-Components/fulladder_Nbit.vhd' on line 4.
entity dff is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:dff' in file 'Basic-Components/Register-Components/dff.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:dff-mixed' depends on overwritten unit 'default:dff'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'dff' in library 'default' with newly read VHDL entity 'dff' in the same library in file 'Basic-Components/Register-Components/dff.vhd' on line 4.
entity register_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:register_Nbit' in file 'Basic-Components/Register-Components/register_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:register_nbit-structure' depends on overwritten unit 'default:register_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'register_Nbit' in library 'default' with newly read VHDL entity 'register_Nbit' in the same library in file 'Basic-Components/Register-Components/register_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'registerfile_Nbit_Mreg' in library 'default' with newly read VHDL entity 'registerfile_Nbit_Mreg' in the same library in file 'Basic-Components/Register-Components/registerfile_Nbit_Mreg.vhd' on line 9.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/components/instruction_decoder.vhd' on line 31.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/components/instruction_decoder.vhd' on line 72.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/components/instruction_decoder.vhd' on line 112.
Error   : Unsupported predefined attribute. [VHDL-613] [read_hdl]
        : Attribute 'TickIMAGE is in file 'Project-B/SCPv3/components/instruction_decoder.vhd' on line 177.
        : The predefined attribute is not supported. See the 'HDL Modeling in Encounter RTL Compiler' manual for a list of supported predefined attributes.
Error   : Unsupported predefined attribute. [VHDL-613] [read_hdl]
        : Attribute 'TickIMAGE is in file 'Project-B/SCPv3/components/instruction_decoder.vhd' on line 180.
Error   : Detected VHDL synthesis subset violations. [VHDL-600] [read_hdl]
        : .
GUI is already visible.
Error sourcing '/home/dnhushak/CPRE381/synthesize.tcl'.
1
Sourcing '/home/dnhushak/CPRE381/synthesize.tcl' (Thu Nov 21 21:08:13 -0600 2013)...
package MIPS32 is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:MIPS32' in file 'Basic-Components/mips32.vhd' on line 9, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:cpurecords' depends on overwritten unit 'default:mips32'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:instruction_decoder' depends on overwritten unit 'default:mips32'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mips32-body' depends on overwritten unit 'default:mips32'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'instruction_decoder' depends on package 'default:mips32'.
package utils is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:utils' in file 'Basic-Components/utils.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_1bit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_1bit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:decoder_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:decoder_nbit-dataflow' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:leftshifter_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:leftshifter_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_min' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_min-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_2in' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_2in-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_min' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_min-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:registerfile_nbit_mreg' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:registerfile_nbit_mreg-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:rightshifter_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:rightshifter_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:utils-body' depends on overwritten unit 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_1bit_Min' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_Nbit_2in' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_Nbit_Min' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'decoder_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'rightshifter_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'leftshifter_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'ALU_1bit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'ALU_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'registerfile_Nbit_Mreg' depends on package 'default:utils'.
entity and_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:and_2in' in file 'Basic-Components/Gates/and_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:and_2in-dataflow' depends on overwritten unit 'default:and_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'and_2in' in library 'default' with newly read VHDL entity 'and_2in' in the same library in file 'Basic-Components/Gates/and_2in.vhd' on line 4.
entity inv_1bit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:inv_1bit' in file 'Basic-Components/Gates/inv_1bit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:inv_1bit-dataflow' depends on overwritten unit 'default:inv_1bit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'inv_1bit' in library 'default' with newly read VHDL entity 'inv_1bit' in the same library in file 'Basic-Components/Gates/inv_1bit.vhd' on line 4.
entity nand_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:nand_2in' in file 'Basic-Components/Gates/nand_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:nand_2in-dataflow' depends on overwritten unit 'default:nand_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'nand_2in' in library 'default' with newly read VHDL entity 'nand_2in' in the same library in file 'Basic-Components/Gates/nand_2in.vhd' on line 4.
entity nor_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:nor_2in' in file 'Basic-Components/Gates/nor_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:nor_2in-dataflow' depends on overwritten unit 'default:nor_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'nor_2in' in library 'default' with newly read VHDL entity 'nor_2in' in the same library in file 'Basic-Components/Gates/nor_2in.vhd' on line 4.
entity or_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:or_2in' in file 'Basic-Components/Gates/or_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:or_2in-dataflow' depends on overwritten unit 'default:or_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'or_2in' in library 'default' with newly read VHDL entity 'or_2in' in the same library in file 'Basic-Components/Gates/or_2in.vhd' on line 4.
entity or_Nin is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:or_Nin' in file 'Basic-Components/Gates/or_Nin.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:or_nin-structure' depends on overwritten unit 'default:or_nin'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'or_Nin' in library 'default' with newly read VHDL entity 'or_Nin' in the same library in file 'Basic-Components/Gates/or_Nin.vhd' on line 4.
entity xor_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:xor_2in' in file 'Basic-Components/Gates/xor_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:xor_2in-dataflow' depends on overwritten unit 'default:xor_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'xor_2in' in library 'default' with newly read VHDL entity 'xor_2in' in the same library in file 'Basic-Components/Gates/xor_2in.vhd' on line 4.
entity mux_1bit_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:mux_1bit_2in' in file 'Basic-Components/Utility-Components/mux_1bit_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_2in-structure' depends on overwritten unit 'default:mux_1bit_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_1bit_2in' in library 'default' with newly read VHDL entity 'mux_1bit_2in' in the same library in file 'Basic-Components/Utility-Components/mux_1bit_2in.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_1bit_Min' in library 'default' with newly read VHDL entity 'mux_1bit_Min' in the same library in file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_Nbit_2in' in library 'default' with newly read VHDL entity 'mux_Nbit_2in' in the same library in file 'Basic-Components/Utility-Components/mux_Nbit_2in.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_Nbit_Min' in library 'default' with newly read VHDL entity 'mux_Nbit_Min' in the same library in file 'Basic-Components/Utility-Components/mux_Nbit_Min.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'decoder_Nbit' in library 'default' with newly read VHDL entity 'decoder_Nbit' in the same library in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 6.
entity extender_Nbit_Mbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:extender_Nbit_Mbit' in file 'Basic-Components/Utility-Components/extender_Nbit_Mbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:extender_nbit_mbit-dataflow' depends on overwritten unit 'default:extender_nbit_mbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'extender_Nbit_Mbit' in library 'default' with newly read VHDL entity 'extender_Nbit_Mbit' in the same library in file 'Basic-Components/Utility-Components/extender_Nbit_Mbit.vhd' on line 4.
entity onescomplementer_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:onescomplementer_Nbit' in file 'Basic-Components/Utility-Components/onescomplementer_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:onescomplementer_nbit-structure' depends on overwritten unit 'default:onescomplementer_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'onescomplementer_Nbit' in library 'default' with newly read VHDL entity 'onescomplementer_Nbit' in the same library in file 'Basic-Components/Utility-Components/onescomplementer_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'rightshifter_Nbit' in library 'default' with newly read VHDL entity 'rightshifter_Nbit' in the same library in file 'Basic-Components/Utility-Components/rightshifter_Nbit.vhd' on line 5.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'leftshifter_Nbit' in library 'default' with newly read VHDL entity 'leftshifter_Nbit' in the same library in file 'Basic-Components/Utility-Components/leftshifter_Nbit.vhd' on line 5.
entity addersubtractor_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:addersubtractor_Nbit' in file 'Basic-Components/ALU-Components/addersubtracter_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:addersubtractor_nbit-structure' depends on overwritten unit 'default:addersubtractor_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'addersubtractor_Nbit' in library 'default' with newly read VHDL entity 'addersubtractor_Nbit' in the same library in file 'Basic-Components/ALU-Components/addersubtracter_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'ALU_1bit' in library 'default' with newly read VHDL entity 'ALU_1bit' in the same library in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 6.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'ALU_Nbit' in library 'default' with newly read VHDL entity 'ALU_Nbit' in the same library in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 6.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
entity fulladder_1bit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:fulladder_1bit' in file 'Basic-Components/ALU-Components/fulladder_1bit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fulladder_1bit-structure' depends on overwritten unit 'default:fulladder_1bit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'fulladder_1bit' in library 'default' with newly read VHDL entity 'fulladder_1bit' in the same library in file 'Basic-Components/ALU-Components/fulladder_1bit.vhd' on line 4.
entity fulladder_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:fulladder_Nbit' in file 'Basic-Components/ALU-Components/fulladder_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fulladder_nbit-structure' depends on overwritten unit 'default:fulladder_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'fulladder_Nbit' in library 'default' with newly read VHDL entity 'fulladder_Nbit' in the same library in file 'Basic-Components/ALU-Components/fulladder_Nbit.vhd' on line 4.
entity dff is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:dff' in file 'Basic-Components/Register-Components/dff.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:dff-mixed' depends on overwritten unit 'default:dff'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'dff' in library 'default' with newly read VHDL entity 'dff' in the same library in file 'Basic-Components/Register-Components/dff.vhd' on line 4.
entity register_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:register_Nbit' in file 'Basic-Components/Register-Components/register_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:register_nbit-structure' depends on overwritten unit 'default:register_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'register_Nbit' in library 'default' with newly read VHDL entity 'register_Nbit' in the same library in file 'Basic-Components/Register-Components/register_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'registerfile_Nbit_Mreg' in library 'default' with newly read VHDL entity 'registerfile_Nbit_Mreg' in the same library in file 'Basic-Components/Register-Components/registerfile_Nbit_Mreg.vhd' on line 9.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19.
			file_close(mif_file);
			|
Error   : Undeclared identifier. [VHDLPT-766] [read_hdl]
        : Identifier 'file_close' in file 'Project-B/SCPv3/components/mem.vhd' on line 874, column 4.
			file_close(mif_file);
			                    |
Error   : Illegal extra ';' detected. [VHDLPT-636] [read_hdl]
        : in file 'Project-B/SCPv3/components/mem.vhd' on line 874, column 24.
GUI is already visible.
Error sourcing '/home/dnhushak/CPRE381/synthesize.tcl'.
1
Sourcing '/home/dnhushak/CPRE381/synthesize.tcl' (Thu Nov 21 21:08:41 -0600 2013)...
package MIPS32 is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:MIPS32' in file 'Basic-Components/mips32.vhd' on line 9, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alucontrolv3' depends on overwritten unit 'default:mips32'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alucontrolv3-structure' depends on overwritten unit 'default:mips32'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:controlv3' depends on overwritten unit 'default:mips32'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:controlv3-rom' depends on overwritten unit 'default:mips32'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:cpurecords' depends on overwritten unit 'default:mips32'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mips32-body' depends on overwritten unit 'default:mips32'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'instruction_decoder' depends on package 'default:mips32'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'alucontrolv3' depends on package 'default:mips32'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'controlv3' depends on package 'default:mips32'.
package utils is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:utils' in file 'Basic-Components/utils.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_1bit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_1bit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:alu_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:decoder_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:decoder_nbit-dataflow' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:leftshifter_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:leftshifter_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_min' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_min-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_2in' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_2in-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_min' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_nbit_min-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:registerfile_nbit_mreg' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:registerfile_nbit_mreg-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:rightshifter_nbit' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:rightshifter_nbit-structure' depends on overwritten unit 'default:utils'.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:utils-body' depends on overwritten unit 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_1bit_Min' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_Nbit_2in' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'mux_Nbit_Min' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'decoder_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'rightshifter_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'leftshifter_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'ALU_1bit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'ALU_Nbit' depends on package 'default:utils'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'registerfile_Nbit_Mreg' depends on package 'default:utils'.
entity and_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:and_2in' in file 'Basic-Components/Gates/and_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:and_2in-dataflow' depends on overwritten unit 'default:and_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'and_2in' in library 'default' with newly read VHDL entity 'and_2in' in the same library in file 'Basic-Components/Gates/and_2in.vhd' on line 4.
entity inv_1bit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:inv_1bit' in file 'Basic-Components/Gates/inv_1bit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:inv_1bit-dataflow' depends on overwritten unit 'default:inv_1bit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'inv_1bit' in library 'default' with newly read VHDL entity 'inv_1bit' in the same library in file 'Basic-Components/Gates/inv_1bit.vhd' on line 4.
entity nand_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:nand_2in' in file 'Basic-Components/Gates/nand_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:nand_2in-dataflow' depends on overwritten unit 'default:nand_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'nand_2in' in library 'default' with newly read VHDL entity 'nand_2in' in the same library in file 'Basic-Components/Gates/nand_2in.vhd' on line 4.
entity nor_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:nor_2in' in file 'Basic-Components/Gates/nor_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:nor_2in-dataflow' depends on overwritten unit 'default:nor_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'nor_2in' in library 'default' with newly read VHDL entity 'nor_2in' in the same library in file 'Basic-Components/Gates/nor_2in.vhd' on line 4.
entity or_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:or_2in' in file 'Basic-Components/Gates/or_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:or_2in-dataflow' depends on overwritten unit 'default:or_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'or_2in' in library 'default' with newly read VHDL entity 'or_2in' in the same library in file 'Basic-Components/Gates/or_2in.vhd' on line 4.
entity or_Nin is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:or_Nin' in file 'Basic-Components/Gates/or_Nin.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:or_nin-structure' depends on overwritten unit 'default:or_nin'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'or_Nin' in library 'default' with newly read VHDL entity 'or_Nin' in the same library in file 'Basic-Components/Gates/or_Nin.vhd' on line 4.
entity xor_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:xor_2in' in file 'Basic-Components/Gates/xor_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:xor_2in-dataflow' depends on overwritten unit 'default:xor_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'xor_2in' in library 'default' with newly read VHDL entity 'xor_2in' in the same library in file 'Basic-Components/Gates/xor_2in.vhd' on line 4.
entity mux_1bit_2in is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:mux_1bit_2in' in file 'Basic-Components/Utility-Components/mux_1bit_2in.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:mux_1bit_2in-structure' depends on overwritten unit 'default:mux_1bit_2in'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_1bit_2in' in library 'default' with newly read VHDL entity 'mux_1bit_2in' in the same library in file 'Basic-Components/Utility-Components/mux_1bit_2in.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_1bit_Min' in library 'default' with newly read VHDL entity 'mux_1bit_Min' in the same library in file 'Basic-Components/Utility-Components/mux_1bit_Min.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_Nbit_2in' in library 'default' with newly read VHDL entity 'mux_Nbit_2in' in the same library in file 'Basic-Components/Utility-Components/mux_Nbit_2in.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'mux_Nbit_Min' in library 'default' with newly read VHDL entity 'mux_Nbit_Min' in the same library in file 'Basic-Components/Utility-Components/mux_Nbit_Min.vhd' on line 6.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'decoder_Nbit' in library 'default' with newly read VHDL entity 'decoder_Nbit' in the same library in file 'Basic-Components/Utility-Components/decoder_Nbit.vhd' on line 6.
entity extender_Nbit_Mbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:extender_Nbit_Mbit' in file 'Basic-Components/Utility-Components/extender_Nbit_Mbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:extender_nbit_mbit-dataflow' depends on overwritten unit 'default:extender_nbit_mbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'extender_Nbit_Mbit' in library 'default' with newly read VHDL entity 'extender_Nbit_Mbit' in the same library in file 'Basic-Components/Utility-Components/extender_Nbit_Mbit.vhd' on line 4.
entity onescomplementer_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:onescomplementer_Nbit' in file 'Basic-Components/Utility-Components/onescomplementer_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:onescomplementer_nbit-structure' depends on overwritten unit 'default:onescomplementer_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'onescomplementer_Nbit' in library 'default' with newly read VHDL entity 'onescomplementer_Nbit' in the same library in file 'Basic-Components/Utility-Components/onescomplementer_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'rightshifter_Nbit' in library 'default' with newly read VHDL entity 'rightshifter_Nbit' in the same library in file 'Basic-Components/Utility-Components/rightshifter_Nbit.vhd' on line 5.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'leftshifter_Nbit' in library 'default' with newly read VHDL entity 'leftshifter_Nbit' in the same library in file 'Basic-Components/Utility-Components/leftshifter_Nbit.vhd' on line 5.
entity addersubtractor_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:addersubtractor_Nbit' in file 'Basic-Components/ALU-Components/addersubtracter_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:addersubtractor_nbit-structure' depends on overwritten unit 'default:addersubtractor_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'addersubtractor_Nbit' in library 'default' with newly read VHDL entity 'addersubtractor_Nbit' in the same library in file 'Basic-Components/ALU-Components/addersubtracter_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'ALU_1bit' in library 'default' with newly read VHDL entity 'ALU_1bit' in the same library in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 6.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_1bit.vhd' on line 61.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'ALU_Nbit' in library 'default' with newly read VHDL entity 'ALU_Nbit' in the same library in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 6.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Basic-Components/ALU-Components/ALU_Nbit.vhd' on line 81.
entity fulladder_1bit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:fulladder_1bit' in file 'Basic-Components/ALU-Components/fulladder_1bit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fulladder_1bit-structure' depends on overwritten unit 'default:fulladder_1bit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'fulladder_1bit' in library 'default' with newly read VHDL entity 'fulladder_1bit' in the same library in file 'Basic-Components/ALU-Components/fulladder_1bit.vhd' on line 4.
entity fulladder_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:fulladder_Nbit' in file 'Basic-Components/ALU-Components/fulladder_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:fulladder_nbit-structure' depends on overwritten unit 'default:fulladder_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'fulladder_Nbit' in library 'default' with newly read VHDL entity 'fulladder_Nbit' in the same library in file 'Basic-Components/ALU-Components/fulladder_Nbit.vhd' on line 4.
entity dff is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:dff' in file 'Basic-Components/Register-Components/dff.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:dff-mixed' depends on overwritten unit 'default:dff'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'dff' in library 'default' with newly read VHDL entity 'dff' in the same library in file 'Basic-Components/Register-Components/dff.vhd' on line 4.
entity register_Nbit is
|
Warning : Replacing existing design unit. [VHDLPT-800]
        : Unit 'default:register_Nbit' in file 'Basic-Components/Register-Components/register_Nbit.vhd' on line 4, column 1.
Warning : Marking out-of-date unit as invalid. [VHDLPT-801]
        : Unit 'default:register_nbit-structure' depends on overwritten unit 'default:register_nbit'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'register_Nbit' in library 'default' with newly read VHDL entity 'register_Nbit' in the same library in file 'Basic-Components/Register-Components/register_Nbit.vhd' on line 4.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'registerfile_Nbit_Mreg' in library 'default' with newly read VHDL entity 'registerfile_Nbit_Mreg' in the same library in file 'Basic-Components/Register-Components/registerfile_Nbit_Mreg.vhd' on line 9.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'alucontrolv3' depends on package 'default:cpurecords'.
Warning : Invalid Entity. [VHDL-218]
        : Entity 'controlv3' depends on package 'default:cpurecords'.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'alucontrolv3' in library 'default' with newly read VHDL entity 'alucontrolv3' in the same library in file 'Project-B/SCPv3/components/alucontrolv3.vhd' on line 10.
Warning : Replacing previously read Verilog module or VHDL entity. [HPT-76]
        : Replacing VHDL entity 'controlv3' in library 'default' with newly read VHDL entity 'controlv3' in the same library in file 'Project-B/SCPv3/components/controlv3.vhd' on line 7.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 109.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 112.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 113.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 113.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 114.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 115.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 120.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 121.
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file 'Project-B/SCPv3/cpuv3.vhd' on line 121.
Error   : Could not find an HDL design. [CDFG-210] [elaborate]
        : The design is 'cpuv3roject-B/SCPv3/cpuv3.vhd'.
GUI is already visible.
Error sourcing '/home/dnhushak/CPRE381/synthesize.tcl'.
1
ls
./                        designs/                  hdl_libraries/            libraries/                messages/                 models/                   object_types/           
rc:/> cd designs
rc:/designs> ls
./          
rc:/designs> cd ..
rc:/> elaborate cpuv3
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'cpuv3' from file 'Project-B/SCPv3/cpuv3.vhd'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'cpuv3' with default parameters value.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'mux_Nbit_2in' with default parameters value.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'registerfile_Nbit_Mreg' with default parameters value.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'mux_Nbit_Min' with default parameters value.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'or_Nin' with default parameters value.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'leftshifter_Nbit' with default parameters value.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[0]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
        : Use the 'hdl_undriven_signal_value' attribute to control treatment of undriven net during elaboration.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[1]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[2]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[3]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[4]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[5]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[6]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[7]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[8]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[9]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[10]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[11]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[12]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[13]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[14]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[15]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[16]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[17]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[18]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[19]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[20]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[21]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[22]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[23]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[24]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[25]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[26]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[27]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[28]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[29]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[30]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[31]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[32]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[33]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[34]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[35]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[36]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[37]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[38]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[39]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[40]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[41]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[42]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[43]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[44]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[45]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[46]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[47]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[48]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[49]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[50]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[51]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[52]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[53]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[54]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[55]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[56]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[57]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[58]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[59]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[60]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[61]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[62]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Undriven signal detected. [ELABUTL-125]
        : Undriven bits of signal 'rom[63]' in module 'controlv3' in file 'Project-B/SCPv3/components/controlv3.vhd' on line 19, column 2.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 's_upperload' in module 'cpuv3' in file 'Project-B/SCPv3/cpuv3.vhd' on line 113, column 2.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 's_upperload' in module 'cpuv3' in file 'Project-B/SCPv3/cpuv3.vhd' on line 113, column 2.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'cpuv3'.
/designs/cpuv3
rc:/> synthesize
Info    : Deleting instances not driving any primary outputs. [GLO-32]
        : Deleting 1057 hierarchical instances.
        : Optimizations such as constant propagation or redundancy removal could change the connections so an instance does not drive any primary outputs anymore. To see the list of deleted instances, set the 'information_level' attribute to 2 or above.
