// Seed: 2281570358
module module_0 (
    input wire id_0,
    input supply0 id_1,
    output uwire id_2,
    output tri0 id_3,
    input tri id_4,
    output wand id_5,
    input tri0 id_6
);
  wire id_8;
  wire id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input wire id_0,
    output logic id_1,
    input wor id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    output tri id_9,
    input wand id_10,
    input wire id_11,
    inout supply1 id_12,
    input supply1 id_13,
    output supply0 id_14,
    output supply1 id_15
    , id_18,
    input wire id_16
);
  initial begin
    id_1 <= 1;
    id_3 += 1;
  end
  wire id_19;
  module_0(
      id_4, id_10, id_12, id_9, id_0, id_3, id_4
  );
  wire id_20;
endmodule
