# Todo's

- [ ] TODO: Parameterize cells
- [ ] TODO: Implement UVM testbenches for each fpXX and each operation
- [ ] TODO: Implement RTL fp16, fp32, fp64: sin, cos, log, exp
- [ ] TODO: Implement parameterized intXX verilog RTL modules for add, mul, div, mul_add, mul_sub, barrel_shift
- [ ] TODO: Implement and verify proper rounding modes (like round-to-nearest-even)
- [ ] TODO: Implement and verify full NaN propagation logic as specified by the IEEE 754 standard
- [ ] TODO: CI/CD
- [ ] TODO: Integrate code coverage analysis into simulation flow
- [ ] TODO: Add a synthesis step to CI to check for synthesizability and get area/timing estimates
- [ ] TODO: Implement SystemVerilog Assertions (SVA) for key properties in modules
- [ ] TODO: Investigate and implement formal verification for core arithmetic units (SymbiYosys?)
- [ ] TODO: Develop bit-accurate C/C++/Python reference models for UVM scoreboards
- [ ] TODO: Set up an automated documentation generation flow (e.g., using Doxygen)
