

================================================================
== Vivado HLS Report for 'mult_window'
================================================================
* Date:           Thu Dec 31 11:13:15 2020

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        vhls_v3
* Solution:       solnv3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.256 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       46|       46| 0.460 us | 0.460 us |   46|   46|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       16|       16|         1|          -|          -|    16|    no    |
        |- Loop 2  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 3  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 4  |       16|       16|         2|          1|          1|    16|    yes   |
        |- Loop 5  |       26|       26|        12|          1|          1|    16|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    173|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     32|    1964|   4128|    -|
|Memory           |        5|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|    290|    -|
|Register         |        0|      -|     869|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        5|     32|    2833|   4687|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|     14|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |FFT_fadd_32ns_32ndEe_U11  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fadd_32ns_32ndEe_U13  |FFT_fadd_32ns_32ndEe  |        0|      2|  205|  390|    0|
    |FFT_fmul_32ns_32neOg_U14  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U15  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U16  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U17  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U18  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U19  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U20  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fmul_32ns_32neOg_U21  |FFT_fmul_32ns_32neOg  |        0|      3|  143|  321|    0|
    |FFT_fsub_32ns_32ncud_U10  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    |FFT_fsub_32ns_32ncud_U12  |FFT_fsub_32ns_32ncud  |        0|      2|  205|  390|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|     32| 1964| 4128|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Blackman32_U  |mult_window_Blackbkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |Hamm32_U      |mult_window_Hamm32    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |Hann32_U      |mult_window_Hann32    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |window_U      |mult_window_window    |        2|  0|   0|    0|    32|   32|     1|         1024|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                      |        5|  0|   0|    0|   128|  128|     4|         4096|
    +--------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln24_fu_555_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln32_fu_523_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln40_fu_491_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln47_fu_587_p2       |     +    |      0|  0|  15|           2|           6|
    |add_ln53_fu_623_p2       |     +    |      0|  0|  15|           2|           6|
    |icmp_ln24_fu_529_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln32_fu_497_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln40_fu_465_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln47_fu_561_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln53_fu_593_p2      |   icmp   |      0|  0|  11|           6|           7|
    |ap_block_state1          |    or    |      0|  0|   2|           1|           1|
    |or_ln24_fu_544_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln32_fu_512_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln40_fu_480_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln47_fu_576_p2        |    or    |      0|  0|   5|           5|           1|
    |or_ln53_fu_610_p2        |    or    |      0|  0|   5|           5|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp3            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1  |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp3_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 173|          78|          83|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  44|          9|    1|          9|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp2_iter1   |  15|          3|    1|          3|
    |ap_enable_reg_pp3_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp3_iter11  |   9|          2|    1|          2|
    |i1_0_0_i_reg_369          |   9|          2|    6|         12|
    |i2_0_0_i_reg_358          |   9|          2|    6|         12|
    |i3_0_0_i_reg_391          |   9|          2|    6|         12|
    |i4_0_0_i_reg_402          |   9|          2|    6|         12|
    |i_0_0_i_reg_380           |   9|          2|    6|         12|
    |win_mode_blk_n            |   9|          2|    1|          2|
    |window_address0           |  33|          6|    5|         30|
    |window_address1           |  33|          6|    5|         30|
    |window_d0                 |  27|          5|   32|        160|
    |window_d1                 |  27|          5|   32|        160|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 290|         58|  112|        466|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                      |   8|   0|    8|          0|
    |ap_done_reg                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter10       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter11       |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter3        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter4        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter5        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter6        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter7        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter8        |   1|   0|    1|          0|
    |ap_enable_reg_pp3_iter9        |   1|   0|    1|          0|
    |complex_M_imag_writ_1_reg_870  |  32|   0|   32|          0|
    |complex_M_imag_writ_reg_860    |  32|   0|   32|          0|
    |complex_M_real_writ_1_reg_865  |  32|   0|   32|          0|
    |complex_M_real_writ_reg_855    |  32|   0|   32|          0|
    |i1_0_0_i_reg_369               |   6|   0|    6|          0|
    |i2_0_0_i_reg_358               |   6|   0|    6|          0|
    |i3_0_0_i_reg_391               |   6|   0|    6|          0|
    |i4_0_0_i_reg_402               |   6|   0|    6|          0|
    |i_0_0_i_reg_380                |   6|   0|    6|          0|
    |icmp_ln24_reg_691              |   1|   0|    1|          0|
    |icmp_ln32_reg_662              |   1|   0|    1|          0|
    |icmp_ln40_reg_633              |   1|   0|    1|          0|
    |icmp_ln53_reg_728              |   1|   0|    1|          0|
    |p_r_M_imag_1_reg_803           |  32|   0|   32|          0|
    |p_r_M_imag_reg_785             |  32|   0|   32|          0|
    |p_r_M_real_1_reg_797           |  32|   0|   32|          0|
    |p_r_M_real_reg_779             |  32|   0|   32|          0|
    |tmp_1_i_i39_i_reg_850          |  32|   0|   32|          0|
    |tmp_1_i_i_i_reg_830            |  32|   0|   32|          0|
    |tmp_8_i_i36_i_reg_840          |  32|   0|   32|          0|
    |tmp_8_i_i_i_reg_820            |  32|   0|   32|          0|
    |tmp_i_i35_i_reg_835            |  32|   0|   32|          0|
    |tmp_i_i38_i_reg_845            |  32|   0|   32|          0|
    |tmp_i_i_i_16_reg_825           |  32|   0|   32|          0|
    |tmp_i_i_i_reg_815              |  32|   0|   32|          0|
    |window_load_1_reg_809          |  32|   0|   32|          0|
    |window_load_reg_791            |  32|   0|   32|          0|
    |zext_ln28_1_reg_705            |   4|   0|   64|         60|
    |zext_ln28_reg_695              |   6|   0|   64|         58|
    |zext_ln36_1_reg_676            |   4|   0|   64|         60|
    |zext_ln36_reg_666              |   6|   0|   64|         58|
    |zext_ln44_1_reg_647            |   4|   0|   64|         60|
    |zext_ln44_reg_637              |   6|   0|   64|         58|
    |zext_ln56_1_reg_753            |   4|   0|   64|         60|
    |zext_ln56_reg_732              |   6|   0|   64|         58|
    |icmp_ln53_reg_728              |  64|  32|    1|          0|
    |zext_ln56_1_reg_753            |  64|  32|   64|         60|
    |zext_ln56_reg_732              |  64|  32|   64|         58|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 869|  96| 1278|        590|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_continue              |  in |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |   mult_window  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |   mult_window  | return value |
|win_mode_dout            |  in |    8|   ap_fifo  |    win_mode    |    pointer   |
|win_mode_empty_n         |  in |    1|   ap_fifo  |    win_mode    |    pointer   |
|win_mode_read            | out |    1|   ap_fifo  |    win_mode    |    pointer   |
|xin_M_real_address0      | out |    5|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_ce0           | out |    1|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_q0            |  in |   32|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_address1      | out |    5|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_ce1           | out |    1|  ap_memory |   xin_M_real   |     array    |
|xin_M_real_q1            |  in |   32|  ap_memory |   xin_M_real   |     array    |
|xin_M_imag_address0      | out |    5|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_ce0           | out |    1|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_q0            |  in |   32|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_address1      | out |    5|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_ce1           | out |    1|  ap_memory |   xin_M_imag   |     array    |
|xin_M_imag_q1            |  in |   32|  ap_memory |   xin_M_imag   |     array    |
|prod_IN_M_real_address0  | out |    5|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_ce0       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_we0       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_d0        | out |   32|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_address1  | out |    5|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_ce1       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_we1       | out |    1|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_real_d1        | out |   32|  ap_memory | prod_IN_M_real |     array    |
|prod_IN_M_imag_address0  | out |    5|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_ce0       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_we0       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_d0        | out |   32|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_address1  | out |    5|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_ce1       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_we1       | out |    1|  ap_memory | prod_IN_M_imag |     array    |
|prod_IN_M_imag_d1        | out |   32|  ap_memory | prod_IN_M_imag |     array    |
+-------------------------+-----+-----+------------+----------------+--------------+

