// Seed: 1986658048
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire id_1;
  initial
  fork : id_4
    id_3 <= "";
    id_4[""] = 1;
    $display;
  join : id_5
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  assign id_3 = id_1;
  reg id_8;
  always @(negedge 1)
    if (1) assign id_7 = 'b0;
    else id_8 <= id_4;
  module_0(
      id_3, id_6, id_8
  );
endmodule
