library verilog;
use verilog.vl_types.all;
entity control is
    port(
        clk             : in     vl_logic;
        opcode          : in     vl_logic_vector(11 downto 0);
        Mem_Dat_X       : in     vl_logic_vector(15 downto 0);
        Mem_Dat_Y       : in     vl_logic_vector(15 downto 0);
        Aout            : out    vl_logic_vector(15 downto 0);
        Bout            : out    vl_logic_vector(15 downto 0);
        Cout            : out    vl_logic_vector(15 downto 0)
    );
end control;
