//   Ordt 171103.01 autogenerated file 
//   Input: NVDLA_CFGROM.rdl
//   Parms: opendla.parms
//   Date: Tue Feb 04 18:03:27 CET 2020
//

//
//---------- module addrmap_NVDLA_CFGROM_jrdl_logic
//
module addrmap_NVDLA_CFGROM_jrdl_logic
(
  clk,
  reset,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w,

  l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r,
  l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r,
  l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r,
  l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  input    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  input    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  input    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  input     [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  input    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  input    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w;

  //------- outputs
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  output     [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r;
  output     [7:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r;


  //------- wire defines
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT;
  wire   [7:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY;
  wire   [26:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX;
  wire   [26:0] rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT;
  wire   [11:0] rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES;
  wire   [31:0] rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST;
  
  //------- reg defines
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  reg   [7:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  reg   [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  reg   [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  reg   [11:0] l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  reg   [31:0] rg_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  reg   [31:0] l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r;
  reg   [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
  
  
  //------- assigns
  assign  rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION = 32'h10001;
  assign  rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC = 32'h1;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC = 32'h180002;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH = 8'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY = 32'h32;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX = 27'h4;
  assign  rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH = 27'h20;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC = 32'h340003;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC = 32'h180004;
  assign  rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC = 32'h300005;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC = 32'h1c0006;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC = 32'h1c0006;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT = 32'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC = 32'h200007;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K = 32'h8;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC = 32'he0008;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC = 32'h200009;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT = 32'h18;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC = 32'he000a;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC = 32'h10000b;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC = 32'he000c;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC = 32'h10000d;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT = 32'h0;
  assign  rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES = 12'h10;
  assign  rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST = 32'h0;
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_END_OF_LIST (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r = rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r [31:5]  = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED =  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID =  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_GLB_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r = rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r = rg_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_HW_VERSION (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r = rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID =  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH =  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r = rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_GLB_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r = rg_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_HW_VERSION
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r = rg_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r [7:0]  = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r = rg_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r [31:5]  = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID =  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX =  h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r = rg_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M =  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI =  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r = rg_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r = 32'b0;
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r [11:0]  = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r = rg_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID =  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_END_OF_LIST
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r = rg_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r = rg_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r = rg_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r = rg_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r = rg_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r = rg_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r = rg_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C
  always @ (*) begin
    l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r = rg_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT
  always @ (*) begin
    rg_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT =  h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w;
  end
  
  //------- combinatorial assigns for NVDLA_CFGROM_CFGROM_CDMA_DESC (pio read data)
  always @ (*) begin
    l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r = rg_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC;
  end
  
endmodule

//
//---------- module addrmap_NVDLA_CFGROM_jrdl_decode
//
module addrmap_NVDLA_CFGROM_jrdl_decode
(
  clk,
  reset,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,
  l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r,
  l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r,
  l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r,
  l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r,
  l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r,

  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we,
  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we,
  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we,
  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we,
  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  input     [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;

  //------- outputs
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  output    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  output    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  output    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  output     [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  output    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  output    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;


  //------- wire defines
  wire   [31:0] pio_dec_write_data;
  wire   [8:2] pio_dec_address;
  wire  pio_dec_read;
  wire  pio_dec_write;
  wire   [39:0] block_sel_addr;
  wire  block_sel;
  wire  leaf_dec_valid_active;
  wire  leaf_dec_wr_dvld_active;
  
  //------- reg defines
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  reg   [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  reg  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  reg  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;
  reg  leaf_dec_valid_hld1;
  reg  leaf_dec_valid_hld1_next;
  reg  leaf_dec_wr_dvld_hld1;
  reg  leaf_dec_wr_dvld_hld1_next;
  reg  pio_write_active;
  reg  pio_read_active;
  reg   [8:2] pio_dec_address_d1;
  reg   [31:0] pio_dec_write_data_d1;
  reg   [31:0] dec_pio_read_data;
  reg   [31:0] dec_pio_read_data_d1;
  reg  dec_pio_ack;
  reg  dec_pio_nack;
  reg  dec_pio_ack_next;
  reg  dec_pio_nack_next;
  reg  pio_internal_ack;
  reg  pio_internal_nack;
  reg  pio_external_ack;
  reg  pio_external_nack;
  reg  pio_external_ack_next;
  reg  pio_external_nack_next;
  reg  pio_no_acks;
  reg  pio_activate_write;
  reg  pio_activate_read;
  reg   [31:0] dec_pio_read_data_next;
  reg  external_transaction_active;
  
  
  //------- assigns
  assign  pio_dec_write_data = leaf_dec_wr_data;
  assign  dec_leaf_rd_data = dec_pio_read_data;
  assign  dec_leaf_ack = dec_pio_ack;
  assign  dec_leaf_nack = dec_pio_nack;
  assign  pio_dec_address = leaf_dec_addr [8:2] ;
  assign  block_sel_addr = 40'h0;
  assign  block_sel = leaf_dec_block_sel;
  assign  leaf_dec_wr_dvld_active = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
  assign  leaf_dec_valid_active = leaf_dec_valid | leaf_dec_valid_hld1;
  assign  dec_leaf_accept = leaf_dec_valid & block_sel;
  assign  dec_leaf_reject = leaf_dec_valid & ~block_sel;
  assign  pio_dec_read = block_sel & leaf_dec_valid_active & (leaf_dec_cycle == 2'b10);
  assign  pio_dec_write = block_sel & leaf_dec_wr_dvld_active & (leaf_dec_cycle[1] == 1'b0);
  assign  dec_leaf_retry_atomic = 1'b0;
  assign  dec_leaf_data_width = 3'b0;
  
  //------- combinatorial assigns for pio read data
  always @ (*) begin
    dec_pio_read_data = dec_pio_read_data_d1;
  end
  
  //------- reg assigns for pio read data
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_read_data_d1 <= #1  32'b0;
    end
    else begin
      dec_pio_read_data_d1 <= #1 dec_pio_read_data_next;
    end
  end
  
  //------- reg assigns for pio i/f
  always @ (posedge clk) begin
    if (reset) begin
      pio_write_active <= #1  1'b0;
      pio_read_active <= #1  1'b0;
    end
    else begin
      pio_write_active <= #1  pio_write_active ? pio_no_acks : pio_activate_write;
      pio_read_active <= #1  pio_read_active ? pio_no_acks : pio_activate_read;
      pio_dec_address_d1 <= #1   pio_dec_address;
      pio_dec_write_data_d1 <= #1  pio_dec_write_data;
    end
  end
  
  //------- combinatorial assigns for leaf i/f
  always @ (*) begin
    leaf_dec_valid_hld1_next = leaf_dec_valid | leaf_dec_valid_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next) leaf_dec_valid_hld1_next = 1'b0;
    leaf_dec_wr_dvld_hld1_next = leaf_dec_wr_dvld | leaf_dec_wr_dvld_hld1;
    if (dec_pio_ack_next | dec_pio_nack_next | leaf_dec_valid) leaf_dec_wr_dvld_hld1_next = 1'b0;
  end
  
  //------- reg assigns for leaf i/f
  always @ (posedge clk) begin
    if (reset) begin
      leaf_dec_valid_hld1 <= #1  1'b0;
      leaf_dec_wr_dvld_hld1 <= #1  1'b0;
    end
    else begin
      leaf_dec_valid_hld1 <= #1 leaf_dec_valid_hld1_next;
      leaf_dec_wr_dvld_hld1 <= #1 leaf_dec_wr_dvld_hld1_next;
    end
  end
  
  //------- combinatorial assigns for pio ack/nack
  always @ (*) begin
    pio_internal_nack = (pio_read_active | pio_write_active) & ~pio_internal_ack & ~external_transaction_active;
    dec_pio_ack_next = (pio_internal_ack | (pio_external_ack_next & external_transaction_active));
    dec_pio_nack_next = (pio_internal_nack | (pio_external_nack_next & external_transaction_active));
    pio_no_acks = ~(dec_pio_ack | dec_pio_nack | pio_external_ack | pio_external_nack);
    pio_activate_write = (pio_dec_write & ~(dec_pio_ack | dec_pio_nack));
    pio_activate_read = (pio_dec_read & ~(dec_pio_ack | dec_pio_nack));
  end
  
  //------- reg assigns for pio ack/nack
  always @ (posedge clk) begin
    if (reset) begin
      dec_pio_ack <= #1 1'b0;
      dec_pio_nack <= #1 1'b0;
      pio_external_ack <= #1  1'b0;
      pio_external_nack <= #1  1'b0;
    end
    else begin
      dec_pio_ack <= #1 dec_pio_ack ? 1'b0 : dec_pio_ack_next;
      dec_pio_nack <= #1 dec_pio_nack ? 1'b0 : dec_pio_nack_next;
      pio_external_ack <= #1 pio_external_ack_next;
      pio_external_nack <= #1 pio_external_nack_next;
    end
  end
  
  
  //------- address decode
  always @ (*) begin
    pio_internal_ack = 1'b0;
    external_transaction_active = 1'b0;
    pio_external_ack_next = 1'b0;
    pio_external_nack_next = 1'b0;
    dec_pio_read_data_next = 32'b0;
    
    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w = pio_dec_write_data_d1  [31:0] ;
    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we = 1'b0;
    d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re = 1'b0;
    
    casez(pio_dec_address_d1)
    //  Register: NVDLA_CFGROM.CFGROM_HW_VERSION     Address: 0x0     External: false
    7'b0000000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_GLB_DESC     Address: 0x4     External: false
    7'b0000001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_DESC     Address: 0x8     External: false
    7'b0000010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_CAP_INCOMPAT     Address: 0xc     External: false
    7'b0000011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_CAP_COMPAT     Address: 0x10     External: false
    7'b0000100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_WIDTH     Address: 0x14     External: false
    7'b0000101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_LATENCY     Address: 0x18     External: false
    7'b0000110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_BURST_LENGTH_MAX     Address: 0x1c     External: false
    7'b0000111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CIF_BASE_MEM_ADDR_WIDTH     Address: 0x20     External: false
    7'b0001000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_DESC     Address: 0x24     External: false
    7'b0001001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_CAP_INCOMPAT     Address: 0x28     External: false
    7'b0001010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_CAP_COMPAT     Address: 0x2c     External: false
    7'b0001011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_FEATURE_TYPES     Address: 0x30     External: false
    7'b0001100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_WEIGHT_TYPES     Address: 0x34     External: false
    7'b0001101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_ATOMIC_C     Address: 0x38     External: false
    7'b0001110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_ATOMIC_K     Address: 0x3c     External: false
    7'b0001111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_ATOMIC_M     Address: 0x40     External: false
    7'b0010000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_CBUF_BANK_NUM     Address: 0x44     External: false
    7'b0010001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_CBUF_BANK_WIDTH     Address: 0x48     External: false
    7'b0010010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_BASE_CBUF_BANK_DEPTH     Address: 0x4c     External: false
    7'b0010011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_MULTI_BATCH_MAX     Address: 0x50     External: false
    7'b0010100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED     Address: 0x54     External: false
    7'b0010101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI     Address: 0x58     External: false
    7'b0010110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_DESC     Address: 0x5c     External: false
    7'b0010111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_CAP_INCOMPAT     Address: 0x60     External: false
    7'b0011000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_CAP_COMPAT     Address: 0x64     External: false
    7'b0011001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CBUF_BANK_NUM     Address: 0x68     External: false
    7'b0011010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CBUF_BANK_WIDTH     Address: 0x6c     External: false
    7'b0011011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CBUF_BANK_DEPTH     Address: 0x70     External: false
    7'b0011100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CBUF_BASE_CDMA_ID     Address: 0x74     External: false
    7'b0011101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_DESC     Address: 0x78     External: false
    7'b0011110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_CAP_INCOMPAT     Address: 0x7c     External: false
    7'b0011111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_CAP_COMPAT     Address: 0x80     External: false
    7'b0100000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_FEATURE_TYPES     Address: 0x84     External: false
    7'b0100001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_WEIGHT_TYPES     Address: 0x88     External: false
    7'b0100010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_ATOMIC_C     Address: 0x8c     External: false
    7'b0100011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_ATOMIC_K     Address: 0x90     External: false
    7'b0100100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_ATOMIC_M     Address: 0x94     External: false
    7'b0100101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CBUF_BANK_NUM     Address: 0x98     External: false
    7'b0100110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CBUF_BANK_WIDTH     Address: 0x9c     External: false
    7'b0100111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CBUF_BANK_DEPTH     Address: 0xa0     External: false
    7'b0101000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_BASE_CDMA_ID     Address: 0xa4     External: false
    7'b0101001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CSC_MULTI_BATCH_MAX     Address: 0xa8     External: false
    7'b0101010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_DESC     Address: 0xac     External: false
    7'b0101011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_CAP_INCOMPAT     Address: 0xb0     External: false
    7'b0101100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_CAP_COMPAT     Address: 0xb4     External: false
    7'b0101101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_FEATURE_TYPES     Address: 0xb8     External: false
    7'b0101110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_WEIGHT_TYPES     Address: 0xbc     External: false
    7'b0101111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_ATOMIC_C     Address: 0xc0     External: false
    7'b0110000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_ATOMIC_K     Address: 0xc4     External: false
    7'b0110001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_A_BASE_CDMA_ID     Address: 0xc8     External: false
    7'b0110010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_DESC     Address: 0xcc     External: false
    7'b0110011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_CAP_INCOMPAT     Address: 0xd0     External: false
    7'b0110100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_CAP_COMPAT     Address: 0xd4     External: false
    7'b0110101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_FEATURE_TYPES     Address: 0xd8     External: false
    7'b0110110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_WEIGHT_TYPES     Address: 0xdc     External: false
    7'b0110111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_ATOMIC_C     Address: 0xe0     External: false
    7'b0111000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_ATOMIC_K     Address: 0xe4     External: false
    7'b0111001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CMAC_B_BASE_CDMA_ID     Address: 0xe8     External: false
    7'b0111010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_DESC     Address: 0xec     External: false
    7'b0111011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_CAP_INCOMPAT     Address: 0xf0     External: false
    7'b0111100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_CAP_COMPAT     Address: 0xf4     External: false
    7'b0111101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_FEATURE_TYPES     Address: 0xf8     External: false
    7'b0111110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_WEIGHT_TYPES     Address: 0xfc     External: false
    7'b0111111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_ATOMIC_C     Address: 0x100     External: false
    7'b1000000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_ATOMIC_K     Address: 0x104     External: false
    7'b1000001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_BASE_CDMA_ID     Address: 0x108     External: false
    7'b1000010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CACC_MULTI_BATCH_MAX     Address: 0x10c     External: false
    7'b1000011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_DESC     Address: 0x110     External: false
    7'b1000100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_CAP_INCOMPAT     Address: 0x114     External: false
    7'b1000101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_CAP_COMPAT     Address: 0x118     External: false
    7'b1000110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_BASE_ATOMIC_M     Address: 0x11c     External: false
    7'b1000111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_RDMA_BASE_SDP_ID     Address: 0x120     External: false
    7'b1001000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_DESC     Address: 0x124     External: false
    7'b1001001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_CAP_INCOMPAT     Address: 0x128     External: false
    7'b1001010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_CAP_COMPAT     Address: 0x12c     External: false
    7'b1001011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BASE_FEATURE_TYPES     Address: 0x130     External: false
    7'b1001100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BASE_WEIGHT_TYPES     Address: 0x134     External: false
    7'b1001101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BASE_CDMA_ID     Address: 0x138     External: false
    7'b1001110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_MULTI_BATCH_MAX     Address: 0x13c     External: false
    7'b1001111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BS_THROUGHPUT     Address: 0x140     External: false
    7'b1010000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_BN_THROUGHPUT     Address: 0x144     External: false
    7'b1010001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_SDP_EW_THROUGHPUT     Address: 0x148     External: false
    7'b1010010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_DESC     Address: 0x14c     External: false
    7'b1010011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_CAP_INCOMPAT     Address: 0x150     External: false
    7'b1010100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_CAP_COMPAT     Address: 0x154     External: false
    7'b1010101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_BASE_ATOMIC_M     Address: 0x158     External: false
    7'b1010110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_RDMA_BASE_PDP_ID     Address: 0x15c     External: false
    7'b1010111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_DESC     Address: 0x160     External: false
    7'b1011000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_CAP_INCOMPAT     Address: 0x164     External: false
    7'b1011001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_CAP_COMPAT     Address: 0x168     External: false
    7'b1011010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_BASE_FEATURE_TYPES     Address: 0x16c     External: false
    7'b1011011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_PDP_BASE_THROUGHPUT     Address: 0x170     External: false
    7'b1011100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_DESC     Address: 0x174     External: false
    7'b1011101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_CAP_INCOMPAT     Address: 0x178     External: false
    7'b1011110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_CAP_COMPAT     Address: 0x17c     External: false
    7'b1011111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_BASE_ATOMIC_M     Address: 0x180     External: false
    7'b1100000:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_RDMA_BASE_CDP_ID     Address: 0x184     External: false
    7'b1100001:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_DESC     Address: 0x188     External: false
    7'b1100010:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_CAP_INCOMPAT     Address: 0x18c     External: false
    7'b1100011:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_CAP_COMPAT     Address: 0x190     External: false
    7'b1100100:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_BASE_FEATURE_TYPES     Address: 0x194     External: false
    7'b1100101:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_CDP_BASE_THROUGHPUT     Address: 0x198     External: false
    7'b1100110:
      begin
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
      end
    //  Register: NVDLA_CFGROM.CFGROM_END_OF_LIST     Address: 0x19c     External: false
    7'b1100111:
      begin
        d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we = pio_write_active & ~dec_pio_ack;
        d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re = pio_read_active & ~dec_pio_ack;
        pio_internal_ack =  pio_read_active;
        dec_pio_read_data_next  [31:0]  = l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
      end
    endcase
  end
  
endmodule

//
//---------- module addrmap_NVDLA_CFGROM_pio
//
module addrmap_NVDLA_CFGROM_pio
(
  clk,
  reset,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w,
  h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w,
  h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w,
  leaf_dec_wr_data,
  leaf_dec_addr,
  leaf_dec_block_sel,
  leaf_dec_valid,
  leaf_dec_wr_dvld,
  leaf_dec_cycle,
  leaf_dec_wr_width,

  l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r,
  l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r,
  l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r,
  l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r,
  l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r,
  l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r,
  dec_leaf_rd_data,
  dec_leaf_ack,
  dec_leaf_nack,
  dec_leaf_accept,
  dec_leaf_reject,
  dec_leaf_retry_atomic,
  dec_leaf_data_width );

  //------- inputs
  input    clk;
  input    reset;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w;
  input     [31:0] h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w;
  input     [31:0] leaf_dec_wr_data;
  input     [39:0] leaf_dec_addr;
  input    leaf_dec_block_sel;
  input    leaf_dec_valid;
  input    leaf_dec_wr_dvld;
  input     [1:0] leaf_dec_cycle;
  input     [2:0] leaf_dec_wr_width;

  //------- outputs
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r;
  output     [7:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r;
  output     [26:0] l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r;
  output     [11:0] l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r;
  output     [31:0] l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r;
  output     [31:0] dec_leaf_rd_data;
  output    dec_leaf_ack;
  output    dec_leaf_nack;
  output    dec_leaf_accept;
  output    dec_leaf_reject;
  output    dec_leaf_retry_atomic;
  output     [2:0] dec_leaf_data_width;


  //------- wire defines
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re;
  wire   [31:0] d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w;
  wire  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we;
  wire  d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r;
  wire   [31:0] l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r;
  
  
  addrmap_NVDLA_CFGROM_jrdl_decode pio_decode (
    .clk(clk),
    .reset(reset),
    .leaf_dec_wr_data(leaf_dec_wr_data),
    .leaf_dec_addr(leaf_dec_addr),
    .leaf_dec_block_sel(leaf_dec_block_sel),
    .leaf_dec_valid(leaf_dec_valid),
    .leaf_dec_wr_dvld(leaf_dec_wr_dvld),
    .leaf_dec_cycle(leaf_dec_cycle),
    .leaf_dec_wr_width(leaf_dec_wr_width),
    .l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r(l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r),
    .l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r(l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r(l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r),
    .dec_leaf_rd_data(dec_leaf_rd_data),
    .dec_leaf_ack(dec_leaf_ack),
    .dec_leaf_nack(dec_leaf_nack),
    .dec_leaf_accept(dec_leaf_accept),
    .dec_leaf_reject(dec_leaf_reject),
    .dec_leaf_retry_atomic(dec_leaf_retry_atomic),
    .dec_leaf_data_width(dec_leaf_data_width),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re) );
    
  addrmap_NVDLA_CFGROM_jrdl_logic pio_logic (
    .clk(clk),
    .reset(reset),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_w),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_we),
    .d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re(d2l_NVDLA_CFGROM_CFGROM_HW_VERSION_re),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re(d2l_NVDLA_CFGROM_CFGROM_GLB_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CIF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re(d2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CSC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CACC_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_SDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re(d2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_PDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re(d2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re(d2l_NVDLA_CFGROM_CFGROM_CDP_DESC_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_re),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_w),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_we),
    .d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re(d2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_re),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_w),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_we),
    .d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re(d2l_NVDLA_CFGROM_CFGROM_END_OF_LIST_re),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_CDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_CDMA_BASE_CBUF_BANK_NUM_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_CDMA_BASE_CBUF_BANK_WIDTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_CDMA_BASE_CBUF_BANK_DEPTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_CDMA_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_CDMA_IMAGE_IN_FORMATS_PACKED_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w(h2l_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_CDMA_IMAGE_IN_FORMATS_SEMI_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_CBUF_BASE_CBUF_BANK_NUM_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_CBUF_BASE_CBUF_BANK_WIDTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_CBUF_BASE_CBUF_BANK_DEPTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_CBUF_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_CSC_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_CSC_BASE_CBUF_BANK_NUM_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_CSC_BASE_CBUF_BANK_WIDTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_CSC_BASE_CBUF_BANK_DEPTH_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_CSC_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_CSC_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_CMAC_A_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_CMAC_B_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_CACC_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_CACC_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_SDP_RDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w(h2l_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_SDP_RDMA_BASE_SDP_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w(h2l_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_SDP_BASE_CDMA_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w(h2l_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_SDP_MULTI_BATCH_MAX_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_SDP_BS_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_SDP_BN_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_SDP_EW_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_PDP_RDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w(h2l_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_PDP_RDMA_BASE_PDP_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_PDP_BASE_THROUGHPUT_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w(h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_CDP_RDMA_BASE_ATOMIC_M_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w(h2l_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_CDP_RDMA_BASE_CDP_ID_w),
    .h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w(h2l_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_CDP_BASE_THROUGHPUT_w),
    .l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r(l2d_NVDLA_CFGROM_CFGROM_HW_VERSION_r),
    .l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r(l2d_NVDLA_CFGROM_CFGROM_GLB_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CIF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_PACKED_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r(l2d_NVDLA_CFGROM_CFGROM_CDMA_IMAGE_IN_FORMATS_SEMI_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CBUF_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CSC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_NUM_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_WIDTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CBUF_BANK_DEPTH_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CSC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CSC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CACC_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_CACC_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_CACC_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_RDMA_BASE_SDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_SDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BASE_CDMA_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r(l2d_NVDLA_CFGROM_CFGROM_SDP_MULTI_BATCH_MAX_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BS_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_BN_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_SDP_EW_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_PDP_RDMA_BASE_PDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_PDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_PDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_ATOMIC_M_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r(l2d_NVDLA_CFGROM_CFGROM_CDP_RDMA_BASE_CDP_ID_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r(l2d_NVDLA_CFGROM_CFGROM_CDP_DESC_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_r),
    .l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r(l2d_NVDLA_CFGROM_CFGROM_CDP_BASE_THROUGHPUT_r),
    .l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r(l2d_NVDLA_CFGROM_CFGROM_END_OF_LIST_r),
    .l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r(l2h_NVDLA_CFGROM_CFGROM_HW_VERSION_HW_VERSION_r),
    .l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r(l2h_NVDLA_CFGROM_CFGROM_GLB_DESC_GLB_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CIF_DESC_CIF_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_INCOMPAT_CIF_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CIF_CAP_COMPAT_CIF_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_WIDTH_CIF_BASE_WIDTH_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_LATENCY_CIF_BASE_LATENCY_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_BURST_LENGTH_MAX_BASE_BURST_LENGTH_MAX_r),
    .l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r(l2h_NVDLA_CFGROM_CFGROM_CIF_BASE_MEM_ADDR_WIDTH_CIF_BASE_MEM_ADDR_WIDTH_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_DESC_CDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_INCOMPAT_CDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_CAP_COMPAT_CDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_FEATURE_TYPES_CDMA_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_WEIGHT_TYPES_CDMA_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_C_CDMA_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CDMA_BASE_ATOMIC_K_CDMA_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CBUF_DESC_CBUF_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_INCOMPAT_CBUF_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CBUF_CAP_COMPAT_CBUF_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CSC_DESC_CSC_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_INCOMPAT_CSC_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CSC_CAP_COMPAT_CSC_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_FEATURE_TYPES_CSC_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_WEIGHT_TYPES_CSC_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_C_CSC_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CSC_BASE_ATOMIC_K_CSC_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_DESC_CMAC_A_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_INCOMPAT_CMAC_A_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_CAP_COMPAT_CMAC_A_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_FEATURE_TYPES_CMAC_A_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_WEIGHT_TYPES_CMAC_A_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_C_CMAC_A_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_A_BASE_ATOMIC_K_CMAC_A_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_DESC_CMAC_B_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_INCOMPAT_CMAC_B_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_CAP_COMPAT_CMAC_B_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_FEATURE_TYPES_CMAC_B_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_WEIGHT_TYPES_CMAC_B_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_C_CMAC_B_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CMAC_B_BASE_ATOMIC_K_CMAC_B_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CACC_DESC_CACC_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_INCOMPAT_CACC_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CACC_CAP_COMPAT_CACC_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_FEATURE_TYPES_CACC_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_WEIGHT_TYPES_CACC_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_C_CACC_BASE_ATOMIC_C_r),
    .l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r(l2h_NVDLA_CFGROM_CFGROM_CACC_BASE_ATOMIC_K_CACC_BASE_ATOMIC_K_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_DESC_SDP_RDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_INCOMPAT_SDP_RDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_RDMA_CAP_COMPAT_SDP_RDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r(l2h_NVDLA_CFGROM_CFGROM_SDP_DESC_SDP_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_INCOMPAT_SDP_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_SDP_CAP_COMPAT_SDP_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_FEATURE_TYPES_SDP_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_SDP_BASE_WEIGHT_TYPES_SDP_BASE_WEIGHT_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_DESC_PDP_RDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_INCOMPAT_PDP_RDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_RDMA_CAP_COMPAT_PDP_RDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r(l2h_NVDLA_CFGROM_CFGROM_PDP_DESC_PDP_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_INCOMPAT_PDP_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_PDP_CAP_COMPAT_PDP_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_PDP_BASE_FEATURE_TYPES_PDP_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_DESC_CDP_RDMA_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_INCOMPAT_CDP_RDMA_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_RDMA_CAP_COMPAT_CDP_RDMA_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r(l2h_NVDLA_CFGROM_CFGROM_CDP_DESC_CDP_DESC_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_INCOMPAT_CDP_CAP_INCOMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r(l2h_NVDLA_CFGROM_CFGROM_CDP_CAP_COMPAT_CDP_CAP_COMPAT_r),
    .l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r(l2h_NVDLA_CFGROM_CFGROM_CDP_BASE_FEATURE_TYPES_CDP_BASE_FEATURE_TYPES_r),
    .l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r(l2h_NVDLA_CFGROM_CFGROM_END_OF_LIST_END_OF_LIST_r) );
    
endmodule

