#-----------------------------------------------------------
# Vivado v2023.1.1 (64-bit)
# SW Build 3900603 on Fri Jun 16 19:31:24 MDT 2023
# IP Build 3900379 on Sat Jun 17 05:28:05 MDT 2023
# SharedData Build 3899622 on Fri Jun 16 03:34:24 MDT 2023
# Start of session at: Wed Oct 11 07:09:53 2023
# Process ID: 43124
# Current directory: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1
# Command line: vivado.exe -log bd_0_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source bd_0_wrapper.tcl -notrace
# Log file: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.vdi
# Journal file: C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1\vivado.jou
# Running On: Naboo, OS: Windows, CPU Frequency: 3294 MHz, CPU Physical cores: 16, Host memory: 33567 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 285.672 ; gain = 8.082
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.081 . Memory (MB): peak = 873.383 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 462 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1599.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.1.1 (64-bit) build 3900603
open_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1599.176 ; gain = 1328.207
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.743 . Memory (MB): peak = 1633.570 ; gain = 24.938

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1389f39a5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1633.570 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 34 inverters resulting in an inversion of 1061 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14ddb1a20

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.395 . Memory (MB): peak = 1948.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 90 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: cf590308

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 1948.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f608fcd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.566 . Memory (MB): peak = 1948.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f608fcd7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.624 . Memory (MB): peak = 1948.496 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 9c5e58c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.749 . Memory (MB): peak = 1948.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 9c5e58c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.769 . Memory (MB): peak = 1948.496 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |              90  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1948.496 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9c5e58c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.787 . Memory (MB): peak = 1948.496 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 128 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 96 newly gated: 0 Total Ports: 256
Number of Flops added for Enable Generation: 67

Ending PowerOpt Patch Enables Task | Checksum: c767c225

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 2219.129 ; gain = 0.000
Ending Power Optimization Task | Checksum: c767c225

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2219.129 ; gain = 270.633

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c767c225

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2219.129 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2219.129 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 82948161

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2219.129 ; gain = 612.492
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
Command: report_drc -file bd_0_wrapper_drc_opted.rpt -pb bd_0_wrapper_drc_opted.pb -rpx bd_0_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4689504f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2219.129 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 3e67e2e7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.317 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: edd62980

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: edd62980

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: edd62980

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 75db26c9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: b9fb2706

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: b9fb2706

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12b1479e3

Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 79 LUTNM shape to break, 2171 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 38, two critical 41, total 79, new lutff created 2
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1092 nets or LUTs. Breaked 79 LUTs, combined 1013 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2219.129 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           79  |           1013  |                  1092  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           79  |           1013  |                  1092  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 17db1bbf5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1273d1436

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1273d1436

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: fa143b28

Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: d24860dd

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25282030

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: ea78e76e

Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1060026b6

Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b9dfbc29

Time (s): cpu = 00:00:19 ; elapsed = 00:00:28 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 19d7e9499

Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1abe38c51

Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 649c9aec

Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 649c9aec

Time (s): cpu = 00:00:27 ; elapsed = 00:00:39 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11b99cf39

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.813 | TNS=-961.267 |
Phase 1 Physical Synthesis Initialization | Checksum: a2f8b338

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.423 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/ap_CS_fsm_state3, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_ap_start_reg_961, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/clear, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: a2f8b338

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 11b99cf39

Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.897. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 162620b09

Time (s): cpu = 00:01:47 ; elapsed = 00:02:25 . Memory (MB): peak = 2219.129 ; gain = 0.000

Time (s): cpu = 00:01:47 ; elapsed = 00:02:25 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 162620b09

Time (s): cpu = 00:01:47 ; elapsed = 00:02:25 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 162620b09

Time (s): cpu = 00:01:48 ; elapsed = 00:02:25 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                2x2|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                4x4|
|___________|___________________|___________________|
|       West|                1x1|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 162620b09

Time (s): cpu = 00:01:48 ; elapsed = 00:02:25 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 162620b09

Time (s): cpu = 00:01:48 ; elapsed = 00:02:25 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 2219.129 ; gain = 0.000

Time (s): cpu = 00:01:48 ; elapsed = 00:02:26 . Memory (MB): peak = 2219.129 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0092ccb

Time (s): cpu = 00:01:48 ; elapsed = 00:02:26 . Memory (MB): peak = 2219.129 ; gain = 0.000
Ending Placer Task | Checksum: f07cd02a

Time (s): cpu = 00:01:48 ; elapsed = 00:02:26 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:02:27 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file bd_0_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_placed.rpt -pb bd_0_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.962 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 1.80s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2219.129 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-423.508 |
Phase 1 Physical Synthesis Initialization | Checksum: 9a8191d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-423.508 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 9a8191d6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.897 | TNS=-423.508 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_4_3[0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_1_7_i_18_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_74_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.791 | TNS=-423.273 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/data_ram_we0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.769 | TNS=-416.469 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[1]_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[1]_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.691 | TNS=-417.628 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2750_reg[29].  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_5_i_21
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2750_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.678 | TNS=-417.596 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.646 | TNS=-413.522 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/pc_fu_266_reg[14]_rep__17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_0_0_0_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_266[15]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_266[15]_i_7_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/pc_fu_266[15]_i_7_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_2[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-97.928 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/result_1_reg_2767. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_2_0_1_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_type_reg_458_reg[0]_rep_3. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_1_reg_2767[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_1_fu_1496_p2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.641 | TNS=-97.287 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_3_0_6_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[10]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_24_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.630 | TNS=-95.672 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_135_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.626 | TNS=-94.746 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[13]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_21_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.624 | TNS=-94.293 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[3]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_31_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.622 | TNS=-94.332 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.621 | TNS=-93.452 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][10]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_24_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.619 | TNS=-92.626 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[7]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_27_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.615 | TNS=-92.431 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_46_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_46_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_46_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.598 | TNS=-91.991 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_48_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_48
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.595 | TNS=-91.469 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[4]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_23_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_26_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.586 | TNS=-90.184 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][13]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_21_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.585 | TNS=-89.768 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][3]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_31_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_64_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.585 | TNS=-89.177 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[7]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_27_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.581 | TNS=-87.565 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_52_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_52
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_52_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.578 | TNS=-85.220 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_60_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_60
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.573 | TNS=-83.806 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.571 | TNS=-83.400 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[14]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_20_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_40_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.569 | TNS=-82.296 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_20_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_20
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.567 | TNS=-80.566 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[6]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_28_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.564 | TNS=-80.414 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_151_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_151
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_151_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.562 | TNS=-80.252 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg_n_0_[26].  Re-placed instance bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg[26]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg_n_0_[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.557 | TNS=-79.730 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/d_i_is_store_reg_2719_reg[0]_26[0]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_1_6_i_18__0_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_0_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.553 | TNS=-79.572 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_150_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_150_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_150_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.552 | TNS=-79.161 |
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_73_n_0. Net driver bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_73 was replaced.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_73_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.548 | TNS=-78.322 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_n_0_repN.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_comp
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.544 | TNS=-78.234 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_96_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_96_comp
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_96_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.537 | TNS=-77.922 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-77.546 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_54_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_54
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_54_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.536 | TNS=-76.552 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_26_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_26_n_0_repN. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_26_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.527 | TNS=-75.503 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[13]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_21_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_41_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.525 | TNS=-73.753 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][7]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_27_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_56_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.523 | TNS=-73.714 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_62_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_62
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_62_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.522 | TNS=-72.720 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][12]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_22_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.520 | TNS=-72.069 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_25_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_29_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.519 | TNS=-69.280 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][6]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_28_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.518 | TNS=-68.976 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_97_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_97_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_97_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.515 | TNS=-68.896 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ADDRBWRADDR[12]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_22_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.513 | TNS=-68.377 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.506 | TNS=-66.814 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][7]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_27_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.493 | TNS=-66.131 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_76_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_76
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_76_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.490 | TNS=-65.855 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[6]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_28_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_57_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.489 | TNS=-65.616 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_110_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_110_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-65.296 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_92_n_0. Replicated 2 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_92_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.487 | TNS=-63.899 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_135_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_135_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_135_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_116_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.483 | TNS=-62.639 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][13]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_21_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_41_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.478 | TNS=-62.365 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg_n_0_[23].  Re-placed instance bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg[23]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg_n_0_[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.478 | TNS=-61.887 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[12]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_22_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_44_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.477 | TNS=-60.221 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[5]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_29_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.470 | TNS=-59.729 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[17]_i_2_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[17]_i_2
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[17]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.457 | TNS=-57.683 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_129_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_129
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_129_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.447 | TNS=-57.543 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[2]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_32_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.446 | TNS=-55.816 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_27_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_27
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_0_0_i_27_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.443 | TNS=-55.535 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][6]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_28_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.437 | TNS=-55.135 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_58_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_130_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_130
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_130_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.434 | TNS=-54.376 |
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_48_n_0. Net driver bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_48 was replaced.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_48_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.433 | TNS=-53.397 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_72_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_72
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_72_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.432 | TNS=-52.741 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_50_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_50
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_50_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.427 | TNS=-52.458 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ADDRBWRADDR[13]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_21_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_41_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-51.914 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_159_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_174_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.415 | TNS=-51.107 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[9]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_25_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.413 | TNS=-49.890 |
INFO: [Physopt 32-601] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0. Net driver bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65 was replaced.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.409 | TNS=-49.370 |
INFO: [Physopt 32-81] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.406 | TNS=-49.865 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_60_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_60
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_60_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.401 | TNS=-49.147 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17]_0[10]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_6_i_24_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_49_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.401 | TNS=-48.286 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_150_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_150_comp_1.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_117_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.401 | TNS=-47.808 |
INFO: [Physopt 32-134] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-46.780 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][9]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_25_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_51_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.398 | TNS=-46.418 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_88_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.397 | TNS=-46.432 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][5]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_29_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_59_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.393 | TNS=-46.210 |
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ADDRBWRADDR[10]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_24_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_49_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.392 | TNS=-45.937 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_87_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_87
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_87_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.390 | TNS=-45.540 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[16]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[16]_i_10_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[16]_i_10
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[16]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.384 | TNS=-45.211 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/rv2_reg_2750_reg[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.379 | TNS=-44.921 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_23_fu_358[17].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_23_fu_358_reg[17]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/reg_file_23_fu_358[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-44.800 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_20_fu_346[17].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_20_fu_346_reg[17]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/reg_file_20_fu_346[17]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-44.422 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/data_ram_we0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[1]_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_161_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.378 | TNS=-43.581 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_66_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.376 | TNS=-42.627 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_60_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[7]_i_3_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[7]_i_3
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[7]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.375 | TNS=-40.551 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_120_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_120
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_120_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-40.485 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_119_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_119
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_119_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.367 | TNS=-40.134 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_64_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_140_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_140
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_140_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.365 | TNS=-39.612 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_23_fu_358[24].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_23_fu_358_reg[24]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/reg_file_23_fu_358[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.364 | TNS=-39.247 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_81_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_81
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_81_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-39.118 |
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-39.118 |
Phase 3 Critical Path Optimization | Checksum: f7daa452

Time (s): cpu = 00:00:07 ; elapsed = 00:00:19 . Memory (MB): peak = 2219.129 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.363 | TNS=-39.118 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_5_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.361 | TNS=-39.038 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.361 | TNS=-39.032 |
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_1_0_4_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_144_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_144
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_144_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.359 | TNS=-38.992 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg_n_0_[24].  Re-placed instance bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg[24]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/select_ln100_reg_2762_reg_n_0_[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.359 | TNS=-38.819 |
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_25_fu_366[15].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_25_fu_366_reg[15]
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/reg_file_25_fu_366[15]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.358 | TNS=-38.460 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/ADDRBWRADDR[7]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_27_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/reg_file_29_fu_382[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/mem_reg_2_0_7_n_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_3_1_7_2[15]. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_32_fu_394[15]_i_1_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/reg_file_32_fu_394[15]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_n_0. Critical path length was reduced through logic transformation on cell bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_65_comp.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_144_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/zext_ln128_2_fu_1800_p1[3]. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_49_n_0_repN_1.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_49_comp_1
INFO: [Physopt 32-735] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_49_n_0_repN_1. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[30]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_55_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_124_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_124
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_53_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_115_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_115
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_71_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_154_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_154
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_2_fu_274[5].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_2_fu_274_reg[5]
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_69_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_69
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_68_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_54_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_120_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_57_n_0_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_127_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_47_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_47
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_40_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_81_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[16]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_data_ram/q0[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_42_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_88_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_164_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_100_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 3 pins.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_21_fu_350[10].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_21_fu_350_reg[10]
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_151_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_50_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_50
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_3_fu_278[5].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_3_fu_278_reg[5]
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565[28]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_29_reg_565_reg[17][14].  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_3_i_20
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/result_8_reg_2842[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_8_reg_2842[21]_i_2_n_0.  Re-placed instance bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/result_8_reg_2842[21]_i_2
INFO: [Physopt 32-663] Processed net bd_0_i/hls_inst/inst/reg_file_26_fu_370[5].  Re-placed instance bd_0_i/hls_inst/inst/reg_file_26_fu_370_reg[5]
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_61_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_136_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_117_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net bd_0_i/hls_inst/inst/control_s_axi_U/int_code_ram/mem_reg_0_0_0_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
Phase 4 Critical Path Optimization | Checksum: b9e2477d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 2219.129 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.283 | TNS=-22.186 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.614  |        401.322  |            7  |              0  |                   123  |           0  |           2  |  00:00:21  |
|  Total          |          0.614  |        401.322  |            7  |              0  |                   123  |           0  |           3  |  00:00:21  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2219.129 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: fbe51a6d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
496 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.901 . Memory (MB): peak = 2219.129 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 410522e3 ConstDB: 0 ShapeSum: 22c8c962 RouteDB: 0
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "s_axi_control_wdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_arvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_arvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wstrb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wstrb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_wdata[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_wdata[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_araddr[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_araddr[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_rready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_rready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awaddr[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awaddr[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_bready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_bready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_control_awvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_control_awvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: ab9a3681 | NumContArr: ab3c8c3c | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 16fe1186a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2260.820 ; gain = 41.691

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 16fe1186a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2260.820 ; gain = 41.691

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 16fe1186a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 2260.820 ; gain = 41.691
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 227c557be

Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2260.820 ; gain = 41.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.190 | TNS=-2.956 | WHS=0.103  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 9427
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 9427
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 15450e64c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.988 ; gain = 42.859

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 15450e64c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 2261.988 ; gain = 42.859
Phase 3 Initial Routing | Checksum: 6dec42f0

Time (s): cpu = 00:01:07 ; elapsed = 00:00:59 . Memory (MB): peak = 2320.320 ; gain = 101.191

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2650
 Number of Nodes with overlaps = 803
 Number of Nodes with overlaps = 534
 Number of Nodes with overlaps = 310
 Number of Nodes with overlaps = 162
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.727 | TNS=-50.464| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1777725a4

Time (s): cpu = 00:02:23 ; elapsed = 00:02:45 . Memory (MB): peak = 2320.320 ; gain = 101.191

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 213
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.753 | TNS=-39.514| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 146dfdad3

Time (s): cpu = 00:03:12 ; elapsed = 00:03:56 . Memory (MB): peak = 2320.320 ; gain = 101.191
Phase 4 Rip-up And Reroute | Checksum: 146dfdad3

Time (s): cpu = 00:03:12 ; elapsed = 00:03:56 . Memory (MB): peak = 2320.320 ; gain = 101.191

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 146dfdad3

Time (s): cpu = 00:03:12 ; elapsed = 00:03:57 . Memory (MB): peak = 2320.320 ; gain = 101.191
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.727 | TNS=-50.464| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: a766abb3

Time (s): cpu = 00:03:39 ; elapsed = 00:04:17 . Memory (MB): peak = 2326.348 ; gain = 107.219

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: a766abb3

Time (s): cpu = 00:03:39 ; elapsed = 00:04:17 . Memory (MB): peak = 2326.348 ; gain = 107.219
Phase 5 Delay and Skew Optimization | Checksum: a766abb3

Time (s): cpu = 00:03:39 ; elapsed = 00:04:17 . Memory (MB): peak = 2326.348 ; gain = 107.219

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 114dd80b5

Time (s): cpu = 00:03:40 ; elapsed = 00:04:18 . Memory (MB): peak = 2326.348 ; gain = 107.219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.727 | TNS=-33.034| WHS=0.097  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 114dd80b5

Time (s): cpu = 00:03:40 ; elapsed = 00:04:18 . Memory (MB): peak = 2326.348 ; gain = 107.219
Phase 6 Post Hold Fix | Checksum: 114dd80b5

Time (s): cpu = 00:03:40 ; elapsed = 00:04:18 . Memory (MB): peak = 2326.348 ; gain = 107.219

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.6253 %
  Global Horizontal Routing Utilization  = 8.28829 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 76.5766%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X23Y30 -> INT_R_X23Y30
   INT_L_X16Y27 -> INT_L_X16Y27
East Dir 1x1 Area, Max Cong = 88.2353%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y38 -> INT_L_X38Y38
   INT_R_X39Y36 -> INT_R_X39Y36
   INT_L_X38Y31 -> INT_L_X38Y31
West Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X38Y45 -> INT_L_X38Y45
   INT_R_X39Y35 -> INT_R_X39Y35
   INT_L_X38Y29 -> INT_L_X38Y29
   INT_L_X42Y29 -> INT_L_X42Y29
   INT_R_X41Y28 -> INT_R_X41Y28

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 1 Sparse Ratio: 0.75
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.666667 Sparse Ratio: 1

Phase 7 Route finalize | Checksum: bc6b28db

Time (s): cpu = 00:03:40 ; elapsed = 00:04:18 . Memory (MB): peak = 2326.348 ; gain = 107.219

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: bc6b28db

Time (s): cpu = 00:03:40 ; elapsed = 00:04:18 . Memory (MB): peak = 2326.348 ; gain = 107.219

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 89e3eabb

Time (s): cpu = 00:03:40 ; elapsed = 00:04:19 . Memory (MB): peak = 2326.348 ; gain = 107.219

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.727 | TNS=-33.034| WHS=0.097  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 89e3eabb

Time (s): cpu = 00:03:40 ; elapsed = 00:04:19 . Memory (MB): peak = 2326.348 ; gain = 107.219
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 3e6a9b93

Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2326.348 ; gain = 107.219

Time (s): cpu = 00:03:40 ; elapsed = 00:04:20 . Memory (MB): peak = 2326.348 ; gain = 107.219

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
514 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:41 ; elapsed = 00:04:21 . Memory (MB): peak = 2326.348 ; gain = 107.219
INFO: [runtcl-4] Executing : report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
Command: report_drc -file bd_0_wrapper_drc_routed.rpt -pb bd_0_wrapper_drc_routed.pb -rpx bd_0_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
Command: report_power -file bd_0_wrapper_power_routed.rpt -pb bd_0_wrapper_power_summary_routed.pb -rpx bd_0_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
524 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file bd_0_wrapper_route_status.rpt -pb bd_0_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file bd_0_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file bd_0_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file bd_0_wrapper_bus_skew_routed.rpt -pb bd_0_wrapper_bus_skew_routed.pb -rpx bd_0_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2326.348 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/monde/Documents/GitHub/nasa-CPU/HLS/rv32i_npp_ip/solution1/impl/verilog/project.runs/impl_1/bd_0_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 11 07:17:56 2023...
