#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul  5 17:59:17 2021
# Process ID: 18816
# Current directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19924 C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.xpr
# Log file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/vivado.log
# Journal file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 1108.980 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:508]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:518]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:519]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:520]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:521]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:522]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:523]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:525]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:526]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:528]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:529]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [VRFC 10-3705] select index 1 into 'ddr3_cs_n_sdram' is out of bounds [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1108.980 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1139.027 ; gain = 3.352
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1139.027 ; gain = 30.047
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:23 . Memory (MB): peak = 1139.027 ; gain = 30.047
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.723 ; gain = 3.875
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 1207.047 ; gain = 43.324
run all
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1264.691 ; gain = 34.078
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 1295.590 ; gain = 30.898
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/app_instr}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/\mem.iDDR4[0] /CK}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/\mem.iDDR4[0] }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:30 . Memory (MB): peak = 1447.672 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:30 . Memory (MB): peak = 1447.672 ; gain = 0.000
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_softMC_top/\mem.iDDR4[1] }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:30 . Memory (MB): peak = 1452.586 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
ERROR: [VRFC 10-2989] 'cmdName' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:355]
ERROR: [VRFC 10-2989] 'MRS' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:359]
ERROR: [VRFC 10-2989] 'REF' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:360]
ERROR: [VRFC 10-2989] 'PRE' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:361]
ERROR: [VRFC 10-2989] 'WR' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:362]
ERROR: [VRFC 10-2989] 'RD' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:363]
ERROR: [VRFC 10-2989] 'ZQC' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:364]
ERROR: [VRFC 10-2989] 'NOP' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:365]
ERROR: [VRFC 10-2989] 'cmdName' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:366]
ERROR: [VRFC 10-2989] 'cmdName' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:369]
ERROR: [VRFC 10-2989] 'cmdName' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:376]
ERROR: [VRFC 10-2989] 'cmdName' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:378]
ERROR: [VRFC 10-2989] 'WR' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:391]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:939]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [VRFC 10-3705] select index 1 into 'ddr3_cs_n_sdram' is out of bounds [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:651]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:24 . Memory (MB): peak = 1452.586 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1452.586 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 1452.586 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:40 . Memory (MB): peak = 1452.586 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1452.586 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_softMC_top/uut}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1452.586 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3658915 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:32 . Memory (MB): peak = 1452.586 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 1470.012 ; gain = 17.426
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_softMC_top/\mem.iDDR4[0] }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1470.199 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3658915 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:32 . Memory (MB): peak = 1470.199 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:40 . Memory (MB): peak = 1477.742 ; gain = 7.543
run all
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:45 . Memory (MB): peak = 1863.082 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_softMC_top/uut/u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.082 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 4G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 4G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3658915 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:34 . Memory (MB): peak = 1863.082 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:31 . Memory (MB): peak = 1863.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [VRFC 10-3705] select index 1 into 'ddr3_cs_n_sdram' is out of bounds [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:651]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 1863.082 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1863.082 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1863.082 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:39 . Memory (MB): peak = 1863.082 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_softMC_top/uut}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_softMC_top/uut/u_ddr4_0/inst/u_ddr_cal_top/u_ddr_mc_pi/u_ddr_mc_read}} 
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1863.082 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3658915 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:34 . Memory (MB): peak = 1863.082 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:59 . Memory (MB): peak = 1863.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xcvu095-ffvb1760-1-i
Top: softMC_top
INFO: [Device 21-403] Loading part xcvu095-ffvb1760-1-i
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2438.324 ; gain = 251.785
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT_DIVIDE bound to: 3 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 10 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: NONE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SIMULATION bound to: OFF - type: string 
	Parameter SYSCLK_PERIOD bound to: 5000 - type: integer 
	Parameter MMCM_ADV_BANDWIDTH bound to: OPTIMIZED - type: string 
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
	Parameter PR_RD_IO bound to: 4'b0000 
	Parameter PR_RD_PRE bound to: 4'b0001 
	Parameter PR_RD_WAIT_PRE bound to: 4'b0010 
	Parameter PR_RD_ACT bound to: 4'b0011 
	Parameter PR_RD_WAIT_ACT bound to: 4'b0100 
	Parameter PR_RD_READ bound to: 4'b0101 
	Parameter PR_RD_WAIT_READ bound to: 4'b0110 
	Parameter PR_RD_PRE2 bound to: 4'b0111 
	Parameter PR_RD_WAIT_PRE2 bound to: 4'b1000 
	Parameter PR_RD_WR_IO bound to: 4'b1001 
	Parameter MAINT_FIN bound to: 4'b1010 
	Parameter ZQ_PRE bound to: 4'b0000 
	Parameter ZQ_WAIT_PRE bound to: 4'b0001 
	Parameter ZQ_ZQ bound to: 4'b0010 
	Parameter ZQ_WAIT_ZQ bound to: 4'b0011 
	Parameter AREF_PRE bound to: 4'b0000 
	Parameter AREF_WAIT_PRE bound to: 4'b0001 
	Parameter AREF_REF bound to: 4'b0010 
	Parameter AREF_WAIT_REF bound to: 4'b0011 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_APP bound to: 2'b01 
	Parameter STATE_MAINT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (10#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (11#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:255]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter LOW bound to: 1'b0 
	Parameter HIGH bound to: 1'b1 
	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:54]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:55]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:56]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (12#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'dfi_address' does not match port width (136) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [Synth 8-689] width (2) of port connection 'dfi_bank' does not match port width (16) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [Synth 8-689] width (1) of port connection 'dfi_cs_n' does not match port width (8) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [Synth 8-7071] port 'mc_ACT_n' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcRdCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcWrCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7023] instance 'i_instr_dec1' of module 'instr_decoder' has 11 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (13#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (14#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (15#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (16#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (17#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
WARNING: [Synth 8-7071] port 'iq_full' of module 'softMC' is unconnected for instance 'i_softmc' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:530]
WARNING: [Synth 8-7023] instance 'i_softmc' of module 'softMC' has 44 connections declared, but only 43 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:530]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (18#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2511.555 ; gain = 325.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.477 ; gain = 342.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2529.477 ; gain = 342.938
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/instr_fifo/instr_fifo.dcp' for cell 'i_softmc/i_instr0_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2563.082 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:258]
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2770.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 132 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 3 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instance 
  IOBUFDS => IOBUFDS (DIFFINBUF, IBUFCTRL, INV, OBUFT(x2)): 8 instances
  IOBUFE3 => IOBUFE3 (IBUFCTRL, INBUF, OBUFT_DCIEN): 72 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUF(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 3115.621 ; gain = 929.082
55 Infos, 141 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:31 . Memory (MB): peak = 3115.621 ; gain = 1252.539
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3115.621 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT_DIVIDE bound to: 3 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 10 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: NONE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SIMULATION bound to: OFF - type: string 
	Parameter SYSCLK_PERIOD bound to: 5000 - type: integer 
	Parameter MMCM_ADV_BANDWIDTH bound to: OPTIMIZED - type: string 
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
WARNING: [Synth 8-2900] ignoring illegal expression in output port connection [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:474]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
	Parameter PR_RD_IO bound to: 4'b0000 
	Parameter PR_RD_PRE bound to: 4'b0001 
	Parameter PR_RD_WAIT_PRE bound to: 4'b0010 
	Parameter PR_RD_ACT bound to: 4'b0011 
	Parameter PR_RD_WAIT_ACT bound to: 4'b0100 
	Parameter PR_RD_READ bound to: 4'b0101 
	Parameter PR_RD_WAIT_READ bound to: 4'b0110 
	Parameter PR_RD_PRE2 bound to: 4'b0111 
	Parameter PR_RD_WAIT_PRE2 bound to: 4'b1000 
	Parameter PR_RD_WR_IO bound to: 4'b1001 
	Parameter MAINT_FIN bound to: 4'b1010 
	Parameter ZQ_PRE bound to: 4'b0000 
	Parameter ZQ_WAIT_PRE bound to: 4'b0001 
	Parameter ZQ_ZQ bound to: 4'b0010 
	Parameter ZQ_WAIT_ZQ bound to: 4'b0011 
	Parameter AREF_PRE bound to: 4'b0000 
	Parameter AREF_WAIT_PRE bound to: 4'b0001 
	Parameter AREF_REF bound to: 4'b0010 
	Parameter AREF_WAIT_REF bound to: 4'b0011 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_APP bound to: 2'b01 
	Parameter STATE_MAINT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (10#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (11#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:255]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter LOW bound to: 1'b0 
	Parameter HIGH bound to: 1'b1 
	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:54]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:55]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:56]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (12#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'dfi_address' does not match port width (136) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [Synth 8-689] width (2) of port connection 'dfi_bank' does not match port width (16) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [Synth 8-689] width (1) of port connection 'dfi_cs_n' does not match port width (8) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [Synth 8-7071] port 'mc_ACT_n' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcRdCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcWrCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7023] instance 'i_instr_dec1' of module 'instr_decoder' has 11 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (13#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (14#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (15#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (16#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (17#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
WARNING: [Synth 8-7071] port 'iq_full' of module 'softMC' is unconnected for instance 'i_softmc' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:531]
WARNING: [Synth 8-7023] instance 'i_softmc' of module 'softMC' has 44 connections declared, but only 43 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:531]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (18#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3131.047 ; gain = 15.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.953 ; gain = 39.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3154.953 ; gain = 39.332
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/instr_fifo/instr_fifo.dcp' for cell 'i_softmc/i_instr0_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3188.398 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:258]
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:23 . Memory (MB): peak = 3229.730 ; gain = 114.109
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3241.879 ; gain = 12.148
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT_DIVIDE bound to: 3 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 10 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: NONE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SIMULATION bound to: OFF - type: string 
	Parameter SYSCLK_PERIOD bound to: 5000 - type: integer 
	Parameter MMCM_ADV_BANDWIDTH bound to: OPTIMIZED - type: string 
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
	Parameter PR_RD_IO bound to: 4'b0000 
	Parameter PR_RD_PRE bound to: 4'b0001 
	Parameter PR_RD_WAIT_PRE bound to: 4'b0010 
	Parameter PR_RD_ACT bound to: 4'b0011 
	Parameter PR_RD_WAIT_ACT bound to: 4'b0100 
	Parameter PR_RD_READ bound to: 4'b0101 
	Parameter PR_RD_WAIT_READ bound to: 4'b0110 
	Parameter PR_RD_PRE2 bound to: 4'b0111 
	Parameter PR_RD_WAIT_PRE2 bound to: 4'b1000 
	Parameter PR_RD_WR_IO bound to: 4'b1001 
	Parameter MAINT_FIN bound to: 4'b1010 
	Parameter ZQ_PRE bound to: 4'b0000 
	Parameter ZQ_WAIT_PRE bound to: 4'b0001 
	Parameter ZQ_ZQ bound to: 4'b0010 
	Parameter ZQ_WAIT_ZQ bound to: 4'b0011 
	Parameter AREF_PRE bound to: 4'b0000 
	Parameter AREF_WAIT_PRE bound to: 4'b0001 
	Parameter AREF_REF bound to: 4'b0010 
	Parameter AREF_WAIT_REF bound to: 4'b0011 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_APP bound to: 2'b01 
	Parameter STATE_MAINT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (10#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (11#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:255]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter LOW bound to: 1'b0 
	Parameter HIGH bound to: 1'b1 
	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:54]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:55]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:56]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (12#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'dfi_address' does not match port width (136) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [Synth 8-689] width (2) of port connection 'dfi_bank' does not match port width (16) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [Synth 8-689] width (1) of port connection 'dfi_cs_n' does not match port width (8) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [Synth 8-7071] port 'mc_ACT_n' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcRdCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcWrCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7023] instance 'i_instr_dec1' of module 'instr_decoder' has 11 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (13#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (14#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (15#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (16#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (17#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
WARNING: [Synth 8-7071] port 'iq_full' of module 'softMC' is unconnected for instance 'i_softmc' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:530]
WARNING: [Synth 8-7023] instance 'i_softmc' of module 'softMC' has 44 connections declared, but only 43 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:530]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (18#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3241.879 ; gain = 12.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.234 ; gain = 29.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3259.234 ; gain = 29.504
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/instr_fifo/instr_fifo.dcp' for cell 'i_softmc/i_instr0_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3291.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:258]
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:22 . Memory (MB): peak = 3325.754 ; gain = 96.023
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2458] undeclared symbol gap_trig_tcfg, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v:279]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_misc_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_misc_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_reset_delay_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_reset_delay_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_DRP_CHANALIGN_FIX_3752_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/chnl_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chnl_tester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_rx_valid_filter_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_RX_VALID_FILTER_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_tx_sync_rate_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_TX_SYNC_RATE_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx_wrapper_v6
INFO: [VRFC 10-2458] undeclared symbol RXRECCLK, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v:554]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_upconfig_fix_3451_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_clocking_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/ddr3_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_lane_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_lane_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/syncff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_1clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_domain_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-311] analyzing module async_cmp
INFO: [VRFC 10-311] analyzing module rd_ptr_empty
INFO: [VRFC 10-311] analyzing module wr_ptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_64
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_32
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_128
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_requester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_requester_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_channel_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_fwft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_64
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_32
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_128
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/recv_credit_flow_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_credit_flow_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_1_to_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:175]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:539]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:585]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3325.754 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [VRFC 10-3705] select index 1 into 'ddr3_cs_n_sdram' is out of bounds [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:651]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3325.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3355.836 ; gain = 27.871
xsim: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 3355.836 ; gain = 30.082
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:17 ; elapsed = 00:00:50 . Memory (MB): peak = 3355.836 ; gain = 30.082
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
run all
Stopped at time : 3658915 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 3357.973 ; gain = 2.137
run all
run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:35 . Memory (MB): peak = 3357.973 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2458] undeclared symbol gap_trig_tcfg, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v:279]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_misc_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_misc_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_reset_delay_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_reset_delay_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_DRP_CHANALIGN_FIX_3752_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/chnl_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chnl_tester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_rx_valid_filter_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_RX_VALID_FILTER_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_tx_sync_rate_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_TX_SYNC_RATE_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx_wrapper_v6
INFO: [VRFC 10-2458] undeclared symbol RXRECCLK, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v:554]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_upconfig_fix_3451_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_clocking_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/ddr3_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_lane_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_lane_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/syncff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_1clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_domain_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-311] analyzing module async_cmp
INFO: [VRFC 10-311] analyzing module rd_ptr_empty
INFO: [VRFC 10-311] analyzing module wr_ptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_64
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_32
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_128
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_requester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_requester_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_channel_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_fwft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_64
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_32
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_128
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/recv_credit_flow_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_credit_flow_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_1_to_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:175]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:539]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:584]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3357.973 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [VRFC 10-3705] select index 1 into 'ddr3_cs_n_sdram' is out of bounds [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:651]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3357.973 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3358.094 ; gain = 0.121
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 3358.094 ; gain = 0.121
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 3358.094 ; gain = 0.121
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
run all
Stopped at time : 3658915 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1191
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.094 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3371.066 ; gain = 12.973
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:653]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3371.066 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 1191 in file 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v' not restored because it is no longer a breakable line.
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3371.066 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3371.066 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:39 . Memory (MB): peak = 3371.066 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
refresh_design
WARNING: [Synth 8-2507] parameter declaration becomes local in pcie_clocking_v6 with formal parameter declaration list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v:86]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
WARNING: [Synth 8-6901] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'wPackedSgTxErr' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
WARNING: [Synth 8-6901] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
WARNING: [Synth 8-6901] identifier 'instr1_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3371.066 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'softMC_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: double 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RST_ACT_LOW bound to: 0 - type: integer 
	Parameter INPUT_CLK_TYPE bound to: DIFFERENTIAL - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 6 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT_DIVIDE bound to: 3 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CK_WIDTH bound to: 2 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 6 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 3 - type: integer 
	Parameter DQS_WIDTH bound to: 8 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nCL bound to: 5 - type: integer 
	Parameter nCWL bound to: 10 - type: integer 
	Parameter tRFC bound to: 110000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PHASE_DETECT bound to: ON - type: string 
	Parameter PD_TAP_REQ bound to: 0 - type: integer 
	Parameter PD_MSB_SEL bound to: 8 - type: integer 
	Parameter PD_DQS0_ONLY bound to: ON - type: string 
	Parameter PD_LHC_WIDTH bound to: 16 - type: integer 
	Parameter PD_CALIB_MODE bound to: PARALLEL - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter IODELAY_HP_MODE bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: IODELAY_MIG - type: string 
	Parameter nDQS_COL0 bound to: 3 - type: integer 
	Parameter nDQS_COL1 bound to: 5 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 24'b000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 40'b0000011100000110000001010000010000000011 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_DM_PORT bound to: 0 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: NONE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SIMULATION bound to: OFF - type: string 
	Parameter SYSCLK_PERIOD bound to: 5000 - type: integer 
	Parameter MMCM_ADV_BANDWIDTH bound to: OPTIMIZED - type: string 
INFO: [Synth 8-6157] synthesizing module 'ddr4_0' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ddr4_0' (1#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/ddr4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'softMC' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl_top' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'maint_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 40 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 6 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl' (2#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:73]
INFO: [Synth 8-6157] synthesizing module 'periodic_rd_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'periodic_rd_ctrl' (3#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:119]
INFO: [Synth 8-6157] synthesizing module 'zq_calib_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:209]
INFO: [Synth 8-6155] done synthesizing module 'zq_calib_ctrl' (4#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:175]
INFO: [Synth 8-6157] synthesizing module 'autoref_ctrl' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'autoref_ctrl' (5#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:242]
INFO: [Synth 8-6155] done synthesizing module 'maint_ctrl_top' (6#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v:4]
INFO: [Synth 8-6157] synthesizing module 'maint_handler' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
	Parameter PR_RD_IO bound to: 4'b0000 
	Parameter PR_RD_PRE bound to: 4'b0001 
	Parameter PR_RD_WAIT_PRE bound to: 4'b0010 
	Parameter PR_RD_ACT bound to: 4'b0011 
	Parameter PR_RD_WAIT_ACT bound to: 4'b0100 
	Parameter PR_RD_READ bound to: 4'b0101 
	Parameter PR_RD_WAIT_READ bound to: 4'b0110 
	Parameter PR_RD_PRE2 bound to: 4'b0111 
	Parameter PR_RD_WAIT_PRE2 bound to: 4'b1000 
	Parameter PR_RD_WR_IO bound to: 4'b1001 
	Parameter MAINT_FIN bound to: 4'b1010 
	Parameter ZQ_PRE bound to: 4'b0000 
	Parameter ZQ_WAIT_PRE bound to: 4'b0001 
	Parameter ZQ_ZQ bound to: 4'b0010 
	Parameter ZQ_WAIT_ZQ bound to: 4'b0011 
	Parameter AREF_PRE bound to: 4'b0000 
	Parameter AREF_WAIT_PRE bound to: 4'b0001 
	Parameter AREF_REF bound to: 4'b0010 
	Parameter AREF_WAIT_REF bound to: 4'b0011 
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:112]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:134]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:156]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:177]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:97]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:217]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:212]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:272]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:294]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:267]
INFO: [Synth 8-6155] done synthesizing module 'maint_handler' (7#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v:5]
INFO: [Synth 8-6157] synthesizing module 'autoref_config' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6155] done synthesizing module 'autoref_config' (8#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v:4]
INFO: [Synth 8-6157] synthesizing module 'instr_receiver' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
	Parameter STATE_IDLE bound to: 2'b00 
	Parameter STATE_APP bound to: 2'b01 
	Parameter STATE_MAINT bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:52]
INFO: [Synth 8-6155] done synthesizing module 'instr_receiver' (9#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v:5]
INFO: [Synth 8-6157] synthesizing module 'instr_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'instr_fifo' (10#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/instr_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr0_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7023] instance 'i_instr0_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:177]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'instr_fifo' is unconnected for instance 'i_instr1_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
WARNING: [Synth 8-7023] instance 'i_instr1_fifo' of module 'instr_fifo' has 10 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:188]
INFO: [Synth 8-6157] synthesizing module 'iseq_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pipe_reg' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe_reg' (11#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v:3]
INFO: [Synth 8-6157] synthesizing module 'instr_dispatcher' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 64 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter HIGH bound to: 1'b1 
	Parameter LOW bound to: 1'b0 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:188]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:255]
INFO: [Synth 8-6157] synthesizing module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
	Parameter ROW_WIDTH bound to: 17 - type: integer 
	Parameter BANK_WIDTH bound to: 2 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter LOW bound to: 1'b0 
	Parameter HIGH bound to: 1'b1 
	Parameter tmp_slot bound to: 136'b1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111 
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:54]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:55]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:56]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:64]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:65]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:66]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:67]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:68]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:69]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:70]
WARNING: [Synth 8-6090] variable 'dfi_address' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:63]
INFO: [Common 17-14] Message 'Synth 8-6090' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'instr_decoder' (12#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v:5]
WARNING: [Synth 8-689] width (17) of port connection 'dfi_address' does not match port width (136) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [Synth 8-689] width (2) of port connection 'dfi_bank' does not match port width (16) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [Synth 8-689] width (1) of port connection 'dfi_cs_n' does not match port width (8) of module 'instr_decoder' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
WARNING: [Synth 8-7071] port 'mc_ACT_n' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcRdCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7071] port 'mcWrCAS' of module 'instr_decoder' is unconnected for instance 'i_instr_dec1' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
WARNING: [Synth 8-7023] instance 'i_instr_dec1' of module 'instr_decoder' has 11 connections declared, but only 8 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:333]
INFO: [Synth 8-6155] done synthesizing module 'instr_dispatcher' (13#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:5]
INFO: [Synth 8-6155] done synthesizing module 'iseq_dispatcher' (14#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:3]
INFO: [Synth 8-6157] synthesizing module 'rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rdback_fifo' (15#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/realtime/rdback_fifo_stub.v:6]
WARNING: [Synth 8-7071] port 'wr_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7071] port 'rd_rst_busy' of module 'rdback_fifo' is unconnected for instance 'i_rdback_fifo' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
WARNING: [Synth 8-7023] instance 'i_rdback_fifo' of module 'rdback_fifo' has 11 connections declared, but only 9 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:271]
INFO: [Synth 8-6157] synthesizing module 'read_capturer' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
	Parameter DQ_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'read_capturer' (16#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v:3]
INFO: [Synth 8-6155] done synthesizing module 'softMC' (17#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:6]
WARNING: [Synth 8-7071] port 'iq_full' of module 'softMC' is unconnected for instance 'i_softmc' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:530]
WARNING: [Synth 8-7023] instance 'i_softmc' of module 'softMC' has 44 connections declared, but only 43 given [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:530]
INFO: [Synth 8-6155] done synthesizing module 'softMC_top' (18#1) [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3371.066 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.613 ; gain = 9.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3380.613 ; gain = 9.547
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0.dcp' for cell 'u_ddr4_0'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/.Xil/Vivado-18816-DESKTOP-ILOVGO9/instr_fifo/instr_fifo.dcp' for cell 'i_softmc/i_instr0_fifo'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.dcp' for cell 'i_softmc/i_rdback_fifo'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3412.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 522 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/microblaze_I/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_0/bd_9054_microblaze_I_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_1/bd_9054_rst_0_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/rst_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_2/bd_9054_ilmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/ilmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_3/bd_9054_dlmb_0.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/dlmb/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/bd_0/ip/ip_10/bd_9054_iomodule_0_0_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst/iomodule_0/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ip_0/ddr4_0_microblaze_mcs_board.xdc] for cell 'u_ddr4_0/inst/u_ddr_cal_riu/mcs0/inst'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:257]
WARNING: [Designutils 20-1567] Use of 'set_false_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc:258]
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc] for cell 'u_ddr4_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/par/ddr4_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/softMC_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/softMC_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr0_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xdc] for cell 'i_softmc/i_instr1_fifo/U0'
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/rdback_fifo.xdc] for cell 'i_softmc/i_rdback_fifo/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Finished Parsing XDC File [c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/ddr4_0_board.xdc] for cell 'u_ddr4_0/inst'
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3443.605 ; gain = 72.539
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_p, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:419]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_n, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:420]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:428]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:467]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:477]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:478]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:479]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:480]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:481]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:482]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:484]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:485]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:487]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:488]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3443.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:31 . Memory (MB): peak = 3469.574 ; gain = 25.969
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
run all
Calibration Done
run: Time (s): cpu = 00:00:31 ; elapsed = 00:01:31 . Memory (MB): peak = 3469.691 ; gain = 0.117
add_bp {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v} 871
run all
run: Time (s): cpu = 00:01:08 ; elapsed = 00:03:30 . Memory (MB): peak = 3475.984 ; gain = 6.293
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3475.984 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Calibration Done
Stopped at time : 8283801 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 871
run all
run: Time (s): cpu = 00:00:51 ; elapsed = 00:03:43 . Memory (MB): peak = 3504.605 ; gain = 22.984
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_p, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:419]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_n, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:420]
ERROR: [VRFC 10-4982] syntax error near 'end' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:765]
ERROR: [VRFC 10-2790] SystemVerilog keyword end used in incorrect context [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:765]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:428]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_p, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:419]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_n, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:420]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:428]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:624]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:467]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:477]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:478]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:479]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:480]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:481]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:482]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:484]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:485]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:487]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:488]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3504.605 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3504.605 ; gain = 0.000
run all
Calibration Done
Stopped at time : 8283801 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 871
run all
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 3508.824 ; gain = 4.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:467]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:477]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:478]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:479]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:480]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:481]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:482]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:484]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:485]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:487]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:488]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3508.824 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 3508.824 ; gain = 0.000
current_wave_config {Untitled 9}
Untitled 9
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 3509.250 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Calibration Done
Stopped at time : 8283801 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 871
run all
run: Time (s): cpu = 00:01:22 ; elapsed = 00:01:40 . Memory (MB): peak = 3516.340 ; gain = 6.855
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3516.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 871 in file 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v' not restored because it is no longer a breakable line.
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.340 ; gain = 0.000
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 3516.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:38 . Memory (MB): peak = 3516.340 ; gain = 0.000
current_wave_config {Untitled 10}
Untitled 10
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3516.340 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 3516.340 ; gain = 0.000
add_bp {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v} 1255
run all
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1255
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 3516.340 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 3516.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1008]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3516.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.340 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3516.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:39 . Memory (MB): peak = 3516.340 ; gain = 0.000
current_wave_config {Untitled 11}
Untitled 11
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.340 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1255
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:32 . Memory (MB): peak = 3516.340 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 3516.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_p, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:596]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_n, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:597]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:951]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1009]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3516.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:32 . Memory (MB): peak = 3516.340 ; gain = 0.000
current_wave_config {Untitled 12}
Untitled 12
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
run all
Calibration Done
Stopped at time : 8283801 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1255
run all
run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:39 . Memory (MB): peak = 3516.340 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_p, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:942]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_n, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:943]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:951]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1009]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:573]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:588]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:591]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:594]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 3516.340 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '23' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 3516.340 ; gain = 0.000
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 3516.340 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:38 . Memory (MB): peak = 3516.340 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
run all
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1255
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:26 . Memory (MB): peak = 3516.340 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 3516.340 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/\mem_model_x16.mem.iDDR4[0] }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3516.340 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1255
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:33 . Memory (MB): peak = 3516.340 ; gain = 0.000
run all
run: Time (s): cpu = 00:02:46 ; elapsed = 00:23:11 . Memory (MB): peak = 3532.441 ; gain = 16.102
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/c0_ddr4_ck_t_int}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/c0_ddr4_ck_c_int}} 
run all
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 3535.910 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3535.910 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1255
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:34 . Memory (MB): peak = 3539.090 ; gain = 3.180
run all
run: Time (s): cpu = 00:00:12 ; elapsed = 00:00:47 . Memory (MB): peak = 3539.090 ; gain = 0.000
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/\mem_model_x16.mem.iDDR4[0] /CK}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/\mem_model_x16.mem.iDDR4[1] /CK}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/\mem_model_x16.mem.iDDR4[2] /CK}} 
current_wave_config {Untitled 13}
Untitled 13
add_wave {{/tb_softMC_top/\mem_model_x16.mem.iDDR4[3] }} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3539.090 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1255
run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:34 . Memory (MB): peak = 3539.090 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_p, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:941]
INFO: [VRFC 10-2458] undeclared symbol c0_sys_clk_n, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:942]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
ERROR: [VRFC 10-2989] 'sys_clk_i' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:937]
ERROR: [VRFC 10-2989] 'sys_clk_i' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:939]
ERROR: [VRFC 10-2989] 'sys_clk_i' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:941]
ERROR: [VRFC 10-2989] 'sys_clk_i' is not declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:942]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1008]
ERROR: [VRFC 10-2865] module 'tb_softMC_top' ignored due to previous errors [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:11]
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1008]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 3539.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
WARNING: [Simulator 45-24] Previous breakpoint at line 1255 in file 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v' not restored because it is no longer a breakable line.
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 3539.137 ; gain = 0.047
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 3539.137 ; gain = 0.047
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:45 . Memory (MB): peak = 3539.137 ; gain = 0.047
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb_softMC_top/\mem_model_x16.mem.iDDR4[0] }} 
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 3539.145 ; gain = 0.008
current_wave_config {Untitled 14}
Untitled 14
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3539.145 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Calibration Done
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713055
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713055
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713055
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713055
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713385
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713385
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713385
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713385
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713716
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713716
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713716
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3713716
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714374
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714374
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714374
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714374
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714704
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714704
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714704
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3714704
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdLMR BG:0 B:3 A:8 (BL:8 WL:9 RL:79) @3730868 Required:
	tMODc (LMR with PL/CAL/GD changes) - 104 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdLMR BG:0 B:3 A:8 (BL:8 WL:9 RL:79) @3730868 Required:
	tMODc (LMR with PL/CAL/GD changes) - 104 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdLMR BG:0 B:3 A:8 (BL:8 WL:9 RL:79) @3730868 Required:
	tMODc (LMR with PL/CAL/GD changes) - 104 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdLMR BG:0 B:3 A:8 (BL:8 WL:9 RL:79) @3730868 Required:
	tMODc (LMR with PL/CAL/GD changes) - 104 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762202
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762202
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762202
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762202
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762532
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762532
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762532
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762532
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762863
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762863
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762863
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3762863
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763193
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763193
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763193
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763193
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763522
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763522
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763522
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763522
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763851
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763851
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763851
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3763851
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3916570
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3916570
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3916570
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @3916570
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4069949
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4069949
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4069949
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4069949
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4223327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4223327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4223327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4223327
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4376706
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4376706
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4376706
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4376706
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4530084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4530084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4530084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4530084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4683462
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4683462
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4683462
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4683462
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4836841
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4836841
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4836841
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4836841
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4990219
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4990219
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4990219
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @4990219
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5143599
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5143599
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5143599
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5143599
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5296976
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5296976
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5296976
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5296976
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5450356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5450356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5450356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5450356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5603733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5603733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5603733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5603733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5757113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5757113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5757113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5757113
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5910490
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5910490
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5910490
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @5910490
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @6063869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @6063869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @6063869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: Initialization sequence must be complete prior to cmdACT @6063869
run: Time (s): cpu = 00:00:22 ; elapsed = 00:01:21 . Memory (MB): peak = 3539.273 ; gain = 0.129
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1008]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 3539.273 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
Calibration Done
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 3539.555 ; gain = 0.281
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3539.555 ; gain = 0.281
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:10 ; elapsed = 00:00:44 . Memory (MB): peak = 3539.555 ; gain = 0.281
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb_softMC_top/\mem_model_x16.mem.iDDR4[0] }} 
current_wave_config {Untitled 15}
Untitled 15
add_wave {{/tb_softMC_top/uut}} 
run all
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 3539.555 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3539.555 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
Calibration Done
run: Time (s): cpu = 00:00:16 ; elapsed = 00:00:33 . Memory (MB): peak = 3539.555 ; gain = 0.000
add_bp {C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v} 1262
run all
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1262
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 3539.555 ; gain = 0.000
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:34 . Memory (MB): peak = 3539.555 ; gain = 0.000
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7597694
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7597694
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7597694
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7597694
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7599014 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7599014 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7599014 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7599014 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7600126
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7600167
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7600210
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7600251
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7600292
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7600333
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7600375
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7600416
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7600416
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7600416
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7600416
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7600416
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7600416
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7600416
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7600416
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7600664 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7600664 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7600664 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7600664 Required:
	tRAS - 345 clocks.
run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:35 . Memory (MB): peak = 3539.629 ; gain = 0.074
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ip/instr_fifo/sim/instr_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/rdback_fifo/sim/rdback_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rdback_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-2458] undeclared symbol gap_trig_tcfg, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_thrtl_ctl.v:279]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_misc_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_misc_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_reset_delay_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_reset_delay_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_drp_chanalign_fix_3752_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_DRP_CHANALIGN_FIX_3752_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/chnl_tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chnl_tester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_rx_valid_filter_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_RX_VALID_FILTER_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_tx_sync_rate_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GTX_TX_SYNC_RATE_V6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gtx_wrapper_v6
INFO: [VRFC 10-2458] undeclared symbol RXRECCLK, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/gtx_wrapper_v6.v:554]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_upconfig_fix_3451_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_upconfig_fix_3451_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_clocking_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_clocking_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/ddr3_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ddr3_model
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/pcie_pipe_lane_v6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_pipe_lane_v6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_null_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_null_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx_pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx_pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/axi_basic_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_basic_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/syncff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module syncff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ram_2clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/ram_1clk_1w_1r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_1clk_1w_1r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sync_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sync_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/cross_domain_signal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cross_domain_signal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo
INFO: [VRFC 10-311] analyzing module async_cmp
INFO: [VRFC 10-311] analyzing module rd_ptr_empty
INFO: [VRFC 10-311] analyzing module wr_ptr_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_64
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_64.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_32
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_32.v:114]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_monitor_128
WARNING: [VRFC 10-3380] identifier 'wPayloadData' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_monitor_128.v:112]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_channel_gate_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_channel_gate_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_buffer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_buffer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_formatter_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_formatter_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_requester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_requester
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/sg_list_reader_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sg_list_reader_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_requester_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_requester_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_reader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_reader
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_channel_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_channel_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_output.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_output
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/fifo_packer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_packer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/async_fifo_fwft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module async_fifo_fwft
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_qword_aligner_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_qword_aligner_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_port_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_upper_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_upper_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_lower_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_lower_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_64
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_64.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_32
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_32.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_port_128
WARNING: [VRFC 10-3380] identifier 'wPackedSgTxDone' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_port_128.v:125]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_req.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_req
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/reorder_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reorder_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/tx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/rx_engine_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rx_engine_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/recv_credit_flow_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module recv_credit_flow_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/interrupt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/demux_1_to_n.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demux_1_to_n
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_64
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_32
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/channel_128.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module channel_128
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/riffa/translation_layer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module translation_layer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_pcie_app.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_pcie_app
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/pipe_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipe_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_dispatcher
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/read_capturer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_capturer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_handler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_handler
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/maint_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maint_ctrl_top
INFO: [VRFC 10-311] analyzing module maint_ctrl
INFO: [VRFC 10-311] analyzing module periodic_rd_ctrl
INFO: [VRFC 10-311] analyzing module zq_calib_ctrl
INFO: [VRFC 10-311] analyzing module autoref_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module iseq_dispatcher
WARNING: [VRFC 10-3380] identifier 'instr0_disp_en' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/iseq_dispatcher.v:77]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_receiver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_receiver
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/autoref_config.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module autoref_config
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC
INFO: [VRFC 10-2458] undeclared symbol dispatcher_busy, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC.v:158]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softMC_top
INFO: [VRFC 10-2458] undeclared symbol ddr_dm, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:175]
INFO: [VRFC 10-2458] undeclared symbol processing_iseq, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:539]
INFO: [VRFC 10-2458] undeclared symbol rdback_fifo_empty, assumed default net type wire [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/softMC_top.v:584]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/ipcore_dir/xilinx_mig/user_design/sim/wiredly.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WireDelay
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 3545.074 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '12' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:24 . Memory (MB): peak = 3545.074 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
Calibration Done
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3545.352 ; gain = 0.277
xsim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 3545.352 ; gain = 0.277
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:53 . Memory (MB): peak = 3545.352 ; gain = 0.277
current_wave_config {Untitled 16}
Untitled 16
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3545.352 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
Calibration Done
Stopped at time : 3693187 ps : File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" Line 1262
run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:50 . Memory (MB): peak = 3545.352 ; gain = 0.000
run all
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3695696 Required:
	ODTH4 - 3 clocks. @3695696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696026 Required:
	ODTH4 - 3 clocks. @3696026
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696356 Required:
	ODTH4 - 3 clocks. @3696356
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3696687 Required:
	ODTH4 - 3 clocks. @3696687
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697016 Required:
	ODTH4 - 3 clocks. @3697016
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697345 Required:
	ODTH4 - 3 clocks. @3697345
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3697675 Required:
	ODTH4 - 3 clocks. @3697675
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698005 Required:
	ODTH4 - 3 clocks. @3698005
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698336 Required:
	ODTH4 - 3 clocks. @3698336
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698666 Required:
	ODTH4 - 3 clocks. @3698666
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3698996 Required:
	ODTH4 - 3 clocks. @3698996
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699325 Required:
	ODTH4 - 3 clocks. @3699325
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699654 Required:
	ODTH4 - 3 clocks. @3699654
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3699984 Required:
	ODTH4 - 3 clocks. @3699984
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700314 Required:
	ODTH4 - 3 clocks. @3700314
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700644 Required:
	ODTH4 - 3 clocks. @3700644
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3700975 Required:
	ODTH4 - 3 clocks. @3700975
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701304 Required:
	ODTH4 - 3 clocks. @3701304
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701633 Required:
	ODTH4 - 3 clocks. @3701633
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3701963 Required:
	ODTH4 - 3 clocks. @3701963
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702293 Required:
	ODTH4 - 3 clocks. @3702293
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702624 Required:
	ODTH4 - 3 clocks. @3702624
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3702954 Required:
	ODTH4 - 3 clocks. @3702954
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703284 Required:
	ODTH4 - 3 clocks. @3703284
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703613 Required:
	ODTH4 - 3 clocks. @3703613
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3703942 Required:
	ODTH4 - 3 clocks. @3703942
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704272 Required:
	ODTH4 - 3 clocks. @3704272
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704602 Required:
	ODTH4 - 3 clocks. @3704602
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3704932 Required:
	ODTH4 - 3 clocks. @3704932
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705263 Required:
	ODTH4 - 3 clocks. @3705263
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705592 Required:
	ODTH4 - 3 clocks. @3705592
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3705921 Required:
	ODTH4 - 3 clocks. @3705921
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706251 Required:
	ODTH4 - 3 clocks. @3706251
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706581 Required:
	ODTH4 - 3 clocks. @3706581
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3706912 Required:
	ODTH4 - 3 clocks. @3706912
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707242 Required:
	ODTH4 - 3 clocks. @3707242
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707572 Required:
	ODTH4 - 3 clocks. @3707572
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3707901 Required:
	ODTH4 - 3 clocks. @3707901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708230 Required:
	ODTH4 - 3 clocks. @3708230
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708560 Required:
	ODTH4 - 3 clocks. @3708560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3708890 Required:
	ODTH4 - 3 clocks. @3708890
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709220 Required:
	ODTH4 - 3 clocks. @3709220
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709551 Required:
	ODTH4 - 3 clocks. @3709551
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3709880 Required:
	ODTH4 - 3 clocks. @3709880
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710209 Required:
	ODTH4 - 3 clocks. @3710209
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710539 Required:
	ODTH4 - 3 clocks. @3710539
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3710869 Required:
	ODTH4 - 3 clocks. @3710869
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711200 Required:
	ODTH4 - 3 clocks. @3711200
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711530 Required:
	ODTH4 - 3 clocks. @3711530
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3711860 Required:
	ODTH4 - 3 clocks. @3711860
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712189 Required:
	ODTH4 - 3 clocks. @3712189
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712518 Required:
	ODTH4 - 3 clocks. @3712518
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3712848 Required:
	ODTH4 - 3 clocks. @3712848
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3713096
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713178 Required:
	ODTH4 - 3 clocks. @3713178
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713426
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713508 Required:
	ODTH4 - 3 clocks. @3713508
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3713757
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3713839 Required:
	ODTH4 - 3 clocks. @3713839
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714086
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714168 Required:
	ODTH4 - 3 clocks. @3714168
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714497 Required:
	ODTH4 - 3 clocks. @3714497
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3714745
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3714827 Required:
	ODTH4 - 3 clocks. @3714827
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715157 Required:
	ODTH4 - 3 clocks. @3715157
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715488 Required:
	ODTH4 - 3 clocks. @3715488
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3715818 Required:
	ODTH4 - 3 clocks. @3715818
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716148 Required:
	ODTH4 - 3 clocks. @3716148
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716477 Required:
	ODTH4 - 3 clocks. @3716477
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3716806 Required:
	ODTH4 - 3 clocks. @3716806
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717136 Required:
	ODTH4 - 3 clocks. @3717136
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717466 Required:
	ODTH4 - 3 clocks. @3717466
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3717796 Required:
	ODTH4 - 3 clocks. @3717796
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718127 Required:
	ODTH4 - 3 clocks. @3718127
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718456 Required:
	ODTH4 - 3 clocks. @3718456
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3718785 Required:
	ODTH4 - 3 clocks. @3718785
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719115 Required:
	ODTH4 - 3 clocks. @3719115
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719445 Required:
	ODTH4 - 3 clocks. @3719445
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3719776 Required:
	ODTH4 - 3 clocks. @3719776
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720106 Required:
	ODTH4 - 3 clocks. @3720106
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720436 Required:
	ODTH4 - 3 clocks. @3720436
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3720765 Required:
	ODTH4 - 3 clocks. @3720765
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721094 Required:
	ODTH4 - 3 clocks. @3721094
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721424 Required:
	ODTH4 - 3 clocks. @3721424
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3721754 Required:
	ODTH4 - 3 clocks. @3721754
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722002 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722084 Required:
	ODTH4 - 3 clocks. @3722084
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722333 Required:
	tRCD-AL - 36 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722415 Required:
	ODTH4 - 3 clocks. @3722415
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722662 Required:
	tRCD-AL - 35 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3722744 Required:
	ODTH4 - 3 clocks. @3722744
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3722991 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723073 Required:
	ODTH4 - 3 clocks. @3723073
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723321 Required:
	tRCD-AL - 25 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723403 Required:
	ODTH4 - 3 clocks. @3723403
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:e (BL:8 WL:12 RL:14) @3723651 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3723733 Required:
	ODTH4 - 3 clocks. @3723733
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724064 Required:
	ODTH4 - 3 clocks. @3724064
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724394 Required:
	ODTH4 - 3 clocks. @3724394
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3724724 Required:
	ODTH4 - 3 clocks. @3724724
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725053 Required:
	ODTH4 - 3 clocks. @3725053
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725382 Required:
	ODTH4 - 3 clocks. @3725382
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3725712 Required:
	ODTH4 - 3 clocks. @3725712
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726042 Required:
	ODTH4 - 3 clocks. @3726042
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726372 Required:
	ODTH4 - 3 clocks. @3726372
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3726703 Required:
	ODTH4 - 3 clocks. @3726703
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727032 Required:
	ODTH4 - 3 clocks. @3727032
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727361 Required:
	ODTH4 - 3 clocks. @3727361
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3727691 Required:
	ODTH4 - 3 clocks. @3727691
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728021 Required:
	ODTH4 - 3 clocks. @3728021
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728352 Required:
	ODTH4 - 3 clocks. @3728352
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3728682 Required:
	ODTH4 - 3 clocks. @3728682
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729012 Required:
	ODTH4 - 3 clocks. @3729012
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729341 Required:
	ODTH4 - 3 clocks. @3729341
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3729670 Required:
	ODTH4 - 3 clocks. @3729670
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730000 Required:
	ODTH4 - 3 clocks. @3730000
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730330 Required:
	ODTH4 - 3 clocks. @3730330
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730660 Required:
	ODTH4 - 3 clocks. @3730660
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3730991 Required:
	ODTH4 - 3 clocks. @3730991
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731238 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731320 Required:
	ODTH4 - 3 clocks. @3731320
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731567 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731649 Required:
	ODTH4 - 3 clocks. @3731649
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3731897 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3731979 Required:
	ODTH4 - 3 clocks. @3731979
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732227 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732309 Required:
	ODTH4 - 3 clocks. @3732309
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdWR BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3732557 Required:
	tCCD_L (WR) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732640 Required:
	ODTH4 - 3 clocks. @3732640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3732970 Required:
	ODTH4 - 3 clocks. @3732970
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733300 Required:
	ODTH4 - 3 clocks. @3733300
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733629 Required:
	ODTH4 - 3 clocks. @3733629
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3733958 Required:
	ODTH4 - 3 clocks. @3733958
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734288 Required:
	ODTH4 - 3 clocks. @3734288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734618 Required:
	ODTH4 - 3 clocks. @3734618
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3734948 Required:
	ODTH4 - 3 clocks. @3734948
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735279 Required:
	ODTH4 - 3 clocks. @3735279
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735608 Required:
	ODTH4 - 3 clocks. @3735608
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3735937 Required:
	ODTH4 - 3 clocks. @3735937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736267 Required:
	ODTH4 - 3 clocks. @3736267
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736597 Required:
	ODTH4 - 3 clocks. @3736597
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3736928 Required:
	ODTH4 - 3 clocks. @3736928
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737258 Required:
	ODTH4 - 3 clocks. @3737258
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737588 Required:
	ODTH4 - 3 clocks. @3737588
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3737917 Required:
	ODTH4 - 3 clocks. @3737917
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738246 Required:
	ODTH4 - 3 clocks. @3738246
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738576 Required:
	ODTH4 - 3 clocks. @3738576
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3738906 Required:
	ODTH4 - 3 clocks. @3738906
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739236 Required:
	ODTH4 - 3 clocks. @3739236
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739567 Required:
	ODTH4 - 3 clocks. @3739567
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3739896 Required:
	ODTH4 - 3 clocks. @3739896
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740225 Required:
	ODTH4 - 3 clocks. @3740225
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740555 Required:
	ODTH4 - 3 clocks. @3740555
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3740885 Required:
	ODTH4 - 3 clocks. @3740885
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741216 Required:
	ODTH4 - 3 clocks. @3741216
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741546 Required:
	ODTH4 - 3 clocks. @3741546
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3741876 Required:
	ODTH4 - 3 clocks. @3741876
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742205 Required:
	ODTH4 - 3 clocks. @3742205
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742534 Required:
	ODTH4 - 3 clocks. @3742534
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3742864 Required:
	ODTH4 - 3 clocks. @3742864
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743194 Required:
	ODTH4 - 3 clocks. @3743194
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743524 Required:
	ODTH4 - 3 clocks. @3743524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3743855 Required:
	ODTH4 - 3 clocks. @3743855
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744184 Required:
	ODTH4 - 3 clocks. @3744184
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3744431 Required:
	tRAS - 6 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744513 Required:
	ODTH4 - 3 clocks. @3744513
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3744843 Required:
	ODTH4 - 3 clocks. @3744843
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745173 Required:
	ODTH4 - 3 clocks. @3745173
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745504 Required:
	ODTH4 - 3 clocks. @3745504
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3745834 Required:
	ODTH4 - 3 clocks. @3745834
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746164 Required:
	ODTH4 - 3 clocks. @3746164
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746493 Required:
	ODTH4 - 3 clocks. @3746493
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3746822 Required:
	ODTH4 - 3 clocks. @3746822
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747152 Required:
	ODTH4 - 3 clocks. @3747152
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747482 Required:
	ODTH4 - 3 clocks. @3747482
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3747812 Required:
	ODTH4 - 3 clocks. @3747812
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748143 Required:
	ODTH4 - 3 clocks. @3748143
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748472 Required:
	ODTH4 - 3 clocks. @3748472
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3748801 Required:
	ODTH4 - 3 clocks. @3748801
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749131 Required:
	ODTH4 - 3 clocks. @3749131
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749461 Required:
	ODTH4 - 3 clocks. @3749461
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3749792 Required:
	ODTH4 - 3 clocks. @3749792
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750122 Required:
	ODTH4 - 3 clocks. @3750122
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750452 Required:
	ODTH4 - 3 clocks. @3750452
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3750781 Required:
	ODTH4 - 3 clocks. @3750781
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751110 Required:
	ODTH4 - 3 clocks. @3751110
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751440 Required:
	ODTH4 - 3 clocks. @3751440
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3751770 Required:
	ODTH4 - 3 clocks. @3751770
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752100 Required:
	ODTH4 - 3 clocks. @3752100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752431 Required:
	ODTH4 - 3 clocks. @3752431
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3752760 Required:
	ODTH4 - 3 clocks. @3752760
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753089 Required:
	ODTH4 - 3 clocks. @3753089
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:ODT VIOLATION: ODT 0 @3753419 Required:
	ODTH4 - 3 clocks. @3753419
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3762243
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762573
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3762904
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763234
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763563
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck.act_decode:ERROR: C:0 BG:0 B:3 must be Precharged prior to cmdACT R:b2 @3763892
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771149 Required:
	tRCD-AL - 41 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771480 Required:
	tRCD-AL - 37 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3771810 Required:
	tRCD-AL - 33 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772139 Required:
	tRCD-AL - 31 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772468 Required:
	tRCD-AL - 27 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:3 A:8 (BL:8 WL:12 RL:14) @3772798 Required:
	tRCD-AL - 21 clocks.
	tCCD_L (RD) - 1 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:3 A:0 (BL:8 WL:12 RL:14) @3788632 Required:
	tRAS - 61 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @3916611
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3917931 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @3919043
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @3919084
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @3919127
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @3919168
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @3919209
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @3919250
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @3919291
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @3919332
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @3919332
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @3919581 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4069990
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4071309 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4072422
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4072463
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4072505
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4072546
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4072587
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4072628
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4072669
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4072710
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4072710
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4072958 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4223368
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4224687 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4225801
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4225842
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4225885
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4225926
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4225967
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4226008
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4226049
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4226090
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4226090
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4226338 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4376747
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4378066 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4379178
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4379219
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4379262
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4379303
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4379344
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4379385
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4379426
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4379467
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4379467
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4379715 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4530125
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4531444 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4532557
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4532598
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4532642
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4532683
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4532724
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4532765
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4532806
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4532847
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4532847
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4533094 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4683503
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4684824 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4685935
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4685976
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4686019
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4686060
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4686101
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4686142
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4686183
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4686224
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4686224
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4686472 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @4836882
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4838201 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4839315
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4839356
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4839399
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4839440
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4839481
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4839522
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4839563
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4839604
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4839604
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4839851 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @4990260
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4991581 Required:
	tRCD-AL - 132 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @4992692
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @4992733
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @4992776
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @4992817
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @4992858
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @4992899
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @4992940
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @4992981
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @4992981
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @4993229 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5143640
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5144958 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5146072
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5146113
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5146155
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5146196
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5146237
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5146278
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5146319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5146360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5146360
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5146607 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5297017
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5298338 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5299449
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5299490
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5299533
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5299574
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5299615
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5299656
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5299697
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5299738
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5299738
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5299986 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @5450397
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5451715 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5452829
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5452870
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5452912
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5452953
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5452994
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5453035
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5453076
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5453117
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5453117
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5453364 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5603774
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5605094 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5606206
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5606247
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5606290
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5606331
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5606372
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5606413
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5606455
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5606496
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5606496
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5606744 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5757154
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5758472 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5759585
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5759626
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5759668
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5759709
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5759750
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5759791
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5759832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5759873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5759873
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5760121 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @5910531
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5911851 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @5912963
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @5913004
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @5913047
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @5913088
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @5913129
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @5913170
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @5913211
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @5913252
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @5913252
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @5913501 Required:
	tRAS - 341 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6063910
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6065229 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6066342
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6066383
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6066425
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6066466
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6066507
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6066548
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6066589
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6066630
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6066630
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6066878 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6217288
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6218607 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6219721
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6219762
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6219805
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6219846
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6219887
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6219928
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6219969
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6220010
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6220010
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6220258 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6370667
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6371986 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6373098
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6373139
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6373182
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6373223
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6373264
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6373305
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6373346
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6373387
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6373387
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6373635 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6524045
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6525364 Required:
	tRCD-AL - 135 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6526477
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6526518
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6526562
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6526603
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6526644
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6526685
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6526726
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6526767
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6526767
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6527014 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6677423
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6678744 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6679855
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6679896
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6679939
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6679980
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6680021
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6680062
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6680103
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6680144
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6680144
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6680392 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @6830802
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6832121 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6833235
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6833276
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6833319
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6833360
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6833401
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6833442
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6833483
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6833524
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6833524
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6833771 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:181 loaded:16 tRTP spec:664 loaded:664 @6984180
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6985501 Required:
	tRCD-AL - 132 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @6986612
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @6986653
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @6986696
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @6986737
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @6986778
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @6986819
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @6986860
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @6986901
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @6986901
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @6987149 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7137560
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7138878 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7139992
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7140033
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7140075
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7140116
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7140157
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7140198
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7140239
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7140280
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7140280
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7140527 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:179 loaded:16 tRTP spec:672 loaded:672 @7290937
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7292258 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7293369
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7293410
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7293453
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7293494
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7293535
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7293576
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7293617
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7293658
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7293658
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7293906 Required:
	tRAS - 345 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .VerifyMR:ERROR:SPEC_VIOLATION tWR/tRTP tWR spec:177 loaded:16 tRTP spec:680 loaded:680 @7444317
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdRD BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7445635 Required:
	tRCD-AL - 133 clocks.
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:0 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:0 dm:1 @7446749
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:0 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:1 dm:1 @7446790
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:0 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:2 dm:1 @7446832
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:0 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:3 dm:1 @7446873
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:0 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:4 dm:1 @7446914
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:0 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:5 dm:1 @7446955
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:0 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:6 dm:1 @7446996
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:0 @7447037
Model:WARNING: Reading unwritten address: C:0 BG:0 B:2 R:0 C:7 dm:1 @7447037
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdPRE BG:0 B:2 A:0 (BL:8 WL:12 RL:14) @7447284 Required:
	tRAS - 350 clocks.
run: Time (s): cpu = 00:00:49 ; elapsed = 00:00:55 . Memory (MB): peak = 3545.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'ddr4_0'...
Generating merged BMM file for the design top 'ddr4_0'...
INFO: [SIM-utils-54] Inspecting design source files for 'tb_softMC_top' in fileset 'sim_1'...
WARNING: [SIM-utils-52] IP component XML file does not exist: 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/instr_fifo/instr_fifo.xml'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_softMC_top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module short
INFO: [VRFC 10-311] analyzing module tb_softMC_top
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_t' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_t' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_t' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:323]
WARNING: [VRFC 10-3248] data object 'c0_ddr4_ck_c' is already declared [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3703] second declaration of 'c0_ddr4_ck_c' ignored [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3028] 'c0_ddr4_ck_c' was previously declared with a range [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:324]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:340]
WARNING: [VRFC 10-3380] identifier 'ADDR_WIDTH' is used before its declaration [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:950]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:1008]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv" into library xil_defaultlib
WARNING: [VRFC 10-3264] design element 'arch_package' is previously defined, ignoring this definition [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/arch_package.sv:5]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_sdram_model_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/proj_package.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module StateTable
INFO: [VRFC 10-311] analyzing module ddr4_model
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:340]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1535]
WARNING: [VRFC 10-2821] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/ddr4_model.sv:1582]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sim_1/imports/imports/interface.sv" into library xil_defaultlib
"xvhdl --incr --relax -prj tb_softMC_top_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
"xelab -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto b05a631014b24489b6600b177fa38575 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L iomodule_v3_1_6 -L fifo_generator_v13_2_5 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_softMC_top_behav xil_defaultlib.tb_softMC_top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named BM_CNT_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:572]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tPRDI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:582]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tREFI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:583]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named tZQI [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:584]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ADDR_CMD_MODE [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:585]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ORDERING [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:586]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named STARVE_LIMIT [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:587]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:589]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named ECC_TEST [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:590]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named DATA_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:592]
WARNING: [VRFC 10-2861] module 'softMC_top' does not have a parameter named PAYLOAD_WIDTH [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/tb_softMC_top.v:593]
WARNING: [VRFC 10-3091] actual bit length 17 differs from formal bit length 136 for port 'dfi_address' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:337]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 16 for port 'dfi_bank' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:338]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 8 for port 'dfi_cs_n' [C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/instr_dispatcher.v:340]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_cplx.sv" Line 855 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
WARNING: [XSIM 43-4398] File "C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/ddr4_0_2/rtl/cal/ddr4_v2_2_cal_top.sv" Line 1812 : The System Verilog Assertion  will be ignored as it appears inside another process. This assertion is not yet supported.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.arch_package
Compiling package xil_defaultlib.MemArray
Compiling package xil_defaultlib.proj_package
Compiling module xil_defaultlib.DDR4_if(CONFIGURED_DQ_BITS=16)
Compiling module xil_defaultlib.WireDelay(Delay_g=0.0,Delay_rd=0...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME3_ADV(CLKFBOUT_MULT_F=13.0,...
Compiling module xil_defaultlib.ddr4_v2_2_10_infrastructure(CLKI...
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUFDS(IBUF_LOW_PWR="FALSE")
Compiling module unisims_ver.PLLE3_ADV(CLKFBOUT_MULT=4,CLKFBO...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_pll(BACKBONE_ROU...
Compiling module unisims_ver.HPIO_VREF(VREF_CNTR="FABRIC_RANG...
Compiling module unisims_ver.IOBUFE3_default
Compiling module unisims_ver.IOBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob_byte(IOBTYPE...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_iob(BYTES=10,IOB...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_fifo_sv(DEPTH=16...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_bitslice_behav(t...
Compiling module xil_defaultlib.ddr4_phy_v2_2_0_xiphy_behav(tCK=...
Compiling module xil_defaultlib.ddr4_0_phy_ddr4_default
Compiling module xil_defaultlib.ddr4_0_phy
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_debug_microblaz...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx_data(DBYTE...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_cplx(DBYTES=8,A...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_mc_odt(ODTWR=16...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_addr_decode(MEM...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_config_rom(MEM0...
Compiling module xil_defaultlib.ddr4_v2_2_10_chipscope_xsdb_slav...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=16)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=9)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_arbiter
Compiling module xil_defaultlib.ddr4_v2_2_10_bram_tdp(INIT=2304'...
Compiling module xil_defaultlib.ddr4_v2_2_10_cfg_mem_mod(SIZE=36...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_xsdb_bram(SPREA...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal(ABITS=17,BGBITS...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_rd_en(RL=32'b01...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_read(DBYTES=8,R...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_bit
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_wr_byte_default
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_write(DBYTES=8,...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_pi(DBYTES=8,RL=...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_top(ABITS=17,BG...
Compiling module unisims_ver.VCC
Compiling module unisims_ver.GND
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.FDR
Compiling module unisims_ver.FDSE_default
Compiling module unisims_ver.FDS
Compiling module unisims_ver.FD
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module unisims_ver.FD(INIT=1'b1)
Compiling module unisims_ver.RAM32X1D
Compiling module unisims_ver.FDE
Compiling module unisims_ver.LUT6_2
Compiling module unisims_ver.MUXCY
Compiling module unisims_ver.MUXCY_L
Compiling module unisims_ver.XORCY
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.MULT_AND
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.MUXF5
Compiling module unisims_ver.SRL16E_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDSE(INIT=1'b0)
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.INV
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=2,READ_WID...
Compiling module unisims_ver.RAMB36(READ_WIDTH_A=2,READ_WIDTH...
Compiling module xil_defaultlib.microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_microblaze_mcs
Compiling module xil_defaultlib.ddr4_0_ddr4_cal_riu(TCQ=100.0)
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=1,TC...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=32,T...
Compiling module xil_defaultlib.ddr4_v2_2_10_cal_sync(WIDTH=20,T...
Compiling module xil_defaultlib.ddr4_0_ddr4_default
Compiling module xil_defaultlib.ddr4_0
Compiling module xil_defaultlib.maint_ctrl(tCK=1071)
Compiling module xil_defaultlib.periodic_rd_ctrl(tCK=1071)
Compiling module xil_defaultlib.zq_calib_ctrl_default
Compiling module xil_defaultlib.autoref_ctrl
Compiling module xil_defaultlib.maint_ctrl_top(tCK=1071)
Compiling module xil_defaultlib.maint_handler
Compiling module xil_defaultlib.autoref_config
Compiling module xil_defaultlib.instr_receiver
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.instr_fifo
Compiling module xil_defaultlib.pipe_reg(WIDTH=32)
Compiling module xil_defaultlib.instr_decoder(ROW_WIDTH=17,BANK_...
Compiling module xil_defaultlib.instr_dispatcher(ROW_WIDTH=17,BA...
Compiling module xil_defaultlib.iseq_dispatcher(ROW_WIDTH=17,BAN...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_s...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_bhv_ver_p...
Compiling module fifo_generator_v13_2_5.fifo_generator_v13_2_5_CONV_VER(...
Compiling module fifo_generator_v13_2_5.fifo_generator_vlog_beh(C_COMMON...
Compiling module xil_defaultlib.rdback_fifo
Compiling module xil_defaultlib.read_capturer
Compiling module xil_defaultlib.softMC(tCK=1071,ROW_WIDTH=17,BAN...
Compiling module xil_defaultlib.softMC_top(tCK=1071,REFCLK_FREQ=...
Compiling module xil_defaultlib.short
Compiling module xil_defaultlib.tb_softMC_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_softMC_top_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 3567.215 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_softMC_top_behav -key {Behavioral:sim_1:Functional:tb_softMC_top} -tclbatch {tb_softMC_top.tcl} -protoinst "protoinst_files/bd_9054.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_9054.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/bd_9054.protoinst for the following reason(s):
There are no instances of module "bd_9054" in the design.

Time resolution is 1 ps
source tb_softMC_top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
Calibration Done
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 3582.816 ; gain = 15.602
xsim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 3582.816 ; gain = 15.602
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_softMC_top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:46 . Memory (MB): peak = 3582.816 ; gain = 15.602
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_softMC_top/uut/u_ddr4_0}} 
current_wave_config {Untitled 17}
Untitled 17
add_wave {{/tb_softMC_top/uut/i_softmc}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
restart: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3582.855 ; gain = 0.000
run all
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model :Configured as x16 8G stack:1
Loading timesets for 'tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .LoadTiming' @0
	Loaded timeset:TS_1875
	Loaded timeset:TS_1500
	Loaded timeset:TS_1250
	Loaded timeset:TS_1072
	Loaded timeset:TS_938
	Loaded timeset:TS_833
	Loaded timeset:TS_750
	Loaded timeset:TS_682
	Loaded timeset:TS_625
Model based on DDR4 DDS version 0.999 6/06/2014 (build data 5/06/2016)
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model :Configured as x16 8G stack:1
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[0].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[1].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[4].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[5].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[6].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[7].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[8].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Info: [Unisim HPIO_VREF-1] Fabric Tune Value changed to 0100111. Instance: tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr_iob.\genByte[9].u_ddr_iob_byte .\genblk1.genVref.u_hpio_vref 
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (329.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim MMCME3_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_ddr4_infrastructure.\gen_mmcme3.u_mmcme_adv_inst  
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[0].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[1].gen_plle3.PLLE3_BASE_INST_OTHER .
Warning: [Unisim PLLE3_ADV-10] input CLKIN period (330.000000) and attribute CLKIN_PERIOD (4.284000) are not same. Instance tb_softMC_top.uut.u_ddr4_0.inst.u_mig_ddr4_phy.inst.u_ddr4_phy_pll.\plle_loop[2].gen_plle3.PLLE3_BASE_INST_OTHER .
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @408779
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @410100
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @411418
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @412737
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @414058
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @415376
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: tXPR @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:Initialization complete @416696
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[0].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[1].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[2].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
tb_softMC_top.\mem_model_x16.mem.memModels_Ri2[0].memModel2[3].ddr4_model .always_diff_ck.if_diff_ck:VIOLATION: cmdZQ BG:0 B:0 A:724 (BL:8 WL:12 RL:14) @419334 Required:
	tMOD + PL + CAL - 188 clocks.
	tMOD - 188 clocks.
Calibration Done
