// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_compute_mask (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        u_0_address0,
        u_0_ce0,
        u_0_q0,
        u_1_address0,
        u_1_ce0,
        u_1_q0,
        V_0_address0,
        V_0_ce0,
        V_0_q0,
        V_1_address0,
        V_1_ce0,
        V_1_q0,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_pp0_stage0 = 4'd2;
parameter    ap_ST_fsm_state4 = 4'd4;
parameter    ap_ST_fsm_state5 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [17:0] u_0_address0;
output   u_0_ce0;
input  [0:0] u_0_q0;
output  [17:0] u_1_address0;
output   u_1_ce0;
input  [0:0] u_1_q0;
output  [17:0] V_0_address0;
output   V_0_ce0;
input  [127:0] V_0_q0;
output  [17:0] V_1_address0;
output   V_1_ce0;
input  [127:0] V_1_q0;
output  [127:0] ap_return_0;
output  [127:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[127:0] ap_return_0;
reg[127:0] ap_return_1;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [8:0] i_13_reg_254;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_pp0_stage0_11001;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln76_fu_160_p2;
reg    ap_condition_pp0_exit_iter0_state2;
reg    ap_enable_reg_pp0_iter1;
reg   [8:0] ur_address0;
reg    ur_ce0;
wire   [127:0] ur_q0;
reg   [8:0] Vr_address0;
reg    Vr_ce0;
wire   [127:0] Vr_q0;
wire    grp_combineVOLEs_fu_142_ap_start;
wire    grp_combineVOLEs_fu_142_ap_done;
wire    grp_combineVOLEs_fu_142_ap_idle;
wire    grp_combineVOLEs_fu_142_ap_ready;
wire   [8:0] grp_combineVOLEs_fu_142_vals_address0;
wire    grp_combineVOLEs_fu_142_vals_ce0;
wire   [127:0] grp_combineVOLEs_fu_142_ap_return;
wire    grp_combineVOLEs_fu_147_ap_start;
wire    grp_combineVOLEs_fu_147_ap_done;
wire    grp_combineVOLEs_fu_147_ap_idle;
wire    grp_combineVOLEs_fu_147_ap_ready;
wire   [8:0] grp_combineVOLEs_fu_147_vals_address0;
wire    grp_combineVOLEs_fu_147_vals_ce0;
wire   [127:0] grp_combineVOLEs_fu_147_ap_return;
reg    grp_combineVOLEs_fu_142_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg    grp_combineVOLEs_fu_147_ap_start_reg;
wire   [63:0] zext_ln78_1_fu_192_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln76_fu_205_p1;
reg   [8:0] i_fu_54;
wire   [8:0] add_ln76_fu_166_p2;
reg    u_0_ce0_local;
reg    u_1_ce0_local;
reg    V_0_ce0_local;
reg    V_1_ce0_local;
reg    ur_we0_local;
wire   [127:0] zext_ln78_fu_221_p1;
reg    ur_ce0_local;
reg    Vr_we0_local;
wire   [127:0] select_ln79_fu_226_p3;
reg    Vr_ce0_local;
wire   [15:0] zext_ln76_1_fu_172_p1;
wire   [15:0] add_ln78_fu_176_p2;
wire   [14:0] lshr_ln_fu_182_p4;
wire   [0:0] trunc_ln76_fu_210_p1;
wire   [0:0] select_ln78_fu_213_p3;
reg   [127:0] ap_return_0_preg;
reg    ap_block_state5_on_subcall_done;
reg   [127:0] ap_return_1_preg;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 grp_combineVOLEs_fu_142_ap_start_reg = 1'b0;
#0 grp_combineVOLEs_fu_147_ap_start_reg = 1'b0;
#0 i_fu_54 = 9'd0;
#0 ap_return_0_preg = 128'd0;
#0 ap_return_1_preg = 128'd0;
end

GenerateProof_compute_mask_ur_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
ur_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(ur_address0),
    .ce0(ur_ce0),
    .we0(ur_we0_local),
    .d0(zext_ln78_fu_221_p1),
    .q0(ur_q0)
);

GenerateProof_compute_mask_ur_RAM_AUTO_1R1W #(
    .DataWidth( 128 ),
    .AddressRange( 272 ),
    .AddressWidth( 9 ))
Vr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(Vr_address0),
    .ce0(Vr_ce0),
    .we0(Vr_we0_local),
    .d0(select_ln79_fu_226_p3),
    .q0(Vr_q0)
);

GenerateProof_combineVOLEs grp_combineVOLEs_fu_142(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_combineVOLEs_fu_142_ap_start),
    .ap_done(grp_combineVOLEs_fu_142_ap_done),
    .ap_idle(grp_combineVOLEs_fu_142_ap_idle),
    .ap_ready(grp_combineVOLEs_fu_142_ap_ready),
    .vals_address0(grp_combineVOLEs_fu_142_vals_address0),
    .vals_ce0(grp_combineVOLEs_fu_142_vals_ce0),
    .vals_q0(ur_q0),
    .ap_return(grp_combineVOLEs_fu_142_ap_return)
);

GenerateProof_combineVOLEs grp_combineVOLEs_fu_147(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_combineVOLEs_fu_147_ap_start),
    .ap_done(grp_combineVOLEs_fu_147_ap_done),
    .ap_idle(grp_combineVOLEs_fu_147_ap_idle),
    .ap_ready(grp_combineVOLEs_fu_147_ap_ready),
    .vals_address0(grp_combineVOLEs_fu_147_vals_address0),
    .vals_ce0(grp_combineVOLEs_fu_147_vals_ce0),
    .vals_q0(Vr_q0),
    .ap_return(grp_combineVOLEs_fu_147_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state2))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state2);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 128'd0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_return_0_preg <= grp_combineVOLEs_fu_142_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 128'd0;
    end else begin
        if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
            ap_return_1_preg <= grp_combineVOLEs_fu_147_ap_return;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_combineVOLEs_fu_142_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_combineVOLEs_fu_142_ap_start_reg <= 1'b1;
        end else if ((grp_combineVOLEs_fu_142_ap_ready == 1'b1)) begin
            grp_combineVOLEs_fu_142_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_combineVOLEs_fu_147_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_combineVOLEs_fu_147_ap_start_reg <= 1'b1;
        end else if ((grp_combineVOLEs_fu_147_ap_ready == 1'b1)) begin
            grp_combineVOLEs_fu_147_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_fu_54 <= 9'd0;
    end else if (((icmp_ln76_fu_160_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_fu_54 <= add_ln76_fu_166_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_13_reg_254 <= i_fu_54;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        V_0_ce0_local = 1'b1;
    end else begin
        V_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        V_1_ce0_local = 1'b1;
    end else begin
        V_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Vr_address0 = grp_combineVOLEs_fu_147_vals_address0;
    end else begin
        Vr_address0 = zext_ln76_fu_205_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        Vr_ce0 = grp_combineVOLEs_fu_147_vals_ce0;
    end else begin
        Vr_ce0 = Vr_ce0_local;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Vr_ce0_local = 1'b1;
    end else begin
        Vr_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Vr_we0_local = 1'b1;
    end else begin
        Vr_we0_local = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_on_subcall_done)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln76_fu_160_p2 == 1'd1)) begin
        ap_condition_pp0_exit_iter0_state2 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state2 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_return_0 = grp_combineVOLEs_fu_142_ap_return;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
        ap_return_1 = grp_combineVOLEs_fu_147_ap_return;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_0_ce0_local = 1'b1;
    end else begin
        u_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_1_ce0_local = 1'b1;
    end else begin
        u_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ur_address0 = grp_combineVOLEs_fu_142_vals_address0;
    end else begin
        ur_address0 = zext_ln76_fu_205_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ur_ce0 = grp_combineVOLEs_fu_142_vals_ce0;
    end else begin
        ur_ce0 = ur_ce0_local;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ur_ce0_local = 1'b1;
    end else begin
        ur_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ur_we0_local = 1'b1;
    end else begin
        ur_we0_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln76_fu_160_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) & ~((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((icmp_ln76_fu_160_p2 == 1'd1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (ap_enable_reg_pp0_iter0 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b0 == ap_block_state5_on_subcall_done) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign V_0_address0 = zext_ln78_1_fu_192_p1;

assign V_0_ce0 = V_0_ce0_local;

assign V_1_address0 = zext_ln78_1_fu_192_p1;

assign V_1_ce0 = V_1_ce0_local;

assign add_ln76_fu_166_p2 = (i_fu_54 + 9'd1);

assign add_ln78_fu_176_p2 = ($signed(zext_ln76_1_fu_172_p1) + $signed(16'd40001));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_on_subcall_done = ((grp_combineVOLEs_fu_147_ap_done == 1'b0) | (grp_combineVOLEs_fu_142_ap_done == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign grp_combineVOLEs_fu_142_ap_start = grp_combineVOLEs_fu_142_ap_start_reg;

assign grp_combineVOLEs_fu_147_ap_start = grp_combineVOLEs_fu_147_ap_start_reg;

assign icmp_ln76_fu_160_p2 = ((i_fu_54 == 9'd272) ? 1'b1 : 1'b0);

assign lshr_ln_fu_182_p4 = {{add_ln78_fu_176_p2[15:1]}};

assign select_ln78_fu_213_p3 = ((trunc_ln76_fu_210_p1[0:0] == 1'b1) ? u_0_q0 : u_1_q0);

assign select_ln79_fu_226_p3 = ((trunc_ln76_fu_210_p1[0:0] == 1'b1) ? V_0_q0 : V_1_q0);

assign trunc_ln76_fu_210_p1 = i_13_reg_254[0:0];

assign u_0_address0 = zext_ln78_1_fu_192_p1;

assign u_0_ce0 = u_0_ce0_local;

assign u_1_address0 = zext_ln78_1_fu_192_p1;

assign u_1_ce0 = u_1_ce0_local;

assign zext_ln76_1_fu_172_p1 = i_fu_54;

assign zext_ln76_fu_205_p1 = i_13_reg_254;

assign zext_ln78_1_fu_192_p1 = lshr_ln_fu_182_p4;

assign zext_ln78_fu_221_p1 = select_ln78_fu_213_p3;

endmodule //GenerateProof_compute_mask
