# Note: This file is produced automatically, and will be overwritten the next
# time you press "Generate" in System Generator. 
#


namespace eval ::xilinx::dsp::planaheaddriver {
	set Compilation {IP Catalog}
	set CompilationFlow {IP}
	set CreateInterfaceDocument {off}
	set DSPDevice {xcvu37p}
	set DSPFamily {virtexuplusHBM}
	set DSPPackage {fsvh2892}
	set DSPSpeed {-2-e}
	set FPGAClockPeriod 5
	set GenerateTestBench 0
	set HDLLanguage {vhdl}
	set IPOOCCacheRootPath {/home/jackh/.Xilinx/Sysgen/SysgenVivado/lnx64.o/ip}
	set IP_Auto_Infer {1}
	set IP_Categories_Text {System_Generator_for_DSP}
	set IP_Common_Repos {0}
	set IP_Description {}
	set IP_Dir {}
	set IP_Library_Text {SysGen}
	set IP_LifeCycle_Menu {2}
	set IP_Logo {sysgen_icon_100.png}
	set IP_Name {}
	set IP_Revision {264009845}
	set IP_Socket_IP {0}
	set IP_Socket_IP_Proj_Path {}
	set IP_Vendor_Text {User_Company}
	set IP_Version_Text {1.0}
	set ImplStrategyName {Vivado Implementation Defaults}
	set PostProjectCreationProc {dsp_package_for_vivado_ip_integrator}
	set Project {pfb_fir_256c_16i_8b_core}
	set ProjectFiles {
		{{conv_pkg.vhd} -lib {xil_defaultlib}}
		{{synth_reg.vhd} -lib {xil_defaultlib}}
		{{synth_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{srl17e.vhd} -lib {xil_defaultlib}}
		{{srl33e.vhd} -lib {xil_defaultlib}}
		{{synth_reg_reg.vhd} -lib {xil_defaultlib}}
		{{single_reg_w_init.vhd} -lib {xil_defaultlib}}
		{{xlclockdriver_rd.vhd} -lib {xil_defaultlib}}
		{{vivado_ip.tcl}}
		{{xpm_b1c84a_vivado.mem}}
		{{xpm_1b5413_vivado.mem}}
		{{xpm_8d3422_vivado.mem}}
		{{xpm_383e96_vivado.mem}}
		{{xpm_32569e_vivado.mem}}
		{{xpm_5cec4f_vivado.mem}}
		{{xpm_0ddc3d_vivado.mem}}
		{{xpm_fd341c_vivado.mem}}
		{{xpm_0bde1c_vivado.mem}}
		{{xpm_2d9e2a_vivado.mem}}
		{{xpm_09f55d_vivado.mem}}
		{{xpm_b04824_vivado.mem}}
		{{xpm_08bfe5_vivado.mem}}
		{{xpm_36944f_vivado.mem}}
		{{xpm_30b71b_vivado.mem}}
		{{xpm_11ce05_vivado.mem}}
		{{xpm_55c69a_vivado.mem}}
		{{xpm_a89eaa_vivado.mem}}
		{{xpm_80f6f1_vivado.mem}}
		{{xpm_a6c7db_vivado.mem}}
		{{xpm_2963ac_vivado.mem}}
		{{xpm_9451c5_vivado.mem}}
		{{xpm_603a89_vivado.mem}}
		{{xpm_170408_vivado.mem}}
		{{xpm_42173a_vivado.mem}}
		{{xpm_63cd24_vivado.mem}}
		{{xpm_bae2d2_vivado.mem}}
		{{xpm_124a7a_vivado.mem}}
		{{xpm_05c091_vivado.mem}}
		{{xpm_df3891_vivado.mem}}
		{{xpm_19d739_vivado.mem}}
		{{xpm_4d48c2_vivado.mem}}
		{{xpm_4051df_vivado.mem}}
		{{xpm_a04393_vivado.mem}}
		{{xpm_0a7b32_vivado.mem}}
		{{xpm_9d16b2_vivado.mem}}
		{{xpm_479fc0_vivado.mem}}
		{{xpm_7dc93d_vivado.mem}}
		{{xpm_d1fb8f_vivado.mem}}
		{{xpm_1995e4_vivado.mem}}
		{{xpm_28f8fc_vivado.mem}}
		{{xpm_b5d988_vivado.mem}}
		{{xpm_867d31_vivado.mem}}
		{{xpm_0b6aa0_vivado.mem}}
		{{xpm_c0e043_vivado.mem}}
		{{xpm_520a7c_vivado.mem}}
		{{xpm_82dc70_vivado.mem}}
		{{xpm_9c4a48_vivado.mem}}
		{{xpm_efa7c8_vivado.mem}}
		{{xpm_e0bca9_vivado.mem}}
		{{xpm_e01bfb_vivado.mem}}
		{{xpm_7c96c0_vivado.mem}}
		{{xpm_8cd560_vivado.mem}}
		{{xpm_58060f_vivado.mem}}
		{{xpm_3af334_vivado.mem}}
		{{xpm_65df9d_vivado.mem}}
		{{xpm_ab316a_vivado.mem}}
		{{xpm_6ba35a_vivado.mem}}
		{{xpm_8c5c9e_vivado.mem}}
		{{xpm_ddcca3_vivado.mem}}
		{{xpm_e0253f_vivado.mem}}
		{{xpm_77a0b4_vivado.mem}}
		{{xpm_2d9591_vivado.mem}}
		{{xpm_132106_vivado.mem}}
		{{xpm_71161b_vivado.mem}}
		{{xpm_ca6d92_vivado.mem}}
		{{xpm_1c8d65_vivado.mem}}
		{{xpm_bc9d58_vivado.mem}}
		{{xpm_730828_vivado.mem}}
		{{xpm_da6d4a_vivado.mem}}
		{{xpm_1a1bd1_vivado.mem}}
		{{xpm_41ae99_vivado.mem}}
		{{xpm_cfb61b_vivado.mem}}
		{{xpm_42951f_vivado.mem}}
		{{xpm_43595c_vivado.mem}}
		{{xpm_7d07e5_vivado.mem}}
		{{xpm_8376e0_vivado.mem}}
		{{xpm_23df68_vivado.mem}}
		{{xpm_bc22ed_vivado.mem}}
		{{xpm_a9e075_vivado.mem}}
		{{xpm_762a18_vivado.mem}}
		{{xpm_eda9ac_vivado.mem}}
		{{xpm_42af70_vivado.mem}}
		{{xpm_bcaa2f_vivado.mem}}
		{{xpm_b815dc_vivado.mem}}
		{{xpm_0ae16a_vivado.mem}}
		{{xpm_1f3733_vivado.mem}}
		{{xpm_fc6714_vivado.mem}}
		{{xpm_00368c_vivado.mem}}
		{{xpm_cc25d1_vivado.mem}}
		{{xpm_abff86_vivado.mem}}
		{{xpm_08529b_vivado.mem}}
		{{xpm_a74ab8_vivado.mem}}
		{{xpm_b37ba5_vivado.mem}}
		{{xpm_80e896_vivado.mem}}
		{{xpm_c8a695_vivado.mem}}
		{{xpm_0e252e_vivado.mem}}
		{{xpm_3813ae_vivado.mem}}
		{{xpm_13f3b5_vivado.mem}}
		{{xpm_ece8ff_vivado.mem}}
		{{xpm_d041a9_vivado.mem}}
		{{xpm_945f03_vivado.mem}}
		{{xpm_71ba8c_vivado.mem}}
		{{xpm_cdba10_vivado.mem}}
		{{xpm_26bc91_vivado.mem}}
		{{xpm_c56397_vivado.mem}}
		{{xpm_44724f_vivado.mem}}
		{{xpm_383dd9_vivado.mem}}
		{{xpm_05f816_vivado.mem}}
		{{xpm_d63a73_vivado.mem}}
		{{xpm_f20526_vivado.mem}}
		{{xpm_db5aaf_vivado.mem}}
		{{xpm_82c3c7_vivado.mem}}
		{{xpm_e9957b_vivado.mem}}
		{{xpm_287900_vivado.mem}}
		{{xpm_c475c0_vivado.mem}}
		{{xpm_7017f8_vivado.mem}}
		{{xpm_d2b9bb_vivado.mem}}
		{{xpm_142b13_vivado.mem}}
		{{xpm_f50a36_vivado.mem}}
		{{xpm_6db6a8_vivado.mem}}
		{{xpm_6530f1_vivado.mem}}
		{{xpm_84b09c_vivado.mem}}
		{{xpm_5a22a1_vivado.mem}}
		{{xpm_4d73c9_vivado.mem}}
		{{xpm_4e713d_vivado.mem}}
		{{xpm_c78b40_vivado.mem}}
		{{xpm_2e290f_vivado.mem}}
		{{xpm_ef8195_vivado.mem}}
		{{pfb_fir_256c_16i_8b_core_entity_declarations.vhd} -lib {xil_defaultlib}}
		{{pfb_fir_256c_16i_8b_core.vhd} -lib {xil_defaultlib}}
		{{pfb_fir_256c_16i_8b_core_clock.xdc}}
		{{pfb_fir_256c_16i_8b_core.xdc}}
	}
	set SimPeriod 1
	set SimTime 10
	set SimulationTime {255.00000000 ns}
	set SynthStrategyName {Vivado Synthesis Defaults}
	set SynthesisTool {Vivado}
	set TargetDir {/home/jackh/src/vla-dev/dsp/pfb_fir_256c_16i_8b_core}
	set TopLevelModule {pfb_fir_256c_16i_8b_core}
	set TopLevelSimulinkHandle 74190
	set VHDLLib {xil_defaultlib}
	set TopLevelPortInterface {}
	dict set TopLevelPortInterface sync Name {sync}
	dict set TopLevelPortInterface sync Type UFix_32_0
	dict set TopLevelPortInterface sync ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync BinaryPoint 0
	dict set TopLevelPortInterface sync Width 32
	dict set TopLevelPortInterface sync DatFile {pfb_fir_256c_16i_8b_core_sync.dat}
	dict set TopLevelPortInterface sync IconText {sync}
	dict set TopLevelPortInterface sync Direction in
	dict set TopLevelPortInterface sync Period 1
	dict set TopLevelPortInterface sync Interface 0
	dict set TopLevelPortInterface sync InterfaceName {}
	dict set TopLevelPortInterface sync InterfaceString {DATA}
	dict set TopLevelPortInterface sync ClockDomain {pfb_fir_256c_16i_8b_core}
	dict set TopLevelPortInterface sync Locs {}
	dict set TopLevelPortInterface sync IOStandard {}
	dict set TopLevelPortInterface pol_in Name {pol_in}
	dict set TopLevelPortInterface pol_in Type UFix_128_0
	dict set TopLevelPortInterface pol_in ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_in BinaryPoint 0
	dict set TopLevelPortInterface pol_in Width 128
	dict set TopLevelPortInterface pol_in DatFile {pfb_fir_256c_16i_8b_core_pol_in.dat}
	dict set TopLevelPortInterface pol_in IconText {pol_in}
	dict set TopLevelPortInterface pol_in Direction in
	dict set TopLevelPortInterface pol_in Period 1
	dict set TopLevelPortInterface pol_in Interface 0
	dict set TopLevelPortInterface pol_in InterfaceName {}
	dict set TopLevelPortInterface pol_in InterfaceString {DATA}
	dict set TopLevelPortInterface pol_in ClockDomain {pfb_fir_256c_16i_8b_core}
	dict set TopLevelPortInterface pol_in Locs {}
	dict set TopLevelPortInterface pol_in IOStandard {}
	dict set TopLevelPortInterface pol_out Name {pol_out}
	dict set TopLevelPortInterface pol_out Type UFix_288_0
	dict set TopLevelPortInterface pol_out ArithmeticType xlUnsigned
	dict set TopLevelPortInterface pol_out BinaryPoint 0
	dict set TopLevelPortInterface pol_out Width 288
	dict set TopLevelPortInterface pol_out DatFile {pfb_fir_256c_16i_8b_core_pol_out.dat}
	dict set TopLevelPortInterface pol_out IconText {pol_out}
	dict set TopLevelPortInterface pol_out Direction out
	dict set TopLevelPortInterface pol_out Period 1
	dict set TopLevelPortInterface pol_out Interface 0
	dict set TopLevelPortInterface pol_out InterfaceName {}
	dict set TopLevelPortInterface pol_out InterfaceString {DATA}
	dict set TopLevelPortInterface pol_out ClockDomain {pfb_fir_256c_16i_8b_core}
	dict set TopLevelPortInterface pol_out Locs {}
	dict set TopLevelPortInterface pol_out IOStandard {}
	dict set TopLevelPortInterface sync_out Name {sync_out}
	dict set TopLevelPortInterface sync_out Type Bool
	dict set TopLevelPortInterface sync_out ArithmeticType xlUnsigned
	dict set TopLevelPortInterface sync_out BinaryPoint 0
	dict set TopLevelPortInterface sync_out Width 1
	dict set TopLevelPortInterface sync_out DatFile {pfb_fir_256c_16i_8b_core_sync_out.dat}
	dict set TopLevelPortInterface sync_out IconText {sync_out}
	dict set TopLevelPortInterface sync_out Direction out
	dict set TopLevelPortInterface sync_out Period 1
	dict set TopLevelPortInterface sync_out Interface 0
	dict set TopLevelPortInterface sync_out InterfaceName {}
	dict set TopLevelPortInterface sync_out InterfaceString {DATA}
	dict set TopLevelPortInterface sync_out ClockDomain {pfb_fir_256c_16i_8b_core}
	dict set TopLevelPortInterface sync_out Locs {}
	dict set TopLevelPortInterface sync_out IOStandard {}
	dict set TopLevelPortInterface clk Name {clk}
	dict set TopLevelPortInterface clk Type -
	dict set TopLevelPortInterface clk ArithmeticType xlUnsigned
	dict set TopLevelPortInterface clk BinaryPoint 0
	dict set TopLevelPortInterface clk Width 1
	dict set TopLevelPortInterface clk DatFile {}
	dict set TopLevelPortInterface clk Direction in
	dict set TopLevelPortInterface clk Period 1
	dict set TopLevelPortInterface clk Interface 6
	dict set TopLevelPortInterface clk InterfaceName {}
	dict set TopLevelPortInterface clk InterfaceString {CLOCK}
	dict set TopLevelPortInterface clk ClockDomain {pfb_fir_256c_16i_8b_core}
	dict set TopLevelPortInterface clk Locs {}
	dict set TopLevelPortInterface clk IOStandard {}
	dict set TopLevelPortInterface clk AssociatedInterfaces {}
	dict set TopLevelPortInterface clk AssociatedResets {}
	set MemoryMappedPort {}
}

source SgPaProject.tcl
::xilinx::dsp::planaheadworker::dsp_create_project