

================================================================
== Vitis HLS Report for 'compute_tile_Pipeline_Conv1_ky'
================================================================
* Date:           Sun Oct 26 20:30:58 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       36|       36|  0.360 us|  0.360 us|   36|   36|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Conv1_ky  |       34|       34|        11|          3|          3|     9|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 3, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%add51242_i_i = alloca i32 1"   --->   Operation 14 'alloca' 'add51242_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%add51_1243_i_i = alloca i32 1"   --->   Operation 15 'alloca' 'add51_1243_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%add51_2244_i_i = alloca i32 1"   --->   Operation 16 'alloca' 'add51_2244_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%add51_3245_i_i = alloca i32 1"   --->   Operation 17 'alloca' 'add51_3245_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%add51_4246_i_i = alloca i32 1"   --->   Operation 18 'alloca' 'add51_4246_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%add51_5247_i_i = alloca i32 1"   --->   Operation 19 'alloca' 'add51_5247_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%add51_6248_i_i = alloca i32 1"   --->   Operation 20 'alloca' 'add51_6248_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add51_7249_i_i = alloca i32 1"   --->   Operation 21 'alloca' 'add51_7249_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%add51_8250_i_i = alloca i32 1"   --->   Operation 22 'alloca' 'add51_8250_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%ky = alloca i32 1"   --->   Operation 23 'alloca' 'ky' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_247_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_247_i_i"   --->   Operation 27 'read' 'tmp_247_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_246_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_246_i_i"   --->   Operation 28 'read' 'tmp_246_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_273_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_273_i_i"   --->   Operation 29 'read' 'tmp_273_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_272_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_272_i_i"   --->   Operation 30 'read' 'tmp_272_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_271_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_271_i_i"   --->   Operation 31 'read' 'tmp_271_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_270_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_270_i_i"   --->   Operation 32 'read' 'tmp_270_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_269_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_269_i_i"   --->   Operation 33 'read' 'tmp_269_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_268_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_268_i_i"   --->   Operation 34 'read' 'tmp_268_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_267_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_267_i_i"   --->   Operation 35 'read' 'tmp_267_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_266_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_266_i_i"   --->   Operation 36 'read' 'tmp_266_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_265_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_265_i_i"   --->   Operation 37 'read' 'tmp_265_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_264_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_264_i_i"   --->   Operation 38 'read' 'tmp_264_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_263_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_263_i_i"   --->   Operation 39 'read' 'tmp_263_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_262_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_262_i_i"   --->   Operation 40 'read' 'tmp_262_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_261_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_261_i_i"   --->   Operation 41 'read' 'tmp_261_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_260_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_260_i_i"   --->   Operation 42 'read' 'tmp_260_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_259_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_259_i_i"   --->   Operation 43 'read' 'tmp_259_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_258_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_258_i_i"   --->   Operation 44 'read' 'tmp_258_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_257_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_257_i_i"   --->   Operation 45 'read' 'tmp_257_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_256_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_256_i_i"   --->   Operation 46 'read' 'tmp_256_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_255_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_255_i_i"   --->   Operation 47 'read' 'tmp_255_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_254_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_254_i_i"   --->   Operation 48 'read' 'tmp_254_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_253_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_253_i_i"   --->   Operation 49 'read' 'tmp_253_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_252_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_252_i_i"   --->   Operation 50 'read' 'tmp_252_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_251_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_251_i_i"   --->   Operation 51 'read' 'tmp_251_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_250_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_250_i_i"   --->   Operation 52 'read' 'tmp_250_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_249_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_249_i_i"   --->   Operation 53 'read' 'tmp_249_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_248_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_248_i_i"   --->   Operation 54 'read' 'tmp_248_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_219_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_219_i_i"   --->   Operation 55 'read' 'tmp_219_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_218_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_218_i_i"   --->   Operation 56 'read' 'tmp_218_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_245_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_245_i_i"   --->   Operation 57 'read' 'tmp_245_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_244_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_244_i_i"   --->   Operation 58 'read' 'tmp_244_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_243_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_243_i_i"   --->   Operation 59 'read' 'tmp_243_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_242_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_242_i_i"   --->   Operation 60 'read' 'tmp_242_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_241_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_241_i_i"   --->   Operation 61 'read' 'tmp_241_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_240_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_240_i_i"   --->   Operation 62 'read' 'tmp_240_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_239_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_239_i_i"   --->   Operation 63 'read' 'tmp_239_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_238_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_238_i_i"   --->   Operation 64 'read' 'tmp_238_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_237_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_237_i_i"   --->   Operation 65 'read' 'tmp_237_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_236_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_236_i_i"   --->   Operation 66 'read' 'tmp_236_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_235_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_235_i_i"   --->   Operation 67 'read' 'tmp_235_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_234_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_234_i_i"   --->   Operation 68 'read' 'tmp_234_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_233_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_233_i_i"   --->   Operation 69 'read' 'tmp_233_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_232_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_232_i_i"   --->   Operation 70 'read' 'tmp_232_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_231_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_231_i_i"   --->   Operation 71 'read' 'tmp_231_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_230_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_230_i_i"   --->   Operation 72 'read' 'tmp_230_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_229_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_229_i_i"   --->   Operation 73 'read' 'tmp_229_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_228_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_228_i_i"   --->   Operation 74 'read' 'tmp_228_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_227_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_227_i_i"   --->   Operation 75 'read' 'tmp_227_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_226_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_226_i_i"   --->   Operation 76 'read' 'tmp_226_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_225_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_225_i_i"   --->   Operation 77 'read' 'tmp_225_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_224_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_224_i_i"   --->   Operation 78 'read' 'tmp_224_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_223_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_223_i_i"   --->   Operation 79 'read' 'tmp_223_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_222_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_222_i_i"   --->   Operation 80 'read' 'tmp_222_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_221_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_221_i_i"   --->   Operation 81 'read' 'tmp_221_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_220_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_220_i_i"   --->   Operation 82 'read' 'tmp_220_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_191_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_191_i_i"   --->   Operation 83 'read' 'tmp_191_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_190_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_190_i_i"   --->   Operation 84 'read' 'tmp_190_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_217_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_217_i_i"   --->   Operation 85 'read' 'tmp_217_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_216_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_216_i_i"   --->   Operation 86 'read' 'tmp_216_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_215_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_215_i_i"   --->   Operation 87 'read' 'tmp_215_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_214_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_214_i_i"   --->   Operation 88 'read' 'tmp_214_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_213_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_213_i_i"   --->   Operation 89 'read' 'tmp_213_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_212_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_212_i_i"   --->   Operation 90 'read' 'tmp_212_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_211_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_211_i_i"   --->   Operation 91 'read' 'tmp_211_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_210_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_210_i_i"   --->   Operation 92 'read' 'tmp_210_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_209_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_209_i_i"   --->   Operation 93 'read' 'tmp_209_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_208_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_208_i_i"   --->   Operation 94 'read' 'tmp_208_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_207_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_207_i_i"   --->   Operation 95 'read' 'tmp_207_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_206_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_206_i_i"   --->   Operation 96 'read' 'tmp_206_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_205_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_205_i_i"   --->   Operation 97 'read' 'tmp_205_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_204_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_204_i_i"   --->   Operation 98 'read' 'tmp_204_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_203_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_203_i_i"   --->   Operation 99 'read' 'tmp_203_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_202_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_202_i_i"   --->   Operation 100 'read' 'tmp_202_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_201_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_201_i_i"   --->   Operation 101 'read' 'tmp_201_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_200_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_200_i_i"   --->   Operation 102 'read' 'tmp_200_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_199_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_199_i_i"   --->   Operation 103 'read' 'tmp_199_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_198_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_198_i_i"   --->   Operation 104 'read' 'tmp_198_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_197_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_197_i_i"   --->   Operation 105 'read' 'tmp_197_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_196_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_196_i_i"   --->   Operation 106 'read' 'tmp_196_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_195_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_195_i_i"   --->   Operation 107 'read' 'tmp_195_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_194_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_194_i_i"   --->   Operation 108 'read' 'tmp_194_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_193_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_193_i_i"   --->   Operation 109 'read' 'tmp_193_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_192_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_192_i_i"   --->   Operation 110 'read' 'tmp_192_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_163_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_163_i_i"   --->   Operation 111 'read' 'tmp_163_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_162_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_162_i_i"   --->   Operation 112 'read' 'tmp_162_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_189_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_189_i_i"   --->   Operation 113 'read' 'tmp_189_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_188_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_188_i_i"   --->   Operation 114 'read' 'tmp_188_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_187_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_187_i_i"   --->   Operation 115 'read' 'tmp_187_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_186_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_186_i_i"   --->   Operation 116 'read' 'tmp_186_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_185_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_185_i_i"   --->   Operation 117 'read' 'tmp_185_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_184_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_184_i_i"   --->   Operation 118 'read' 'tmp_184_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_183_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_183_i_i"   --->   Operation 119 'read' 'tmp_183_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_182_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_182_i_i"   --->   Operation 120 'read' 'tmp_182_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_181_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_181_i_i"   --->   Operation 121 'read' 'tmp_181_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_180_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_180_i_i"   --->   Operation 122 'read' 'tmp_180_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_179_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_179_i_i"   --->   Operation 123 'read' 'tmp_179_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_178_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_178_i_i"   --->   Operation 124 'read' 'tmp_178_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_177_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_177_i_i"   --->   Operation 125 'read' 'tmp_177_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_176_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_176_i_i"   --->   Operation 126 'read' 'tmp_176_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_175_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_175_i_i"   --->   Operation 127 'read' 'tmp_175_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_174_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_174_i_i"   --->   Operation 128 'read' 'tmp_174_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_173_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_173_i_i"   --->   Operation 129 'read' 'tmp_173_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_172_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_172_i_i"   --->   Operation 130 'read' 'tmp_172_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_171_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_171_i_i"   --->   Operation 131 'read' 'tmp_171_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_170_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_170_i_i"   --->   Operation 132 'read' 'tmp_170_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_169_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_169_i_i"   --->   Operation 133 'read' 'tmp_169_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_168_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_168_i_i"   --->   Operation 134 'read' 'tmp_168_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_167_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_167_i_i"   --->   Operation 135 'read' 'tmp_167_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_166_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_166_i_i"   --->   Operation 136 'read' 'tmp_166_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_165_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_165_i_i"   --->   Operation 137 'read' 'tmp_165_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_164_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_164_i_i"   --->   Operation 138 'read' 'tmp_164_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_135_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_135_i_i"   --->   Operation 139 'read' 'tmp_135_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_134_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_134_i_i"   --->   Operation 140 'read' 'tmp_134_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_161_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_161_i_i"   --->   Operation 141 'read' 'tmp_161_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_160_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_160_i_i"   --->   Operation 142 'read' 'tmp_160_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_159_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_159_i_i"   --->   Operation 143 'read' 'tmp_159_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_158_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_158_i_i"   --->   Operation 144 'read' 'tmp_158_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_157_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_157_i_i"   --->   Operation 145 'read' 'tmp_157_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_156_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_156_i_i"   --->   Operation 146 'read' 'tmp_156_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_155_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_155_i_i"   --->   Operation 147 'read' 'tmp_155_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_154_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_154_i_i"   --->   Operation 148 'read' 'tmp_154_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_153_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_153_i_i"   --->   Operation 149 'read' 'tmp_153_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_152_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_152_i_i"   --->   Operation 150 'read' 'tmp_152_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_151_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_151_i_i"   --->   Operation 151 'read' 'tmp_151_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_150_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_150_i_i"   --->   Operation 152 'read' 'tmp_150_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_149_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_149_i_i"   --->   Operation 153 'read' 'tmp_149_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_148_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_148_i_i"   --->   Operation 154 'read' 'tmp_148_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_147_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_147_i_i"   --->   Operation 155 'read' 'tmp_147_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_146_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_146_i_i"   --->   Operation 156 'read' 'tmp_146_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_145_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_145_i_i"   --->   Operation 157 'read' 'tmp_145_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_144_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_144_i_i"   --->   Operation 158 'read' 'tmp_144_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_143_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_143_i_i"   --->   Operation 159 'read' 'tmp_143_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_142_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_142_i_i"   --->   Operation 160 'read' 'tmp_142_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_141_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_141_i_i"   --->   Operation 161 'read' 'tmp_141_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_140_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_140_i_i"   --->   Operation 162 'read' 'tmp_140_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_139_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_139_i_i"   --->   Operation 163 'read' 'tmp_139_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_138_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_138_i_i"   --->   Operation 164 'read' 'tmp_138_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_137_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_137_i_i"   --->   Operation 165 'read' 'tmp_137_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_136_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_136_i_i"   --->   Operation 166 'read' 'tmp_136_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_107_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_107_i_i"   --->   Operation 167 'read' 'tmp_107_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_106_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_106_i_i"   --->   Operation 168 'read' 'tmp_106_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_133_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_133_i_i"   --->   Operation 169 'read' 'tmp_133_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_132_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_132_i_i"   --->   Operation 170 'read' 'tmp_132_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_131_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_131_i_i"   --->   Operation 171 'read' 'tmp_131_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_130_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_130_i_i"   --->   Operation 172 'read' 'tmp_130_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_129_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_129_i_i"   --->   Operation 173 'read' 'tmp_129_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_128_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_128_i_i"   --->   Operation 174 'read' 'tmp_128_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_127_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_127_i_i"   --->   Operation 175 'read' 'tmp_127_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_126_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_126_i_i"   --->   Operation 176 'read' 'tmp_126_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_125_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_125_i_i"   --->   Operation 177 'read' 'tmp_125_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_124_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_124_i_i"   --->   Operation 178 'read' 'tmp_124_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_123_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_123_i_i"   --->   Operation 179 'read' 'tmp_123_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%tmp_122_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_122_i_i"   --->   Operation 180 'read' 'tmp_122_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_121_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_121_i_i"   --->   Operation 181 'read' 'tmp_121_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%tmp_120_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_120_i_i"   --->   Operation 182 'read' 'tmp_120_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_119_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_119_i_i"   --->   Operation 183 'read' 'tmp_119_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_118_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_118_i_i"   --->   Operation 184 'read' 'tmp_118_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_117_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_117_i_i"   --->   Operation 185 'read' 'tmp_117_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_116_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_116_i_i"   --->   Operation 186 'read' 'tmp_116_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_115_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_115_i_i"   --->   Operation 187 'read' 'tmp_115_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_114_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_114_i_i"   --->   Operation 188 'read' 'tmp_114_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_113_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_113_i_i"   --->   Operation 189 'read' 'tmp_113_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_112_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_112_i_i"   --->   Operation 190 'read' 'tmp_112_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_111_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_111_i_i"   --->   Operation 191 'read' 'tmp_111_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_110_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_110_i_i"   --->   Operation 192 'read' 'tmp_110_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_109_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_109_i_i"   --->   Operation 193 'read' 'tmp_109_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_108_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_108_i_i"   --->   Operation 194 'read' 'tmp_108_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_79_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_79_i_i"   --->   Operation 195 'read' 'tmp_79_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_78_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_78_i_i"   --->   Operation 196 'read' 'tmp_78_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_105_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_105_i_i"   --->   Operation 197 'read' 'tmp_105_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_104_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_104_i_i"   --->   Operation 198 'read' 'tmp_104_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_103_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_103_i_i"   --->   Operation 199 'read' 'tmp_103_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_102_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_102_i_i"   --->   Operation 200 'read' 'tmp_102_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_101_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_101_i_i"   --->   Operation 201 'read' 'tmp_101_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_100_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_100_i_i"   --->   Operation 202 'read' 'tmp_100_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_99_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_99_i_i"   --->   Operation 203 'read' 'tmp_99_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_98_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_98_i_i"   --->   Operation 204 'read' 'tmp_98_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_97_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_97_i_i"   --->   Operation 205 'read' 'tmp_97_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_96_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_96_i_i"   --->   Operation 206 'read' 'tmp_96_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_95_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_95_i_i"   --->   Operation 207 'read' 'tmp_95_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_94_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_94_i_i"   --->   Operation 208 'read' 'tmp_94_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_93_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_93_i_i"   --->   Operation 209 'read' 'tmp_93_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_92_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_92_i_i"   --->   Operation 210 'read' 'tmp_92_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_91_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_91_i_i"   --->   Operation 211 'read' 'tmp_91_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_90_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_90_i_i"   --->   Operation 212 'read' 'tmp_90_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_89_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_89_i_i"   --->   Operation 213 'read' 'tmp_89_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_88_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_88_i_i"   --->   Operation 214 'read' 'tmp_88_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_87_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_87_i_i"   --->   Operation 215 'read' 'tmp_87_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_86_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_86_i_i"   --->   Operation 216 'read' 'tmp_86_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%tmp_85_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_85_i_i"   --->   Operation 217 'read' 'tmp_85_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_84_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_84_i_i"   --->   Operation 218 'read' 'tmp_84_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_83_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_83_i_i"   --->   Operation 219 'read' 'tmp_83_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_82_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_82_i_i"   --->   Operation 220 'read' 'tmp_82_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_81_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_81_i_i"   --->   Operation 221 'read' 'tmp_81_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_80_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_80_i_i"   --->   Operation 222 'read' 'tmp_80_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%tmp_51_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_51_i_i"   --->   Operation 223 'read' 'tmp_51_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_50_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_50_i_i"   --->   Operation 224 'read' 'tmp_50_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_77_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_77_i_i"   --->   Operation 225 'read' 'tmp_77_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_76_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_76_i_i"   --->   Operation 226 'read' 'tmp_76_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_75_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_75_i_i"   --->   Operation 227 'read' 'tmp_75_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%tmp_74_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_74_i_i"   --->   Operation 228 'read' 'tmp_74_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_73_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_73_i_i"   --->   Operation 229 'read' 'tmp_73_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%tmp_72_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_72_i_i"   --->   Operation 230 'read' 'tmp_72_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_71_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_71_i_i"   --->   Operation 231 'read' 'tmp_71_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_70_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_70_i_i"   --->   Operation 232 'read' 'tmp_70_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_69_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_69_i_i"   --->   Operation 233 'read' 'tmp_69_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%tmp_68_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_68_i_i"   --->   Operation 234 'read' 'tmp_68_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%tmp_67_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_67_i_i"   --->   Operation 235 'read' 'tmp_67_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_66_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_66_i_i"   --->   Operation 236 'read' 'tmp_66_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_65_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_65_i_i"   --->   Operation 237 'read' 'tmp_65_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_64_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_64_i_i"   --->   Operation 238 'read' 'tmp_64_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_63_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_63_i_i"   --->   Operation 239 'read' 'tmp_63_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_62_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_62_i_i"   --->   Operation 240 'read' 'tmp_62_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%tmp_61_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_61_i_i"   --->   Operation 241 'read' 'tmp_61_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_60_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_60_i_i"   --->   Operation 242 'read' 'tmp_60_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_59_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_59_i_i"   --->   Operation 243 'read' 'tmp_59_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_58_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_58_i_i"   --->   Operation 244 'read' 'tmp_58_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_57_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_57_i_i"   --->   Operation 245 'read' 'tmp_57_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_56_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_56_i_i"   --->   Operation 246 'read' 'tmp_56_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_55_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_55_i_i"   --->   Operation 247 'read' 'tmp_55_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_54_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_54_i_i"   --->   Operation 248 'read' 'tmp_54_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_53_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_53_i_i"   --->   Operation 249 'read' 'tmp_53_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_52_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_52_i_i"   --->   Operation 250 'read' 'tmp_52_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_23_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_23_i_i"   --->   Operation 251 'read' 'tmp_23_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_22_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_22_i_i"   --->   Operation 252 'read' 'tmp_22_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_49_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_49_i_i"   --->   Operation 253 'read' 'tmp_49_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_48_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_48_i_i"   --->   Operation 254 'read' 'tmp_48_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_47_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_47_i_i"   --->   Operation 255 'read' 'tmp_47_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_46_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_46_i_i"   --->   Operation 256 'read' 'tmp_46_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_45_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_45_i_i"   --->   Operation 257 'read' 'tmp_45_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_44_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_44_i_i"   --->   Operation 258 'read' 'tmp_44_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_43_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_43_i_i"   --->   Operation 259 'read' 'tmp_43_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_42_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_42_i_i"   --->   Operation 260 'read' 'tmp_42_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_41_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_41_i_i"   --->   Operation 261 'read' 'tmp_41_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%tmp_40_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_40_i_i"   --->   Operation 262 'read' 'tmp_40_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_39_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_39_i_i"   --->   Operation 263 'read' 'tmp_39_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%tmp_38_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_38_i_i"   --->   Operation 264 'read' 'tmp_38_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_37_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_37_i_i"   --->   Operation 265 'read' 'tmp_37_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_36_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_36_i_i"   --->   Operation 266 'read' 'tmp_36_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_35_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_35_i_i"   --->   Operation 267 'read' 'tmp_35_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_34_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_34_i_i"   --->   Operation 268 'read' 'tmp_34_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_33_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_33_i_i"   --->   Operation 269 'read' 'tmp_33_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_32_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_32_i_i"   --->   Operation 270 'read' 'tmp_32_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_31_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_31_i_i"   --->   Operation 271 'read' 'tmp_31_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_30_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_30_i_i"   --->   Operation 272 'read' 'tmp_30_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_29_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_29_i_i"   --->   Operation 273 'read' 'tmp_29_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_28_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_28_i_i"   --->   Operation 274 'read' 'tmp_28_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_27_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_27_i_i"   --->   Operation 275 'read' 'tmp_27_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_26_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_26_i_i"   --->   Operation 276 'read' 'tmp_26_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%tmp_25_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_25_i_i"   --->   Operation 277 'read' 'tmp_25_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_24_i_i_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %tmp_24_i_i"   --->   Operation 278 'read' 'tmp_24_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%y0_cast_i_i_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %y0_cast_i_i"   --->   Operation 279 'read' 'y0_cast_i_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%add_ln172_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %add_ln172"   --->   Operation 280 'read' 'add_ln172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %ky"   --->   Operation 281 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 282 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_8250_i_i"   --->   Operation 282 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 283 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_7249_i_i"   --->   Operation 283 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 284 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_6248_i_i"   --->   Operation 284 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 285 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_5247_i_i"   --->   Operation 285 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 286 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_4246_i_i"   --->   Operation 286 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_3245_i_i"   --->   Operation 287 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_2244_i_i"   --->   Operation 288 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51_1243_i_i"   --->   Operation 289 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 290 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %add51242_i_i"   --->   Operation 290 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc52.i.i"   --->   Operation 291 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%ky_2 = load i4 %ky" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 292 'load' 'ky_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.79ns)   --->   "%icmp_ln165 = icmp_eq  i4 %ky_2, i4 9" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 293 'icmp' 'icmp_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 294 [1/1] (0.79ns)   --->   "%add_ln165 = add i4 %ky_2, i4 1" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 294 'add' 'add_ln165' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %icmp_ln165, void %for.inc52.split.i.i, void %for.end57.i.i.exitStub" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 295 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i4 %ky_2" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 296 'zext' 'zext_ln172' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.79ns)   --->   "%add_ln172_1 = add i11 %add_ln172_read, i11 %zext_ln172" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 297 'add' 'add_ln172_1' <Predicate = (!icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node sub_ln172)   --->   "%shl_ln172 = shl i11 %add_ln172_1, i11 2" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 298 'shl' 'shl_ln172' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.79ns) (out node of the LUT)   --->   "%sub_ln172 = sub i11 %shl_ln172, i11 %add_ln172_1" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 299 'sub' 'sub_ln172' <Predicate = (!icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i11 %sub_ln172" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 300 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln172_1" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 301 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln172_1" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 302 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln172_1" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 303 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%ky_cast14_i_i = zext i4 %ky_2" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 304 'zext' 'ky_cast14_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.78ns)   --->   "%empty = add i5 %y0_cast_i_i_read, i5 %ky_cast14_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 305 'add' 'empty' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 306 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 307 [1/1] (0.78ns)   --->   "%tmp_274_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_24_i_i_read, i32 %tmp_25_i_i_read, i32 %tmp_26_i_i_read, i32 %tmp_27_i_i_read, i32 %tmp_28_i_i_read, i32 %tmp_29_i_i_read, i32 %tmp_30_i_i_read, i32 %tmp_31_i_i_read, i32 %tmp_32_i_i_read, i32 %tmp_33_i_i_read, i32 %tmp_34_i_i_read, i32 %tmp_35_i_i_read, i32 %tmp_36_i_i_read, i32 %tmp_37_i_i_read, i32 %tmp_38_i_i_read, i32 %tmp_39_i_i_read, i32 %tmp_40_i_i_read, i32 %tmp_41_i_i_read, i32 %tmp_42_i_i_read, i32 %tmp_43_i_i_read, i32 %tmp_44_i_i_read, i32 %tmp_45_i_i_read, i32 %tmp_46_i_i_read, i32 %tmp_47_i_i_read, i32 %tmp_48_i_i_read, i32 %tmp_49_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_22_i_i_read, i32 %tmp_23_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 307 'mux' 'tmp_274_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 308 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 308 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 309 [1/1] (0.78ns)   --->   "%tmp_275_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_52_i_i_read, i32 %tmp_53_i_i_read, i32 %tmp_54_i_i_read, i32 %tmp_55_i_i_read, i32 %tmp_56_i_i_read, i32 %tmp_57_i_i_read, i32 %tmp_58_i_i_read, i32 %tmp_59_i_i_read, i32 %tmp_60_i_i_read, i32 %tmp_61_i_i_read, i32 %tmp_62_i_i_read, i32 %tmp_63_i_i_read, i32 %tmp_64_i_i_read, i32 %tmp_65_i_i_read, i32 %tmp_66_i_i_read, i32 %tmp_67_i_i_read, i32 %tmp_68_i_i_read, i32 %tmp_69_i_i_read, i32 %tmp_70_i_i_read, i32 %tmp_71_i_i_read, i32 %tmp_72_i_i_read, i32 %tmp_73_i_i_read, i32 %tmp_74_i_i_read, i32 %tmp_75_i_i_read, i32 %tmp_76_i_i_read, i32 %tmp_77_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_50_i_i_read, i32 %tmp_51_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 309 'mux' 'tmp_275_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 310 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_1 : Operation 311 [1/1] (0.78ns)   --->   "%tmp_276_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_80_i_i_read, i32 %tmp_81_i_i_read, i32 %tmp_82_i_i_read, i32 %tmp_83_i_i_read, i32 %tmp_84_i_i_read, i32 %tmp_85_i_i_read, i32 %tmp_86_i_i_read, i32 %tmp_87_i_i_read, i32 %tmp_88_i_i_read, i32 %tmp_89_i_i_read, i32 %tmp_90_i_i_read, i32 %tmp_91_i_i_read, i32 %tmp_92_i_i_read, i32 %tmp_93_i_i_read, i32 %tmp_94_i_i_read, i32 %tmp_95_i_i_read, i32 %tmp_96_i_i_read, i32 %tmp_97_i_i_read, i32 %tmp_98_i_i_read, i32 %tmp_99_i_i_read, i32 %tmp_100_i_i_read, i32 %tmp_101_i_i_read, i32 %tmp_102_i_i_read, i32 %tmp_103_i_i_read, i32 %tmp_104_i_i_read, i32 %tmp_105_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_78_i_i_read, i32 %tmp_79_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 311 'mux' 'tmp_276_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.78ns)   --->   "%tmp_277_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_108_i_i_read, i32 %tmp_109_i_i_read, i32 %tmp_110_i_i_read, i32 %tmp_111_i_i_read, i32 %tmp_112_i_i_read, i32 %tmp_113_i_i_read, i32 %tmp_114_i_i_read, i32 %tmp_115_i_i_read, i32 %tmp_116_i_i_read, i32 %tmp_117_i_i_read, i32 %tmp_118_i_i_read, i32 %tmp_119_i_i_read, i32 %tmp_120_i_i_read, i32 %tmp_121_i_i_read, i32 %tmp_122_i_i_read, i32 %tmp_123_i_i_read, i32 %tmp_124_i_i_read, i32 %tmp_125_i_i_read, i32 %tmp_126_i_i_read, i32 %tmp_127_i_i_read, i32 %tmp_128_i_i_read, i32 %tmp_129_i_i_read, i32 %tmp_130_i_i_read, i32 %tmp_131_i_i_read, i32 %tmp_132_i_i_read, i32 %tmp_133_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_106_i_i_read, i32 %tmp_107_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 312 'mux' 'tmp_277_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.78ns)   --->   "%tmp_278_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_136_i_i_read, i32 %tmp_137_i_i_read, i32 %tmp_138_i_i_read, i32 %tmp_139_i_i_read, i32 %tmp_140_i_i_read, i32 %tmp_141_i_i_read, i32 %tmp_142_i_i_read, i32 %tmp_143_i_i_read, i32 %tmp_144_i_i_read, i32 %tmp_145_i_i_read, i32 %tmp_146_i_i_read, i32 %tmp_147_i_i_read, i32 %tmp_148_i_i_read, i32 %tmp_149_i_i_read, i32 %tmp_150_i_i_read, i32 %tmp_151_i_i_read, i32 %tmp_152_i_i_read, i32 %tmp_153_i_i_read, i32 %tmp_154_i_i_read, i32 %tmp_155_i_i_read, i32 %tmp_156_i_i_read, i32 %tmp_157_i_i_read, i32 %tmp_158_i_i_read, i32 %tmp_159_i_i_read, i32 %tmp_160_i_i_read, i32 %tmp_161_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_134_i_i_read, i32 %tmp_135_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 313 'mux' 'tmp_278_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 314 [1/1] (0.78ns)   --->   "%tmp_279_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_164_i_i_read, i32 %tmp_165_i_i_read, i32 %tmp_166_i_i_read, i32 %tmp_167_i_i_read, i32 %tmp_168_i_i_read, i32 %tmp_169_i_i_read, i32 %tmp_170_i_i_read, i32 %tmp_171_i_i_read, i32 %tmp_172_i_i_read, i32 %tmp_173_i_i_read, i32 %tmp_174_i_i_read, i32 %tmp_175_i_i_read, i32 %tmp_176_i_i_read, i32 %tmp_177_i_i_read, i32 %tmp_178_i_i_read, i32 %tmp_179_i_i_read, i32 %tmp_180_i_i_read, i32 %tmp_181_i_i_read, i32 %tmp_182_i_i_read, i32 %tmp_183_i_i_read, i32 %tmp_184_i_i_read, i32 %tmp_185_i_i_read, i32 %tmp_186_i_i_read, i32 %tmp_187_i_i_read, i32 %tmp_188_i_i_read, i32 %tmp_189_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_162_i_i_read, i32 %tmp_163_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 314 'mux' 'tmp_279_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.78ns)   --->   "%tmp_280_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_192_i_i_read, i32 %tmp_193_i_i_read, i32 %tmp_194_i_i_read, i32 %tmp_195_i_i_read, i32 %tmp_196_i_i_read, i32 %tmp_197_i_i_read, i32 %tmp_198_i_i_read, i32 %tmp_199_i_i_read, i32 %tmp_200_i_i_read, i32 %tmp_201_i_i_read, i32 %tmp_202_i_i_read, i32 %tmp_203_i_i_read, i32 %tmp_204_i_i_read, i32 %tmp_205_i_i_read, i32 %tmp_206_i_i_read, i32 %tmp_207_i_i_read, i32 %tmp_208_i_i_read, i32 %tmp_209_i_i_read, i32 %tmp_210_i_i_read, i32 %tmp_211_i_i_read, i32 %tmp_212_i_i_read, i32 %tmp_213_i_i_read, i32 %tmp_214_i_i_read, i32 %tmp_215_i_i_read, i32 %tmp_216_i_i_read, i32 %tmp_217_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_190_i_i_read, i32 %tmp_191_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 315 'mux' 'tmp_280_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.78ns)   --->   "%tmp_281_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_220_i_i_read, i32 %tmp_221_i_i_read, i32 %tmp_222_i_i_read, i32 %tmp_223_i_i_read, i32 %tmp_224_i_i_read, i32 %tmp_225_i_i_read, i32 %tmp_226_i_i_read, i32 %tmp_227_i_i_read, i32 %tmp_228_i_i_read, i32 %tmp_229_i_i_read, i32 %tmp_230_i_i_read, i32 %tmp_231_i_i_read, i32 %tmp_232_i_i_read, i32 %tmp_233_i_i_read, i32 %tmp_234_i_i_read, i32 %tmp_235_i_i_read, i32 %tmp_236_i_i_read, i32 %tmp_237_i_i_read, i32 %tmp_238_i_i_read, i32 %tmp_239_i_i_read, i32 %tmp_240_i_i_read, i32 %tmp_241_i_i_read, i32 %tmp_242_i_i_read, i32 %tmp_243_i_i_read, i32 %tmp_244_i_i_read, i32 %tmp_245_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_218_i_i_read, i32 %tmp_219_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 316 'mux' 'tmp_281_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.78ns)   --->   "%tmp_282_i_i = mux i32 @_ssdm_op_Mux.ap_auto.32f32.i5, i32 %tmp_248_i_i_read, i32 %tmp_249_i_i_read, i32 %tmp_250_i_i_read, i32 %tmp_251_i_i_read, i32 %tmp_252_i_i_read, i32 %tmp_253_i_i_read, i32 %tmp_254_i_i_read, i32 %tmp_255_i_i_read, i32 %tmp_256_i_i_read, i32 %tmp_257_i_i_read, i32 %tmp_258_i_i_read, i32 %tmp_259_i_i_read, i32 %tmp_260_i_i_read, i32 %tmp_261_i_i_read, i32 %tmp_262_i_i_read, i32 %tmp_263_i_i_read, i32 %tmp_264_i_i_read, i32 %tmp_265_i_i_read, i32 %tmp_266_i_i_read, i32 %tmp_267_i_i_read, i32 %tmp_268_i_i_read, i32 %tmp_269_i_i_read, i32 %tmp_270_i_i_read, i32 %tmp_271_i_i_read, i32 %tmp_272_i_i_read, i32 %tmp_273_i_i_read, i32 <undef>, i32 <undef>, i32 <undef>, i32 <undef>, i32 %tmp_246_i_i_read, i32 %tmp_247_i_i_read, i5 %empty" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 317 'mux' 'tmp_282_i_i' <Predicate = (!icmp_ln165)> <Delay = 0.78> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.42ns)   --->   "%store_ln165 = store i4 %add_ln165, i4 %ky" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 318 'store' 'store_ln165' <Predicate = (!icmp_ln165)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.47>
ST_2 : Operation 319 [1/1] (0.79ns)   --->   "%add_ln172_2 = add i11 %sub_ln172, i11 1" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 319 'add' 'add_ln172_2' <Predicate = (!icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i11 %add_ln172_2" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 320 'zext' 'zext_ln172_2' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln172_2" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 321 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln172_2" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 322 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln172_2" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 323 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_2 : Operation 324 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 324 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 325 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_265" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 325 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 326 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_268" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 326 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 327 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 327 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 328 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 328 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_2 : Operation 329 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 329 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 3 <SV = 2> <Delay = 7.01>
ST_3 : Operation 330 [1/1] (0.79ns)   --->   "%add_ln172_3 = add i11 %sub_ln172, i11 2" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 330 'add' 'add_ln172_3' <Predicate = (!icmp_ln165)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln172_3 = zext i11 %add_ln172_3" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 331 'zext' 'zext_ln172_3' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 332 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10, i64 0, i64 %zext_ln172_3" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 332 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 333 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9, i64 0, i64 %zext_ln172_3" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 333 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270 = getelementptr i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8, i64 0, i64 %zext_ln172_3" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 334 'getelementptr' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270' <Predicate = (!icmp_ln165)> <Delay = 0.00>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 335 '%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_274_i_i'
ST_3 : Operation 335 [3/3] (6.08ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_274_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 335 'fmul' 'mul_i_i' <Predicate = (!icmp_ln165)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 336 '%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i32 %tmp_275_i_i'
ST_3 : Operation 336 [3/3] (6.08ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i32 %tmp_275_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 336 'fmul' 'mul_1_i_i' <Predicate = (!icmp_ln165)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : [1/1] (0.93ns)   --->   Input mux for Operation 337 '%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %tmp_276_i_i'
ST_3 : Operation 337 [3/3] (6.08ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %tmp_276_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 337 'fmul' 'mul_2_i_i' <Predicate = (!icmp_ln165)> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 338 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 339 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_266" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 339 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 340 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_269" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 340 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 341 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 341 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 342 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 342 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_3 : Operation 343 [2/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 343 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279' <Predicate = (!icmp_ln165)> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 4 <SV = 3> <Delay = 7.01>
ST_4 : Operation 344 [2/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_274_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 344 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [2/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i32 %tmp_275_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 345 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [2/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %tmp_276_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 346 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.93ns)   --->   Input mux for Operation 347 '%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %tmp_277_i_i'
ST_4 : Operation 347 [3/3] (6.08ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %tmp_277_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 347 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.93ns)   --->   Input mux for Operation 348 '%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275, i32 %tmp_278_i_i'
ST_4 : Operation 348 [3/3] (6.08ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275, i32 %tmp_278_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 348 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : [1/1] (0.93ns)   --->   Input mux for Operation 349 '%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276, i32 %tmp_279_i_i'
ST_4 : Operation 349 [3/3] (6.08ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276, i32 %tmp_279_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 349 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_264" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 350 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 351 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_267" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 351 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>
ST_4 : Operation 352 [1/2] (0.67ns)   --->   "%srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279 = load i11 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_270" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 352 'load' 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1728> <RAM>

State 5 <SV = 4> <Delay = 7.01>
ST_5 : Operation 353 [1/3] (7.01ns)   --->   "%mul_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271, i32 %tmp_274_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 353 'fmul' 'mul_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 354 [1/3] (7.01ns)   --->   "%mul_1_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_272, i32 %tmp_275_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 354 'fmul' 'mul_1_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 355 [1/3] (7.01ns)   --->   "%mul_2_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_273, i32 %tmp_276_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 355 'fmul' 'mul_2_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 356 [2/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %tmp_277_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 356 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 357 [2/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275, i32 %tmp_278_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 357 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 358 [2/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276, i32 %tmp_279_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 358 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.93ns)   --->   Input mux for Operation 359 '%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277, i32 %tmp_280_i_i'
ST_5 : Operation 359 [3/3] (6.08ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277, i32 %tmp_280_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 359 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.93ns)   --->   Input mux for Operation 360 '%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278, i32 %tmp_281_i_i'
ST_5 : Operation 360 [3/3] (6.08ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278, i32 %tmp_281_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 360 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : [1/1] (0.93ns)   --->   Input mux for Operation 361 '%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279, i32 %tmp_282_i_i'
ST_5 : Operation 361 [3/3] (6.08ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279, i32 %tmp_282_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 361 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 6.08> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.01>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%add51242_i_i_load = load i32 %add51242_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 362 'load' 'add51242_i_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%add51_1243_i_i_load = load i32 %add51_1243_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 363 'load' 'add51_1243_i_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%add51_2244_i_i_load = load i32 %add51_2244_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 364 'load' 'add51_2244_i_i_load' <Predicate = true> <Delay = 0.00>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 365 '%add1_i_i = fadd i32 %add51242_i_i_load, i32 %mul_i_i'
ST_6 : Operation 365 [4/4] (5.18ns)   --->   "%add1_i_i = fadd i32 %add51242_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 365 'fadd' 'add1_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 366 '%add51_1_i_i = fadd i32 %add51_1243_i_i_load, i32 %mul_1_i_i'
ST_6 : Operation 366 [4/4] (5.18ns)   --->   "%add51_1_i_i = fadd i32 %add51_1243_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 366 'fadd' 'add51_1_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : [1/1] (1.25ns)   --->   Input mux for Operation 367 '%add51_2_i_i = fadd i32 %add51_2244_i_i_load, i32 %mul_2_i_i'
ST_6 : Operation 367 [4/4] (5.18ns)   --->   "%add51_2_i_i = fadd i32 %add51_2244_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 367 'fadd' 'add51_2_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [1/3] (7.01ns)   --->   "%mul_3_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274, i32 %tmp_277_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 368 'fmul' 'mul_3_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [1/3] (7.01ns)   --->   "%mul_4_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_275, i32 %tmp_278_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 369 'fmul' 'mul_4_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/3] (7.01ns)   --->   "%mul_5_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_276, i32 %tmp_279_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 370 'fmul' 'mul_5_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [2/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277, i32 %tmp_280_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 371 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [2/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278, i32 %tmp_281_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 372 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [2/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279, i32 %tmp_282_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 373 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 374 [1/1] (0.00ns)   --->   "%add51_3245_i_i_load = load i32 %add51_3245_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 374 'load' 'add51_3245_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 375 [1/1] (0.00ns)   --->   "%add51_4246_i_i_load = load i32 %add51_4246_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 375 'load' 'add51_4246_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 376 [1/1] (0.00ns)   --->   "%add51_5247_i_i_load = load i32 %add51_5247_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 376 'load' 'add51_5247_i_i_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 377 [3/4] (6.43ns)   --->   "%add1_i_i = fadd i32 %add51242_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 377 'fadd' 'add1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [3/4] (6.43ns)   --->   "%add51_1_i_i = fadd i32 %add51_1243_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 378 'fadd' 'add51_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 379 [3/4] (6.43ns)   --->   "%add51_2_i_i = fadd i32 %add51_2244_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 379 'fadd' 'add51_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 380 '%add51_3_i_i = fadd i32 %add51_3245_i_i_load, i32 %mul_3_i_i'
ST_7 : Operation 380 [4/4] (5.18ns)   --->   "%add51_3_i_i = fadd i32 %add51_3245_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 380 'fadd' 'add51_3_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 381 '%add51_4_i_i = fadd i32 %add51_4246_i_i_load, i32 %mul_4_i_i'
ST_7 : Operation 381 [4/4] (5.18ns)   --->   "%add51_4_i_i = fadd i32 %add51_4246_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 381 'fadd' 'add51_4_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : [1/1] (1.25ns)   --->   Input mux for Operation 382 '%add51_5_i_i = fadd i32 %add51_5247_i_i_load, i32 %mul_5_i_i'
ST_7 : Operation 382 [4/4] (5.18ns)   --->   "%add51_5_i_i = fadd i32 %add51_5247_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 382 'fadd' 'add51_5_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 383 [1/3] (7.01ns)   --->   "%mul_6_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_277, i32 %tmp_280_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 383 'fmul' 'mul_6_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 384 [1/3] (7.01ns)   --->   "%mul_7_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_278, i32 %tmp_281_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 384 'fmul' 'mul_7_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 385 [1/3] (7.01ns)   --->   "%mul_8_i_i = fmul i32 %srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_279, i32 %tmp_282_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 385 'fmul' 'mul_8_i_i' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.43>
ST_8 : Operation 386 [1/1] (0.00ns)   --->   "%add51_6248_i_i_load = load i32 %add51_6248_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 386 'load' 'add51_6248_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 387 [1/1] (0.00ns)   --->   "%add51_7249_i_i_load = load i32 %add51_7249_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 387 'load' 'add51_7249_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 388 [1/1] (0.00ns)   --->   "%add51_8250_i_i_load = load i32 %add51_8250_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 388 'load' 'add51_8250_i_i_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 389 [2/4] (6.43ns)   --->   "%add1_i_i = fadd i32 %add51242_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 389 'fadd' 'add1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 390 [2/4] (6.43ns)   --->   "%add51_1_i_i = fadd i32 %add51_1243_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 390 'fadd' 'add51_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 391 [2/4] (6.43ns)   --->   "%add51_2_i_i = fadd i32 %add51_2244_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 391 'fadd' 'add51_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 392 [3/4] (6.43ns)   --->   "%add51_3_i_i = fadd i32 %add51_3245_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 392 'fadd' 'add51_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 393 [3/4] (6.43ns)   --->   "%add51_4_i_i = fadd i32 %add51_4246_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 393 'fadd' 'add51_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 394 [3/4] (6.43ns)   --->   "%add51_5_i_i = fadd i32 %add51_5247_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 394 'fadd' 'add51_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.25ns)   --->   Input mux for Operation 395 '%add51_6_i_i = fadd i32 %add51_6248_i_i_load, i32 %mul_6_i_i'
ST_8 : Operation 395 [4/4] (5.18ns)   --->   "%add51_6_i_i = fadd i32 %add51_6248_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 395 'fadd' 'add51_6_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.25ns)   --->   Input mux for Operation 396 '%add51_7_i_i = fadd i32 %add51_7249_i_i_load, i32 %mul_7_i_i'
ST_8 : Operation 396 [4/4] (5.18ns)   --->   "%add51_7_i_i = fadd i32 %add51_7249_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 396 'fadd' 'add51_7_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : [1/1] (1.25ns)   --->   Input mux for Operation 397 '%add51_8_i_i = fadd i32 %add51_8250_i_i_load, i32 %mul_8_i_i'
ST_8 : Operation 397 [4/4] (5.18ns)   --->   "%add51_8_i_i = fadd i32 %add51_8250_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 397 'fadd' 'add51_8_i_i' <Predicate = true> <Delay = 5.18> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 429 [1/1] (0.00ns)   --->   "%add51242_i_i_load_1 = load i32 %add51242_i_i"   --->   Operation 429 'load' 'add51242_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 430 [1/1] (0.00ns)   --->   "%add51_1243_i_i_load_1 = load i32 %add51_1243_i_i"   --->   Operation 430 'load' 'add51_1243_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 431 [1/1] (0.00ns)   --->   "%add51_2244_i_i_load_1 = load i32 %add51_2244_i_i"   --->   Operation 431 'load' 'add51_2244_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%add51_3245_i_i_load_1 = load i32 %add51_3245_i_i"   --->   Operation 432 'load' 'add51_3245_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%add51_4246_i_i_load_1 = load i32 %add51_4246_i_i"   --->   Operation 433 'load' 'add51_4246_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (0.00ns)   --->   "%add51_5247_i_i_load_1 = load i32 %add51_5247_i_i"   --->   Operation 434 'load' 'add51_5247_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%add51_6248_i_i_load_1 = load i32 %add51_6248_i_i"   --->   Operation 435 'load' 'add51_6248_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%add51_7249_i_i_load_1 = load i32 %add51_7249_i_i"   --->   Operation 436 'load' 'add51_7249_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%add51_8250_i_i_load_1 = load i32 %add51_8250_i_i"   --->   Operation 437 'load' 'add51_8250_i_i_load_1' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_8250_i_i_out, i32 %add51_8250_i_i_load_1"   --->   Operation 438 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 439 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_7249_i_i_out, i32 %add51_7249_i_i_load_1"   --->   Operation 439 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 440 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_6248_i_i_out, i32 %add51_6248_i_i_load_1"   --->   Operation 440 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 441 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_5247_i_i_out, i32 %add51_5247_i_i_load_1"   --->   Operation 441 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 442 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_4246_i_i_out, i32 %add51_4246_i_i_load_1"   --->   Operation 442 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 443 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_3245_i_i_out, i32 %add51_3245_i_i_load_1"   --->   Operation 443 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 444 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_2244_i_i_out, i32 %add51_2244_i_i_load_1"   --->   Operation 444 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 445 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51_1243_i_i_out, i32 %add51_1243_i_i_load_1"   --->   Operation 445 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 446 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add51242_i_i_out, i32 %add51242_i_i_load_1"   --->   Operation 446 'write' 'write_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>
ST_8 : Operation 447 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 447 'ret' 'ret_ln0' <Predicate = (icmp_ln165)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.86>
ST_9 : Operation 398 [1/4] (6.43ns)   --->   "%add1_i_i = fadd i32 %add51242_i_i_load, i32 %mul_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 398 'fadd' 'add1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 399 [1/4] (6.43ns)   --->   "%add51_1_i_i = fadd i32 %add51_1243_i_i_load, i32 %mul_1_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 399 'fadd' 'add51_1_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 400 [1/4] (6.43ns)   --->   "%add51_2_i_i = fadd i32 %add51_2244_i_i_load, i32 %mul_2_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 400 'fadd' 'add51_2_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 401 [2/4] (6.43ns)   --->   "%add51_3_i_i = fadd i32 %add51_3245_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 401 'fadd' 'add51_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 402 [2/4] (6.43ns)   --->   "%add51_4_i_i = fadd i32 %add51_4246_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 402 'fadd' 'add51_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 403 [2/4] (6.43ns)   --->   "%add51_5_i_i = fadd i32 %add51_5247_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 403 'fadd' 'add51_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 404 [3/4] (6.43ns)   --->   "%add51_6_i_i = fadd i32 %add51_6248_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 404 'fadd' 'add51_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 405 [3/4] (6.43ns)   --->   "%add51_7_i_i = fadd i32 %add51_7249_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 405 'fadd' 'add51_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 406 [3/4] (6.43ns)   --->   "%add51_8_i_i = fadd i32 %add51_8250_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 406 'fadd' 'add51_8_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 407 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_2_i_i, i32 %add51_2244_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 407 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 408 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_1_i_i, i32 %add51_1243_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 408 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>
ST_9 : Operation 409 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add1_i_i, i32 %add51242_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 409 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>

State 10 <SV = 9> <Delay = 6.86>
ST_10 : Operation 410 [1/4] (6.43ns)   --->   "%add51_3_i_i = fadd i32 %add51_3245_i_i_load, i32 %mul_3_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 410 'fadd' 'add51_3_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 411 [1/4] (6.43ns)   --->   "%add51_4_i_i = fadd i32 %add51_4246_i_i_load, i32 %mul_4_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 411 'fadd' 'add51_4_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 412 [1/4] (6.43ns)   --->   "%add51_5_i_i = fadd i32 %add51_5247_i_i_load, i32 %mul_5_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 412 'fadd' 'add51_5_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 413 [2/4] (6.43ns)   --->   "%add51_6_i_i = fadd i32 %add51_6248_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 413 'fadd' 'add51_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 414 [2/4] (6.43ns)   --->   "%add51_7_i_i = fadd i32 %add51_7249_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 414 'fadd' 'add51_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 415 [2/4] (6.43ns)   --->   "%add51_8_i_i = fadd i32 %add51_8250_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 415 'fadd' 'add51_8_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 416 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_5_i_i, i32 %add51_5247_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 416 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 417 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_4_i_i, i32 %add51_4246_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 417 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>
ST_10 : Operation 418 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_3_i_i, i32 %add51_3245_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 418 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>

State 11 <SV = 10> <Delay = 6.86>
ST_11 : Operation 419 [1/1] (0.00ns)   --->   "%specpipeline_ln166 = specpipeline void @_ssdm_op_SpecPipeline, i32 3, i32 0, i32 0, i32 0, void @empty_134" [src/srcnn.cpp:166->src/srcnn.cpp:634]   --->   Operation 419 'specpipeline' 'specpipeline_ln166' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 420 [1/1] (0.00ns)   --->   "%speclooptripcount_ln165 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 420 'speclooptripcount' 'speclooptripcount_ln165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 421 [1/1] (0.00ns)   --->   "%specloopname_ln165 = specloopname void @_ssdm_op_SpecLoopName, void @empty_131" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 421 'specloopname' 'specloopname_ln165' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 422 [1/4] (6.43ns)   --->   "%add51_6_i_i = fadd i32 %add51_6248_i_i_load, i32 %mul_6_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 422 'fadd' 'add51_6_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 423 [1/4] (6.43ns)   --->   "%add51_7_i_i = fadd i32 %add51_7249_i_i_load, i32 %mul_7_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 423 'fadd' 'add51_7_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 424 [1/4] (6.43ns)   --->   "%add51_8_i_i = fadd i32 %add51_8250_i_i_load, i32 %mul_8_i_i" [src/srcnn.cpp:172->src/srcnn.cpp:634]   --->   Operation 424 'fadd' 'add51_8_i_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 425 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_8_i_i, i32 %add51_8250_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 425 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 426 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_7_i_i, i32 %add51_7249_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 426 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 427 [1/1] (0.42ns)   --->   "%store_ln165 = store i32 %add51_6_i_i, i32 %add51_6248_i_i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 427 'store' 'store_ln165' <Predicate = true> <Delay = 0.42>
ST_11 : Operation 428 [1/1] (0.00ns)   --->   "%br_ln165 = br void %for.inc52.i.i" [src/srcnn.cpp:165->src/srcnn.cpp:634]   --->   Operation 428 'br' 'br_ln165' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.273ns
The critical path consists of the following:
	'alloca' operation ('ky') [276]  (0.000 ns)
	'load' operation ('ky', src/srcnn.cpp:165->src/srcnn.cpp:634) on local variable 'ky' [546]  (0.000 ns)
	'add' operation ('add_ln172_1', src/srcnn.cpp:172->src/srcnn.cpp:634) [561]  (0.798 ns)
	'sub' operation ('sub_ln172', src/srcnn.cpp:172->src/srcnn.cpp:634) [563]  (0.798 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_262', src/srcnn.cpp:172->src/srcnn.cpp:634) [565]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_271', src/srcnn.cpp:172->src/srcnn.cpp:634) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10' [583]  (0.677 ns)

 <State 2>: 1.475ns
The critical path consists of the following:
	'add' operation ('add_ln172_2', src/srcnn.cpp:172->src/srcnn.cpp:634) [566]  (0.798 ns)
	'getelementptr' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_263', src/srcnn.cpp:172->src/srcnn.cpp:634) [568]  (0.000 ns)
	'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_274', src/srcnn.cpp:172->src/srcnn.cpp:634) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10' [595]  (0.677 ns)

 <State 3>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (0.934 ns)
'fmul' operation ('mul_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [585]  (6.082 ns)

 <State 4>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [585]  (7.016 ns)

 <State 5>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [585]  (7.016 ns)

 <State 6>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [597]  (7.016 ns)

 <State 7>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [609]  (7.016 ns)

 <State 8>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add1_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [586]  (6.437 ns)

 <State 9>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add51_2_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [594]  (6.437 ns)
	'store' operation ('store_ln165', src/srcnn.cpp:165->src/srcnn.cpp:634) of variable 'add51_2_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634 on local variable 'add51_2244_i_i' [626]  (0.427 ns)

 <State 10>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add51_5_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [606]  (6.437 ns)
	'store' operation ('store_ln165', src/srcnn.cpp:165->src/srcnn.cpp:634) of variable 'add51_5_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634 on local variable 'add51_5247_i_i' [623]  (0.427 ns)

 <State 11>: 6.864ns
The critical path consists of the following:
	'fadd' operation ('add51_8_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634) [618]  (6.437 ns)
	'store' operation ('store_ln165', src/srcnn.cpp:165->src/srcnn.cpp:634) of variable 'add51_8_i_i', src/srcnn.cpp:172->src/srcnn.cpp:634 on local variable 'add51_8250_i_i' [620]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
