# Day 05: 6502 å‘½ä»¤ã‚»ãƒƒãƒˆã¨ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰

## ğŸ¯ å­¦ç¿’ç›®æ¨™

- 6502ã®13ç¨®é¡ã®ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã‚’ç†è§£ã™ã‚‹
- ä¸»è¦å‘½ä»¤ç¾¤ã®åˆ†é¡ã¨å‹•ä½œã‚’å­¦ã¶
- æœ‰åŠ¹ã‚¢ãƒ‰ãƒ¬ã‚¹è¨ˆç®—ã®å®Ÿè£…æ–¹æ³•ã‚’ç¿’å¾—ã™ã‚‹
- å®Ÿéš›ã®å‘½ä»¤ã‚¨ãƒ³ã‚³ãƒ¼ãƒ‡ã‚£ãƒ³ã‚°ã‚’ç†è§£ã™ã‚‹

## ğŸ“š ç†è«–å­¦ç¿’

### ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ä¸€è¦§

1. **Implied** - ã‚ªãƒšãƒ©ãƒ³ãƒ‰ãªã— (TAX, RTS)
2. **Accumulator** - Aãƒ¬ã‚¸ã‚¹ã‚¿æ“ä½œ (ASL A)
3. **Immediate** - å³å€¤ (LDA #$80)
4. **Zero Page** - ã‚¼ãƒ­ãƒšãƒ¼ã‚¸ (LDA $80)
5. **Zero Page,X** - ã‚¼ãƒ­ãƒšãƒ¼ã‚¸+X (LDA $80,X)
6. **Zero Page,Y** - ã‚¼ãƒ­ãƒšãƒ¼ã‚¸+Y (LDX $80,Y)
7. **Absolute** - çµ¶å¯¾ã‚¢ãƒ‰ãƒ¬ã‚¹ (LDA $1234)
8. **Absolute,X** - çµ¶å¯¾+X (LDA $1234,X)
9. **Absolute,Y** - çµ¶å¯¾+Y (LDA $1234,Y)
10. **Indirect** - é–“æ¥ (JMP ($1234))
11. **Indexed Indirect** - (zp,X) (LDA ($80,X))
12. **Indirect Indexed** - (zp),Y (LDA ($80),Y)
13. **Relative** - ç›¸å¯¾åˆ†å² (BEQ $80)

### ä¸»è¦å‘½ä»¤ã®åˆ†é¡

**ãƒ‡ãƒ¼ã‚¿è»¢é€:**
- LDA, LDX, LDY (ãƒ­ãƒ¼ãƒ‰)
- STA, STX, STY (ã‚¹ãƒˆã‚¢)
- TAX, TAY, TXA, TYA, TSX, TXS (è»¢é€)

**æ¼”ç®—:**
- ADC, SBC (åŠ æ¸›ç®—)
- AND, ORA, EOR (è«–ç†æ¼”ç®—)
- ASL, LSR, ROL, ROR (ã‚·ãƒ•ãƒˆãƒ»ãƒ­ãƒ¼ãƒ†ãƒ¼ãƒˆ)

**åˆ†å²ãƒ»ã‚¸ãƒ£ãƒ³ãƒ—:**
- BEQ, BNE, BCS, BCC, BMI, BPL, BVS, BVC (æ¡ä»¶åˆ†å²)
- JMP, JSR, RTS (ã‚¸ãƒ£ãƒ³ãƒ—ãƒ»ã‚µãƒ–ãƒ«ãƒ¼ãƒãƒ³)

## ğŸ› ï¸ å®Ÿç¿’1: ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰è¨ˆç®—å™¨

```systemverilog
module addressing_mode_calculator (
    input  logic [7:0]  opcode,
    input  logic [15:0] pc,           // ãƒ—ãƒ­ã‚°ãƒ©ãƒ ã‚«ã‚¦ãƒ³ã‚¿
    input  logic [7:0]  operand1,     // 1ãƒã‚¤ãƒˆç›®ã‚ªãƒšãƒ©ãƒ³ãƒ‰
    input  logic [7:0]  operand2,     // 2ãƒã‚¤ãƒˆç›®ã‚ªãƒšãƒ©ãƒ³ãƒ‰
    input  logic [7:0]  reg_x,
    input  logic [7:0]  reg_y,

    output logic [15:0] effective_addr,
    output logic [2:0]  addr_mode,
    output logic [1:0]  instruction_length
);

    // ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰å®šç¾©
    localparam IMMEDIATE     = 3'b000;
    localparam ZERO_PAGE     = 3'b001;
    localparam ZERO_PAGE_X   = 3'b010;
    localparam ABSOLUTE      = 3'b011;
    localparam ABSOLUTE_X    = 3'b100;
    localparam ABSOLUTE_Y    = 3'b101;
    localparam INDEXED_IND   = 3'b110;
    localparam INDIRECT_IND  = 3'b111;

    always_comb begin
        // ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤
        effective_addr = 16'h0000;
        addr_mode = IMMEDIATE;
        instruction_length = 2'd1;

        case (opcode)
            // LDA Immediate - #$nn
            8'hA9: begin
                effective_addr = {8'h00, operand1};
                addr_mode = IMMEDIATE;
                instruction_length = 2'd2;
            end

            // LDA Zero Page - $nn
            8'hA5: begin
                effective_addr = {8'h00, operand1};
                addr_mode = ZERO_PAGE;
                instruction_length = 2'd2;
            end

            // LDA Zero Page,X - $nn,X
            8'hB5: begin
                effective_addr = {8'h00, operand1 + reg_x};
                addr_mode = ZERO_PAGE_X;
                instruction_length = 2'd2;
            end

            // LDA Absolute - $nnnn
            8'hAD: begin
                effective_addr = {operand2, operand1};  // ãƒªãƒˆãƒ«ã‚¨ãƒ³ãƒ‡ã‚£ã‚¢ãƒ³
                addr_mode = ABSOLUTE;
                instruction_length = 2'd3;
            end

            // TODO: ä»–ã®ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã‚’å®Ÿè£…

            default: begin
                effective_addr = 16'h0000;
                addr_mode = IMMEDIATE;
                instruction_length = 2'd1;
            end
        endcase
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’2: å‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€æ‹¡å¼µç‰ˆ

```systemverilog
module instruction_decoder (
    input  logic [7:0] opcode,

    // å‘½ä»¤ã‚¿ã‚¤ãƒ—
    output logic is_load,
    output logic is_store,
    output logic is_arithmetic,
    output logic is_logical,
    output logic is_shift,
    output logic is_branch,
    output logic is_jump,
    output logic is_transfer,

    // ãƒ¬ã‚¸ã‚¹ã‚¿é¸æŠ
    output logic use_reg_a,
    output logic use_reg_x,
    output logic use_reg_y,

    // ãƒ•ãƒ©ã‚°å½±éŸ¿
    output logic affects_n,
    output logic affects_z,
    output logic affects_c,
    output logic affects_v
);

    always_comb begin
        // ãƒ‡ãƒ•ã‚©ãƒ«ãƒˆå€¤
        {is_load, is_store, is_arithmetic, is_logical} = 4'b0000;
        {is_shift, is_branch, is_jump, is_transfer} = 4'b0000;
        {use_reg_a, use_reg_x, use_reg_y} = 3'b000;
        {affects_n, affects_z, affects_c, affects_v} = 4'b0000;

        case (opcode)
            // LDA å‘½ä»¤ç¾¤
            8'hA9, 8'hA5, 8'hB5, 8'hAD, 8'hBD, 8'hB9, 8'hA1, 8'hB1: begin
                is_load = 1'b1;
                use_reg_a = 1'b1;
                affects_n = 1'b1;
                affects_z = 1'b1;
            end

            // ADC å‘½ä»¤ç¾¤
            8'h69, 8'h65, 8'h75, 8'h6D, 8'h7D, 8'h79, 8'h61, 8'h71: begin
                is_arithmetic = 1'b1;
                use_reg_a = 1'b1;
                affects_n = 1'b1;
                affects_z = 1'b1;
                affects_c = 1'b1;
                affects_v = 1'b1;
            end

            // TAX
            8'hAA: begin
                is_transfer = 1'b1;
                use_reg_a = 1'b1;
                use_reg_x = 1'b1;
                affects_n = 1'b1;
                affects_z = 1'b1;
            end

            // TODO: ä»–ã®å‘½ä»¤ã‚’å®Ÿè£…

            default: begin
                // æœªçŸ¥ã®å‘½ä»¤
            end
        endcase
    end

endmodule
```

## ğŸ› ï¸ å®Ÿç¿’3: åˆ†å²è¨ˆç®—å™¨

```systemverilog
module branch_calculator (
    input  logic [7:0]  branch_offset,  // ç¬¦å·ä»˜ã8bit
    input  logic [15:0] pc,             // ç¾åœ¨ã®PC
    output logic [15:0] branch_target
);

    logic [15:0] signed_offset;

    always_comb begin
        // 8bitç¬¦å·ä»˜ãã‚’16bitã«æ‹¡å¼µ
        if (branch_offset[7]) begin
            signed_offset = {8'hFF, branch_offset};  // è² æ•°
        end else begin
            signed_offset = {8'h00, branch_offset};  // æ­£æ•°
        end

        branch_target = pc + signed_offset;
    end

endmodule
```

## ğŸ“ èª²é¡Œ

### åŸºç¤èª²é¡Œ
1. å…¨ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã®å®Ÿè£…
2. ä¸»è¦å‘½ä»¤ã®å®Œå…¨ãªãƒ‡ã‚³ãƒ¼ãƒ€
3. åˆ†å²å‘½ä»¤ã®ãƒ†ã‚¹ãƒˆã‚±ãƒ¼ã‚¹ä½œæˆ

### ç™ºå±•èª²é¡Œ
1. å‘½ä»¤ã‚µã‚¤ã‚¯ãƒ«æ•°è¨ˆç®—å™¨
2. ãƒšãƒ¼ã‚¸å¢ƒç•Œè¶Šãˆã®æ¤œå‡º
3. ä¸æ­£å‘½ä»¤ã®æ¤œå‡ºæ©Ÿèƒ½

## ğŸ“š é‡è¦ãªå®Ÿè£…ã®ãƒã‚¤ãƒ³ãƒˆ

### ãƒªãƒˆãƒ«ã‚¨ãƒ³ãƒ‡ã‚£ã‚¢ãƒ³
6502ã¯16bitã‚¢ãƒ‰ãƒ¬ã‚¹ã‚’ãƒªãƒˆãƒ«ã‚¨ãƒ³ãƒ‡ã‚£ã‚¢ãƒ³ã§æ ¼ç´:
```
ã‚¢ãƒ‰ãƒ¬ã‚¹ $1234 ã¯ ãƒ¡ãƒ¢ãƒªä¸Šã§ [34] [12] ã®é †
```

### ãƒšãƒ¼ã‚¸å¢ƒç•Œè¶Šãˆ
ä¸€éƒ¨ã®ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰ã§ãƒšãƒ¼ã‚¸å¢ƒç•Œã‚’è¶Šãˆã‚‹ã¨è¿½åŠ ã‚µã‚¤ã‚¯ãƒ«ãŒå¿…è¦:
- Absolute,X / Absolute,Y
- (zp),Y

### åˆ†å²ã®è¨ˆç®—
ç›¸å¯¾åˆ†å²ã¯ç¾åœ¨ã®PCã‹ã‚‰ã®ç¬¦å·ä»˜ãã‚ªãƒ•ã‚»ãƒƒãƒˆ:
- æ­£ã®å€¤: å‰æ–¹åˆ†å²
- è² ã®å€¤: å¾Œæ–¹åˆ†å²
- ç¯„å›²: -128 ï½ +127

## ğŸ“š ä»Šæ—¥å­¦ã‚“ã ã“ã¨

- [ ] 13ç¨®é¡ã®ã‚¢ãƒ‰ãƒ¬ãƒƒã‚·ãƒ³ã‚°ãƒ¢ãƒ¼ãƒ‰
- [ ] å‘½ä»¤ã®åˆ†é¡ã¨ç‰¹å¾´
- [ ] æœ‰åŠ¹ã‚¢ãƒ‰ãƒ¬ã‚¹è¨ˆç®—æ–¹æ³•
- [ ] ãƒªãƒˆãƒ«ã‚¨ãƒ³ãƒ‡ã‚£ã‚¢ãƒ³ã®æ‰±ã„
- [ ] åˆ†å²è¨ˆç®—ã®å®Ÿè£…

## ğŸ¯ æ˜æ—¥ã®äºˆç¿’

Day 06ã§ã¯CPUå®Ÿè£…ã®ç¬¬1æ®µéšã¨ã—ã¦ã€ãƒ‡ã‚³ãƒ¼ãƒ€ã¨ALUã®è©³ç´°å®Ÿè£…ã‚’è¡Œã„ã¾ã™:
- å®Œå…¨ãªå‘½ä»¤ãƒ‡ã‚³ãƒ¼ãƒ€
- ALUè¨­è¨ˆã¨å®Ÿè£…
- ãƒ•ãƒ©ã‚°ç”Ÿæˆãƒ­ã‚¸ãƒƒã‚¯