#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x14b6ab400 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14b69b580 .scope module, "tb_e2e_inference" "tb_e2e_inference" 3 15;
 .timescale -9 -12;
P_0x14b610fe0 .param/l "CLK" 0 3 17, +C4<00000000000000000000000000001010>;
P_0x14b611020 .param/l "OP_HALT" 1 3 70, C4<11111111>;
P_0x14b611060 .param/l "OP_SYNC" 1 3 69, C4<00000100>;
P_0x14b6110a0 .param/l "OP_TENSOR" 1 3 67, C4<00000001>;
P_0x14b6110e0 .param/l "OP_VECTOR" 1 3 68, C4<00000010>;
P_0x14b611120 .param/l "SRAM_WIDTH" 0 3 18, +C4<00000000000000000000000100000000>;
P_0x14b611160 .param/l "SYNC_MXU" 1 3 75, C4<00000001>;
P_0x14b6111a0 .param/l "SYNC_VPU" 1 3 76, C4<00000010>;
P_0x14b6111e0 .param/l "VOP_ADD" 1 3 71, C4<00000001>;
P_0x14b611220 .param/l "VOP_LOAD" 1 3 73, C4<00110000>;
P_0x14b611260 .param/l "VOP_RELU" 1 3 72, C4<00010000>;
P_0x14b6112a0 .param/l "VOP_STORE" 1 3 74, C4<00110001>;
v0x600002efec70_0 .var/s "actual", 31 0;
v0x600002efed00_0 .net "axi_araddr", 39 0, L_0x6000037a1ea0;  1 drivers
v0x600002efed90_0 .net "axi_arlen", 7 0, L_0x6000037a1f10;  1 drivers
v0x600002efee20_0 .var "axi_arready", 0 0;
v0x600002efeeb0_0 .net "axi_arvalid", 0 0, L_0x6000037a1ff0;  1 drivers
v0x600002efef40_0 .net "axi_awaddr", 39 0, L_0x6000037a1c00;  1 drivers
v0x600002efefd0_0 .net "axi_awlen", 7 0, L_0x6000037a1c70;  1 drivers
v0x600002eff060_0 .var "axi_awready", 0 0;
v0x600002eff0f0_0 .net "axi_awvalid", 0 0, L_0x6000037a1ce0;  1 drivers
L_0x15009a968 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002eff180_0 .net "axi_bready", 0 0, L_0x15009a968;  1 drivers
v0x600002eff210_0 .var "axi_bresp", 1 0;
v0x600002eff2a0_0 .var "axi_bvalid", 0 0;
v0x600002eff330_0 .var "axi_rdata", 255 0;
v0x600002eff3c0_0 .var "axi_rlast", 0 0;
v0x600002eff450_0 .net "axi_rready", 0 0, L_0x6000037a2060;  1 drivers
v0x600002eff4e0_0 .var "axi_rvalid", 0 0;
v0x600002eff570_0 .net "axi_wdata", 255 0, L_0x6000037a1d50;  1 drivers
v0x600002eff600_0 .net "axi_wlast", 0 0, L_0x6000037a1dc0;  1 drivers
v0x600002eff690_0 .var "axi_wready", 0 0;
v0x600002eff720_0 .net "axi_wvalid", 0 0, L_0x6000037a1e30;  1 drivers
v0x600002eff7b0_0 .var "clk", 0 0;
v0x600002eff840_0 .var/i "errors", 31 0;
v0x600002eff8d0_0 .var/s "expected", 31 0;
v0x600002eff960_0 .var "global_sync_in", 0 0;
v0x600002eff9f0_0 .var/i "i", 31 0;
v0x600002effa80_0 .var "noc_rx_addr", 19 0;
v0x600002effb10_0 .var "noc_rx_data", 255 0;
v0x600002effba0_0 .var "noc_rx_is_instr", 0 0;
v0x600002effc30_0 .net "noc_rx_ready", 0 0, L_0x600002db6e40;  1 drivers
v0x600002effcc0_0 .var "noc_rx_valid", 0 0;
L_0x15009a9f8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002effd50_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  1 drivers
L_0x15009a9b0 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002effde0_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  1 drivers
v0x600002effe70_0 .var "noc_tx_ready", 0 0;
L_0x15009aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002efff00_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  1 drivers
v0x600002ef0000_0 .var "ones_row", 255 0;
v0x600002ef0090_0 .var "rst_n", 0 0;
v0x600002ef0120_0 .var "sync_grant", 0 0;
v0x600002ef01b0_0 .net "sync_request", 0 0, L_0x6000037addc0;  1 drivers
v0x600002ef0240_0 .net "tpc_busy", 0 0, L_0x6000037adf80;  1 drivers
v0x600002ef02d0_0 .net "tpc_done", 0 0, L_0x6000037ade30;  1 drivers
v0x600002ef0360_0 .net "tpc_error", 0 0, L_0x6000037add50;  1 drivers
v0x600002ef03f0_0 .var "tpc_start", 0 0;
v0x600002ef0480_0 .var "tpc_start_pc", 19 0;
E_0x6000009e3900 .event negedge, v0x600002e98090_0;
S_0x14b6a97c0 .scope module, "dut" "tensor_processing_cluster" 3 51, 4 15 0, S_0x14b69b580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tpc_start";
    .port_info 3 /INPUT 20 "tpc_start_pc";
    .port_info 4 /OUTPUT 1 "tpc_busy";
    .port_info 5 /OUTPUT 1 "tpc_done";
    .port_info 6 /OUTPUT 1 "tpc_error";
    .port_info 7 /INPUT 1 "global_sync_in";
    .port_info 8 /OUTPUT 1 "sync_request";
    .port_info 9 /INPUT 1 "sync_grant";
    .port_info 10 /INPUT 256 "noc_rx_data";
    .port_info 11 /INPUT 20 "noc_rx_addr";
    .port_info 12 /INPUT 1 "noc_rx_valid";
    .port_info 13 /OUTPUT 1 "noc_rx_ready";
    .port_info 14 /INPUT 1 "noc_rx_is_instr";
    .port_info 15 /OUTPUT 256 "noc_tx_data";
    .port_info 16 /OUTPUT 20 "noc_tx_addr";
    .port_info 17 /OUTPUT 1 "noc_tx_valid";
    .port_info 18 /INPUT 1 "noc_tx_ready";
    .port_info 19 /OUTPUT 40 "axi_awaddr";
    .port_info 20 /OUTPUT 8 "axi_awlen";
    .port_info 21 /OUTPUT 1 "axi_awvalid";
    .port_info 22 /INPUT 1 "axi_awready";
    .port_info 23 /OUTPUT 256 "axi_wdata";
    .port_info 24 /OUTPUT 1 "axi_wlast";
    .port_info 25 /OUTPUT 1 "axi_wvalid";
    .port_info 26 /INPUT 1 "axi_wready";
    .port_info 27 /INPUT 2 "axi_bresp";
    .port_info 28 /INPUT 1 "axi_bvalid";
    .port_info 29 /OUTPUT 1 "axi_bready";
    .port_info 30 /OUTPUT 40 "axi_araddr";
    .port_info 31 /OUTPUT 8 "axi_arlen";
    .port_info 32 /OUTPUT 1 "axi_arvalid";
    .port_info 33 /INPUT 1 "axi_arready";
    .port_info 34 /INPUT 256 "axi_rdata";
    .port_info 35 /INPUT 1 "axi_rlast";
    .port_info 36 /INPUT 1 "axi_rvalid";
    .port_info 37 /OUTPUT 1 "axi_rready";
P_0x14b810c00 .param/l "ACC_WIDTH" 0 4 19, +C4<00000000000000000000000000100000>;
P_0x14b810c40 .param/l "ARRAY_SIZE" 0 4 17, +C4<00000000000000000000000000000100>;
P_0x14b810c80 .param/l "DATA_WIDTH" 0 4 18, +C4<00000000000000000000000000001000>;
P_0x14b810cc0 .param/l "EXT_ADDR_W" 0 4 32, +C4<00000000000000000000000000101000>;
P_0x14b810d00 .param/l "EXT_DATA_W" 0 4 33, +C4<00000000000000000000000100000000>;
P_0x14b810d40 .param/l "MXU_COMPUTE" 1 4 250, C4<010>;
P_0x14b810d80 .param/l "MXU_DONE" 1 4 252, C4<100>;
P_0x14b810dc0 .param/l "MXU_DRAIN" 1 4 251, C4<011>;
P_0x14b810e00 .param/l "MXU_IDLE" 1 4 248, C4<000>;
P_0x14b810e40 .param/l "MXU_LOAD_W" 1 4 249, C4<001>;
P_0x14b810e80 .param/l "SRAM_ADDR_W" 0 4 29, +C4<00000000000000000000000000010100>;
P_0x14b810ec0 .param/l "SRAM_BANKS" 0 4 26, +C4<00000000000000000000000000000100>;
P_0x14b810f00 .param/l "SRAM_DEPTH" 0 4 27, +C4<00000000000000000000000100000000>;
P_0x14b810f40 .param/l "SRAM_WIDTH" 0 4 28, +C4<00000000000000000000000100000000>;
P_0x14b810f80 .param/l "TPC_ID" 0 4 36, +C4<00000000000000000000000000000000>;
P_0x14b810fc0 .param/l "VPU_DATA_W" 0 4 23, +C4<00000000000000000000000000010000>;
P_0x14b811000 .param/l "VPU_LANES" 0 4 22, +C4<00000000000000000000000000010000>;
L_0x6000037aed10 .functor BUFZ 1, v0x600002efc3f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1500 .functor OR 1, L_0x600002db3ca0, L_0x600002db3e80, C4<0>, C4<0>;
L_0x6000037a1570 .functor AND 1, L_0x6000037a1490, L_0x6000037a1500, C4<1>, C4<1>;
L_0x6000037a15e0 .functor BUFZ 1, v0x600002efd440_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1650 .functor BUFZ 1, v0x600002efcf30_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a2220 .functor AND 1, v0x600002effcc0_0, L_0x600002db6e40, C4<1>, C4<1>;
L_0x6000037a2290 .functor AND 1, L_0x6000037a2220, L_0x600002db6ee0, C4<1>, C4<1>;
v0x600002efa370_0 .net *"_ivl_24", 19 0, L_0x600002db35c0;  1 drivers
L_0x15009a530 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002efa400_0 .net *"_ivl_27", 3 0, L_0x15009a530;  1 drivers
v0x600002efa490_0 .net *"_ivl_28", 19 0, L_0x600002db3660;  1 drivers
L_0x15009a578 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002efa520_0 .net *"_ivl_31", 14 0, L_0x15009a578;  1 drivers
L_0x15009a5c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002efa5b0_0 .net/2u *"_ivl_34", 2 0, L_0x15009a5c0;  1 drivers
v0x600002efa640_0 .net *"_ivl_38", 19 0, L_0x600002db3840;  1 drivers
L_0x15009a608 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002efa6d0_0 .net *"_ivl_41", 3 0, L_0x15009a608;  1 drivers
v0x600002efa760_0 .net *"_ivl_42", 19 0, L_0x600002db38e0;  1 drivers
L_0x15009a650 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002efa7f0_0 .net *"_ivl_45", 3 0, L_0x15009a650;  1 drivers
L_0x15009a698 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002efa880_0 .net/2u *"_ivl_48", 2 0, L_0x15009a698;  1 drivers
v0x600002efa910_0 .net *"_ivl_52", 19 0, L_0x600002db3ac0;  1 drivers
L_0x15009a6e0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002efa9a0_0 .net *"_ivl_55", 3 0, L_0x15009a6e0;  1 drivers
v0x600002efaa30_0 .net *"_ivl_56", 19 0, L_0x600002db3b60;  1 drivers
L_0x15009a728 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002efaac0_0 .net *"_ivl_59", 3 0, L_0x15009a728;  1 drivers
L_0x15009a770 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x600002efab50_0 .net *"_ivl_63", 127 0, L_0x15009a770;  1 drivers
v0x600002efabe0_0 .net *"_ivl_65", 127 0, L_0x600002db3d40;  1 drivers
L_0x15009a7b8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002efac70_0 .net/2u *"_ivl_68", 2 0, L_0x15009a7b8;  1 drivers
v0x600002efad00_0 .net *"_ivl_70", 0 0, L_0x600002db3ca0;  1 drivers
L_0x15009a800 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002efad90_0 .net/2u *"_ivl_72", 2 0, L_0x15009a800;  1 drivers
v0x600002efae20_0 .net *"_ivl_74", 0 0, L_0x600002db3e80;  1 drivers
v0x600002efaeb0_0 .net *"_ivl_77", 0 0, L_0x6000037a1500;  1 drivers
v0x600002efaf40_0 .net *"_ivl_87", 0 0, L_0x6000037a2220;  1 drivers
v0x600002efafd0_0 .net *"_ivl_89", 0 0, L_0x600002db6ee0;  1 drivers
v0x600002efb060_0 .var "act_data_d", 31 0;
v0x600002efb0f0_0 .var "act_valid_d", 0 0;
v0x600002efb180_0 .var "act_valid_d2", 0 0;
v0x600002efb210_0 .net "axi_araddr", 39 0, L_0x6000037a1ea0;  alias, 1 drivers
v0x600002efb2a0_0 .net "axi_arlen", 7 0, L_0x6000037a1f10;  alias, 1 drivers
v0x600002efb330_0 .net "axi_arready", 0 0, v0x600002efee20_0;  1 drivers
v0x600002efb3c0_0 .net "axi_arvalid", 0 0, L_0x6000037a1ff0;  alias, 1 drivers
v0x600002efb450_0 .net "axi_awaddr", 39 0, L_0x6000037a1c00;  alias, 1 drivers
v0x600002efb4e0_0 .net "axi_awlen", 7 0, L_0x6000037a1c70;  alias, 1 drivers
v0x600002efb570_0 .net "axi_awready", 0 0, v0x600002eff060_0;  1 drivers
v0x600002efb600_0 .net "axi_awvalid", 0 0, L_0x6000037a1ce0;  alias, 1 drivers
v0x600002efb690_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600002efb720_0 .net "axi_bresp", 1 0, v0x600002eff210_0;  1 drivers
v0x600002efb7b0_0 .net "axi_bvalid", 0 0, v0x600002eff2a0_0;  1 drivers
v0x600002efb840_0 .net "axi_rdata", 255 0, v0x600002eff330_0;  1 drivers
v0x600002efb8d0_0 .net "axi_rlast", 0 0, v0x600002eff3c0_0;  1 drivers
v0x600002efb960_0 .net "axi_rready", 0 0, L_0x6000037a2060;  alias, 1 drivers
v0x600002efb9f0_0 .net "axi_rvalid", 0 0, v0x600002eff4e0_0;  1 drivers
v0x600002efba80_0 .net "axi_wdata", 255 0, L_0x6000037a1d50;  alias, 1 drivers
v0x600002efbb10_0 .net "axi_wlast", 0 0, L_0x6000037a1dc0;  alias, 1 drivers
v0x600002efbba0_0 .net "axi_wready", 0 0, v0x600002eff690_0;  1 drivers
v0x600002efbc30_0 .net "axi_wvalid", 0 0, L_0x6000037a1e30;  alias, 1 drivers
v0x600002efbcc0_0 .net "clk", 0 0, v0x600002eff7b0_0;  1 drivers
v0x600002efbd50_0 .net "dma_lcp_done", 0 0, L_0x6000037a19d0;  1 drivers
v0x600002efbde0_0 .net "dma_lcp_ready", 0 0, L_0x600002db5f40;  1 drivers
v0x600002efbe70_0 .net "dma_sram_addr", 19 0, v0x600002e98e10_0;  1 drivers
v0x600002efbf00_0 .net "dma_sram_rdata", 255 0, L_0x6000037a21b0;  1 drivers
v0x600002efc000_0 .net "dma_sram_re", 0 0, L_0x6000037a1b90;  1 drivers
v0x600002efc090_0 .net "dma_sram_ready", 0 0, L_0x600002db6da0;  1 drivers
v0x600002efc120_0 .net "dma_sram_wdata", 255 0, L_0x6000037a1ab0;  1 drivers
v0x600002efc1b0_0 .net "dma_sram_we", 0 0, L_0x6000037a1b20;  1 drivers
v0x600002efc240_0 .net "global_sync_in", 0 0, v0x600002eff960_0;  1 drivers
v0x600002efc2d0 .array "instr_mem", 4095 0, 127 0;
v0x600002efc360_0 .var "instr_rdata_reg", 127 0;
v0x600002efc3f0_0 .var "instr_valid_reg", 0 0;
v0x600002efc480_0 .net "lcp_dma_cmd", 127 0, v0x600002e9a910_0;  1 drivers
v0x600002efc510_0 .net "lcp_dma_valid", 0 0, L_0x6000037ae060;  1 drivers
v0x600002efc5a0_0 .net "lcp_imem_addr", 19 0, L_0x6000037aeae0;  1 drivers
v0x600002efc630_0 .net "lcp_imem_data", 127 0, v0x600002efc360_0;  1 drivers
v0x600002efc6c0_0 .net "lcp_imem_re", 0 0, L_0x6000037aeb50;  1 drivers
v0x600002efc750_0 .net "lcp_imem_valid", 0 0, L_0x6000037aed10;  1 drivers
v0x600002efc7e0_0 .net "lcp_mxu_cmd", 127 0, v0x600002e9b600_0;  1 drivers
v0x600002efc870_0 .net "lcp_mxu_valid", 0 0, L_0x6000037ae300;  1 drivers
v0x600002efc900_0 .net "lcp_vpu_cmd", 127 0, v0x600002e9c240_0;  1 drivers
v0x600002efc990_0 .net "lcp_vpu_valid", 0 0, L_0x6000037ae140;  1 drivers
v0x600002efca20_0 .net "mxu_a_addr", 19 0, L_0x600002db3980;  1 drivers
v0x600002efcab0_0 .net "mxu_a_rdata", 255 0, L_0x6000037a20d0;  1 drivers
v0x600002efcb40_0 .net "mxu_a_re", 0 0, L_0x600002db3a20;  1 drivers
v0x600002efcbd0_0 .net "mxu_a_ready", 0 0, L_0x600002db6c60;  1 drivers
v0x600002efcc60_0 .net "mxu_cfg_k", 15 0, L_0x600002dbd900;  1 drivers
v0x600002efccf0_0 .net "mxu_cfg_m", 15 0, L_0x600002dbd7c0;  1 drivers
v0x600002efcd80_0 .net "mxu_cfg_n", 15 0, L_0x600002dbd860;  1 drivers
v0x600002efce10_0 .var "mxu_col_cnt", 4 0;
v0x600002efcea0_0 .var "mxu_cycle_cnt", 15 0;
v0x600002efcf30_0 .var "mxu_done_reg", 0 0;
v0x600002efcfc0_0 .net "mxu_dst_addr", 15 0, L_0x600002dbd5e0;  1 drivers
v0x600002efd050_0 .net "mxu_lcp_done", 0 0, L_0x6000037a1650;  1 drivers
v0x600002efd0e0_0 .net "mxu_lcp_ready", 0 0, L_0x6000037a15e0;  1 drivers
v0x600002efd170_0 .net "mxu_o_addr", 19 0, L_0x600002db3c00;  1 drivers
v0x600002efd200_0 .net "mxu_o_ready", 0 0, L_0x600002db6d00;  1 drivers
v0x600002efd290_0 .net "mxu_o_wdata", 255 0, L_0x600002db3de0;  1 drivers
v0x600002efd320_0 .net "mxu_o_we", 0 0, L_0x6000037a1570;  1 drivers
v0x600002efd3b0_0 .var "mxu_out_cnt", 15 0;
v0x600002efd440_0 .var "mxu_ready_reg", 0 0;
v0x600002efd4d0_0 .net "mxu_src0_addr", 15 0, L_0x600002dbd680;  1 drivers
v0x600002efd560_0 .net "mxu_src1_addr", 15 0, L_0x600002dbd720;  1 drivers
v0x600002efd5f0_0 .var "mxu_start_array", 0 0;
v0x600002efd680_0 .var "mxu_start_array_d", 0 0;
v0x600002efd710_0 .var "mxu_state", 2 0;
v0x600002efd7a0_0 .net "mxu_subop", 7 0, L_0x600002dbd540;  1 drivers
v0x600002efd830_0 .net "mxu_w_addr", 19 0, L_0x600002db3700;  1 drivers
v0x600002efd8c0_0 .net "mxu_w_rdata", 255 0, v0x600002e878d0_0;  1 drivers
v0x600002efd950_0 .net "mxu_w_re", 0 0, L_0x600002db37a0;  1 drivers
v0x600002efd9e0_0 .net "mxu_w_ready", 0 0, L_0x600002db6b20;  1 drivers
v0x600002efda70_0 .net "noc_data_write", 0 0, L_0x6000037a2290;  1 drivers
v0x600002efdb00_0 .net "noc_rx_addr", 19 0, v0x600002effa80_0;  1 drivers
v0x600002efdb90_0 .net "noc_rx_data", 255 0, v0x600002effb10_0;  1 drivers
v0x600002efdc20_0 .net "noc_rx_is_instr", 0 0, v0x600002effba0_0;  1 drivers
v0x600002efdcb0_0 .net "noc_rx_ready", 0 0, L_0x600002db6e40;  alias, 1 drivers
v0x600002efdd40_0 .net "noc_rx_valid", 0 0, v0x600002effcc0_0;  1 drivers
v0x600002efddd0_0 .net "noc_tx_addr", 19 0, L_0x15009a9f8;  alias, 1 drivers
v0x600002efde60_0 .net "noc_tx_data", 255 0, L_0x15009a9b0;  alias, 1 drivers
v0x600002efdef0_0 .net "noc_tx_ready", 0 0, v0x600002effe70_0;  1 drivers
v0x600002efdf80_0 .net "noc_tx_valid", 0 0, L_0x15009aa40;  alias, 1 drivers
v0x600002efe010_0 .net "rst_n", 0 0, v0x600002ef0090_0;  1 drivers
v0x600002efe0a0_0 .net "sync_grant", 0 0, v0x600002ef0120_0;  1 drivers
v0x600002efe130_0 .net "sync_request", 0 0, L_0x6000037addc0;  alias, 1 drivers
v0x600002efe1c0_0 .net "systolic_busy", 0 0, L_0x6000037a13b0;  1 drivers
v0x600002efe250_0 .net "systolic_done", 0 0, L_0x600002db30c0;  1 drivers
v0x600002efe2e0_0 .net "systolic_result", 127 0, L_0x600002db2c60;  1 drivers
v0x600002efe370_0 .net "systolic_result_valid", 0 0, L_0x6000037a1490;  1 drivers
v0x600002efe400_0 .net "tpc_busy", 0 0, L_0x6000037adf80;  alias, 1 drivers
v0x600002efe490_0 .net "tpc_done", 0 0, L_0x6000037ade30;  alias, 1 drivers
v0x600002efe520_0 .net "tpc_error", 0 0, L_0x6000037add50;  alias, 1 drivers
v0x600002efe5b0_0 .net "tpc_start", 0 0, v0x600002ef03f0_0;  1 drivers
v0x600002efe640_0 .net "tpc_start_pc", 19 0, v0x600002ef0480_0;  1 drivers
v0x600002efe6d0_0 .net "vpu_lcp_done", 0 0, L_0x6000037a17a0;  1 drivers
v0x600002efe760_0 .net "vpu_lcp_ready", 0 0, L_0x600002db5a40;  1 drivers
v0x600002efe7f0_0 .net "vpu_sram_addr", 19 0, v0x600002ef9710_0;  1 drivers
v0x600002efe880_0 .net "vpu_sram_rdata", 255 0, L_0x6000037a2140;  1 drivers
v0x600002efe910_0 .net "vpu_sram_re", 0 0, L_0x6000037a1960;  1 drivers
v0x600002efe9a0_0 .net "vpu_sram_ready", 0 0, L_0x600002db6bc0;  1 drivers
v0x600002efea30_0 .net "vpu_sram_wdata", 255 0, L_0x6000037a1880;  1 drivers
v0x600002efeac0_0 .net "vpu_sram_we", 0 0, L_0x6000037a18f0;  1 drivers
v0x600002efeb50_0 .var "weight_load_col_d", 1 0;
v0x600002efebe0_0 .var "weight_load_en_d", 0 0;
L_0x600002dbd540 .part v0x600002e9b600_0, 112, 8;
L_0x600002dbd5e0 .part v0x600002e9b600_0, 96, 16;
L_0x600002dbd680 .part v0x600002e9b600_0, 80, 16;
L_0x600002dbd720 .part v0x600002e9b600_0, 64, 16;
L_0x600002dbd7c0 .part v0x600002e9b600_0, 48, 16;
L_0x600002dbd860 .part v0x600002e9b600_0, 32, 16;
L_0x600002dbd900 .part v0x600002e9b600_0, 16, 16;
L_0x600002db3520 .part v0x600002e878d0_0, 0, 32;
L_0x600002db35c0 .concat [ 16 4 0 0], L_0x600002dbd720, L_0x15009a530;
L_0x600002db3660 .concat [ 5 15 0 0], v0x600002efce10_0, L_0x15009a578;
L_0x600002db3700 .arith/sum 20, L_0x600002db35c0, L_0x600002db3660;
L_0x600002db37a0 .cmp/eq 3, v0x600002efd710_0, L_0x15009a5c0;
L_0x600002db3840 .concat [ 16 4 0 0], L_0x600002dbd680, L_0x15009a608;
L_0x600002db38e0 .concat [ 16 4 0 0], v0x600002efcea0_0, L_0x15009a650;
L_0x600002db3980 .arith/sum 20, L_0x600002db3840, L_0x600002db38e0;
L_0x600002db3a20 .cmp/eq 3, v0x600002efd710_0, L_0x15009a698;
L_0x600002db3ac0 .concat [ 16 4 0 0], L_0x600002dbd5e0, L_0x15009a6e0;
L_0x600002db3b60 .concat [ 16 4 0 0], v0x600002efd3b0_0, L_0x15009a728;
L_0x600002db3c00 .arith/sum 20, L_0x600002db3ac0, L_0x600002db3b60;
L_0x600002db3d40 .part L_0x600002db2c60, 0, 128;
L_0x600002db3de0 .concat [ 128 128 0 0], L_0x600002db3d40, L_0x15009a770;
L_0x600002db3ca0 .cmp/eq 3, v0x600002efd710_0, L_0x15009a7b8;
L_0x600002db3e80 .cmp/eq 3, v0x600002efd710_0, L_0x15009a800;
L_0x600002db6e40 .reduce/nor L_0x6000037adf80;
L_0x600002db6ee0 .reduce/nor v0x600002effba0_0;
S_0x14b66c530 .scope module, "dma_inst" "dma_engine" 4 431, 5 14 0, S_0x14b6a97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x14b823200 .param/l "BYTES_PER_WORD" 1 5 101, +C4<00000000000000000000000000100000>;
P_0x14b823240 .param/l "DATA_WIDTH" 0 5 17, +C4<00000000000000000000000100000000>;
P_0x14b823280 .param/l "DMA_LOAD" 1 5 98, C4<00000001>;
P_0x14b8232c0 .param/l "DMA_STORE" 1 5 99, C4<00000010>;
P_0x14b823300 .param/l "EXT_ADDR_W" 0 5 15, +C4<00000000000000000000000000101000>;
P_0x14b823340 .param/l "INT_ADDR_W" 0 5 16, +C4<00000000000000000000000000010100>;
P_0x14b823380 .param/l "MAX_BURST" 0 5 18, +C4<00000000000000000000000000010000>;
P_0x14b8233c0 .param/l "S_DECODE" 1 5 108, C4<0001>;
P_0x14b823400 .param/l "S_DONE" 1 5 123, C4<1100>;
P_0x14b823440 .param/l "S_IDLE" 1 5 107, C4<0000>;
P_0x14b823480 .param/l "S_LOAD_ADDR" 1 5 110, C4<0010>;
P_0x14b8234c0 .param/l "S_LOAD_DATA" 1 5 111, C4<0011>;
P_0x14b823500 .param/l "S_LOAD_WRITE" 1 5 112, C4<0100>;
P_0x14b823540 .param/l "S_NEXT_COL" 1 5 121, C4<1010>;
P_0x14b823580 .param/l "S_NEXT_ROW" 1 5 122, C4<1011>;
P_0x14b8235c0 .param/l "S_STORE_ADDR" 1 5 117, C4<0111>;
P_0x14b823600 .param/l "S_STORE_CAP" 1 5 116, C4<1101>;
P_0x14b823640 .param/l "S_STORE_DATA" 1 5 118, C4<1000>;
P_0x14b823680 .param/l "S_STORE_REQ" 1 5 114, C4<0101>;
P_0x14b8236c0 .param/l "S_STORE_RESP" 1 5 119, C4<1001>;
P_0x14b823700 .param/l "S_STORE_WAIT" 1 5 115, C4<0110>;
L_0x6000037a19d0 .functor BUFZ 1, v0x600002e98510_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1ab0 .functor BUFZ 256, v0x600002e99170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037a1b20 .functor BUFZ 1, v0x600002e99290_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1b90 .functor BUFZ 1, v0x600002e98fc0_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1c00 .functor BUFZ 40, v0x600002ea7450_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000037a1c70 .functor BUFZ 8, v0x600002ea7570_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000037a1ce0 .functor BUFZ 1, v0x600002ea7720_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1d50 .functor BUFZ 256, v0x600002ea7cc0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037a1dc0 .functor BUFZ 1, v0x600002ea7de0_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1e30 .functor BUFZ 1, v0x600002ea06c0_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1ea0 .functor BUFZ 40, v0x600002ea7060_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x6000037a1f10 .functor BUFZ 8, v0x600002ea7180_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x6000037a1ff0 .functor BUFZ 1, v0x600002ea7330_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a2060 .functor BUFZ 1, v0x600002ea7b10_0, C4<0>, C4<0>, C4<0>;
L_0x15009a920 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002ea6f40_0 .net/2u *"_ivl_14", 3 0, L_0x15009a920;  1 drivers
v0x600002ea6fd0_0 .net "axi_araddr", 39 0, L_0x6000037a1ea0;  alias, 1 drivers
v0x600002ea7060_0 .var "axi_araddr_reg", 39 0;
v0x600002ea70f0_0 .net "axi_arlen", 7 0, L_0x6000037a1f10;  alias, 1 drivers
v0x600002ea7180_0 .var "axi_arlen_reg", 7 0;
v0x600002ea7210_0 .net "axi_arready", 0 0, v0x600002efee20_0;  alias, 1 drivers
v0x600002ea72a0_0 .net "axi_arvalid", 0 0, L_0x6000037a1ff0;  alias, 1 drivers
v0x600002ea7330_0 .var "axi_arvalid_reg", 0 0;
v0x600002ea73c0_0 .net "axi_awaddr", 39 0, L_0x6000037a1c00;  alias, 1 drivers
v0x600002ea7450_0 .var "axi_awaddr_reg", 39 0;
v0x600002ea74e0_0 .net "axi_awlen", 7 0, L_0x6000037a1c70;  alias, 1 drivers
v0x600002ea7570_0 .var "axi_awlen_reg", 7 0;
v0x600002ea7600_0 .net "axi_awready", 0 0, v0x600002eff060_0;  alias, 1 drivers
v0x600002ea7690_0 .net "axi_awvalid", 0 0, L_0x6000037a1ce0;  alias, 1 drivers
v0x600002ea7720_0 .var "axi_awvalid_reg", 0 0;
v0x600002ea77b0_0 .net "axi_bready", 0 0, L_0x15009a968;  alias, 1 drivers
v0x600002ea7840_0 .net "axi_bresp", 1 0, v0x600002eff210_0;  alias, 1 drivers
v0x600002ea78d0_0 .net "axi_bvalid", 0 0, v0x600002eff2a0_0;  alias, 1 drivers
v0x600002ea7960_0 .net "axi_rdata", 255 0, v0x600002eff330_0;  alias, 1 drivers
v0x600002ea79f0_0 .net "axi_rlast", 0 0, v0x600002eff3c0_0;  alias, 1 drivers
v0x600002ea7a80_0 .net "axi_rready", 0 0, L_0x6000037a2060;  alias, 1 drivers
v0x600002ea7b10_0 .var "axi_rready_reg", 0 0;
v0x600002ea7ba0_0 .net "axi_rvalid", 0 0, v0x600002eff4e0_0;  alias, 1 drivers
v0x600002ea7c30_0 .net "axi_wdata", 255 0, L_0x6000037a1d50;  alias, 1 drivers
v0x600002ea7cc0_0 .var "axi_wdata_reg", 255 0;
v0x600002ea7d50_0 .net "axi_wlast", 0 0, L_0x6000037a1dc0;  alias, 1 drivers
v0x600002ea7de0_0 .var "axi_wlast_reg", 0 0;
v0x600002ea7e70_0 .net "axi_wready", 0 0, v0x600002eff690_0;  alias, 1 drivers
v0x600002ea7f00_0 .net "axi_wvalid", 0 0, L_0x6000037a1e30;  alias, 1 drivers
v0x600002ea06c0_0 .var "axi_wvalid_reg", 0 0;
v0x600002ea0630_0 .net "cfg_cols", 11 0, L_0x600002db5d60;  1 drivers
v0x600002e98000_0 .net "cfg_rows", 11 0, L_0x600002db5cc0;  1 drivers
v0x600002e98090_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e98120_0 .net "cmd", 127 0, v0x600002e9a910_0;  alias, 1 drivers
v0x600002e981b0_0 .net "cmd_done", 0 0, L_0x6000037a19d0;  alias, 1 drivers
v0x600002e98240_0 .net "cmd_ready", 0 0, L_0x600002db5f40;  alias, 1 drivers
v0x600002e982d0_0 .net "cmd_valid", 0 0, L_0x6000037ae060;  alias, 1 drivers
v0x600002e98360_0 .var "col_count", 11 0;
v0x600002e983f0_0 .var "cols_cfg", 11 0;
v0x600002e98480_0 .var "data_buf", 255 0;
v0x600002e98510_0 .var "done_reg", 0 0;
v0x600002e985a0_0 .net "ext_addr", 39 0, L_0x600002db5b80;  1 drivers
v0x600002e98630_0 .var "ext_base", 39 0;
v0x600002e986c0_0 .var "ext_ptr", 39 0;
v0x600002e98750_0 .net "ext_stride", 11 0, L_0x600002db5e00;  1 drivers
v0x600002e987e0_0 .var "ext_stride_cfg", 11 0;
v0x600002e98870_0 .net "int_addr", 19 0, L_0x600002db5c20;  1 drivers
v0x600002e98900_0 .var "int_base", 19 0;
v0x600002e98990_0 .var "int_ptr", 19 0;
v0x600002e98a20_0 .net "int_stride", 11 0, L_0x600002db5ea0;  1 drivers
v0x600002e98ab0_0 .var "int_stride_cfg", 11 0;
v0x600002e98b40_0 .var "op_type", 7 0;
v0x600002e98bd0_0 .var "row_count", 11 0;
v0x600002e98c60_0 .var "rows_cfg", 11 0;
v0x600002e98cf0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e98d80_0 .net "sram_addr", 19 0, v0x600002e98e10_0;  alias, 1 drivers
v0x600002e98e10_0 .var "sram_addr_reg", 19 0;
v0x600002e98ea0_0 .net "sram_rdata", 255 0, L_0x6000037a21b0;  alias, 1 drivers
v0x600002e98f30_0 .net "sram_re", 0 0, L_0x6000037a1b90;  alias, 1 drivers
v0x600002e98fc0_0 .var "sram_re_reg", 0 0;
v0x600002e99050_0 .net "sram_ready", 0 0, L_0x600002db6da0;  alias, 1 drivers
v0x600002e990e0_0 .net "sram_wdata", 255 0, L_0x6000037a1ab0;  alias, 1 drivers
v0x600002e99170_0 .var "sram_wdata_reg", 255 0;
v0x600002e99200_0 .net "sram_we", 0 0, L_0x6000037a1b20;  alias, 1 drivers
v0x600002e99290_0 .var "sram_we_reg", 0 0;
v0x600002e99320_0 .var "state", 3 0;
v0x600002e993b0_0 .net "subop", 7 0, L_0x600002db5ae0;  1 drivers
E_0x6000009e4280/0 .event negedge, v0x600002e98cf0_0;
E_0x6000009e4280/1 .event posedge, v0x600002e98090_0;
E_0x6000009e4280 .event/or E_0x6000009e4280/0, E_0x6000009e4280/1;
L_0x600002db5ae0 .part v0x600002e9a910_0, 112, 8;
L_0x600002db5b80 .part v0x600002e9a910_0, 72, 40;
L_0x600002db5c20 .part v0x600002e9a910_0, 52, 20;
L_0x600002db5cc0 .part v0x600002e9a910_0, 40, 12;
L_0x600002db5d60 .part v0x600002e9a910_0, 28, 12;
L_0x600002db5e00 .part v0x600002e9a910_0, 16, 12;
L_0x600002db5ea0 .part v0x600002e9a910_0, 4, 12;
L_0x600002db5f40 .cmp/eq 4, v0x600002e99320_0, L_0x15009a920;
S_0x14b696390 .scope module, "lcp_inst" "local_cmd_processor" 4 193, 6 12 0, S_0x14b6a97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x14b821e00 .param/l "INSTR_DEPTH" 0 6 14, +C4<00000000000000000001000000000000>;
P_0x14b821e40 .param/l "INSTR_WIDTH" 0 6 13, +C4<00000000000000000000000010000000>;
P_0x14b821e80 .param/l "MAX_LOOP_NEST" 0 6 15, +C4<00000000000000000000000000000100>;
P_0x14b821ec0 .param/l "OP_BARRIER" 1 6 87, C4<00000111>;
P_0x14b821f00 .param/l "OP_DMA" 1 6 83, C4<00000011>;
P_0x14b821f40 .param/l "OP_ENDLOOP" 1 6 86, C4<00000110>;
P_0x14b821f80 .param/l "OP_HALT" 1 6 88, C4<11111111>;
P_0x14b821fc0 .param/l "OP_LOOP" 1 6 85, C4<00000101>;
P_0x14b822000 .param/l "OP_NOP" 1 6 80, C4<00000000>;
P_0x14b822040 .param/l "OP_SYNC" 1 6 84, C4<00000100>;
P_0x14b822080 .param/l "OP_TENSOR" 1 6 81, C4<00000001>;
P_0x14b8220c0 .param/l "OP_VECTOR" 1 6 82, C4<00000010>;
P_0x14b822100 .param/l "SRAM_ADDR_W" 0 6 16, +C4<00000000000000000000000000010100>;
P_0x14b822140 .param/l "SYNC_ALL" 1 6 94, C4<11111111>;
P_0x14b822180 .param/l "SYNC_DMA" 1 6 93, C4<00000011>;
P_0x14b8221c0 .param/l "SYNC_MXU" 1 6 91, C4<00000001>;
P_0x14b822200 .param/l "SYNC_VPU" 1 6 92, C4<00000010>;
P_0x14b822240 .param/l "S_BARRIER" 1 6 107, C4<0111>;
P_0x14b822280 .param/l "S_CHECK_DEP" 1 6 104, C4<0100>;
P_0x14b8222c0 .param/l "S_DECODE" 1 6 103, C4<0011>;
P_0x14b822300 .param/l "S_ERROR" 1 6 109, C4<1001>;
P_0x14b822340 .param/l "S_FETCH" 1 6 101, C4<0001>;
P_0x14b822380 .param/l "S_FETCH_WAIT" 1 6 102, C4<0010>;
P_0x14b8223c0 .param/l "S_HALTED" 1 6 108, C4<1000>;
P_0x14b822400 .param/l "S_IDLE" 1 6 100, C4<0000>;
P_0x14b822440 .param/l "S_ISSUE" 1 6 105, C4<0101>;
P_0x14b822480 .param/l "S_WAIT_SYNC" 1 6 106, C4<0110>;
L_0x6000037aedf0 .functor AND 1, L_0x600002dbcb40, L_0x600002dbcc80, C4<1>, C4<1>;
L_0x6000037aea70 .functor AND 1, L_0x6000037aedf0, L_0x600002dbc820, C4<1>, C4<1>;
L_0x6000037aeae0 .functor BUFZ 20, v0x600002e9af40_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x6000037aeb50 .functor BUFZ 1, v0x600002e9b0f0_0, C4<0>, C4<0>, C4<0>;
L_0x6000037ae300 .functor BUFZ 1, v0x600002e9b840_0, C4<0>, C4<0>, C4<0>;
L_0x6000037ae140 .functor BUFZ 1, v0x600002e9c480_0, C4<0>, C4<0>, C4<0>;
L_0x6000037ae060 .functor BUFZ 1, v0x600002e9ab50_0, C4<0>, C4<0>, C4<0>;
L_0x6000037adf10 .functor AND 1, L_0x600002dbd2c0, L_0x600002dbd360, C4<1>, C4<1>;
L_0x6000037adf80 .functor AND 1, L_0x6000037adf10, L_0x600002dbd400, C4<1>, C4<1>;
L_0x6000037ade30 .functor BUFZ 1, v0x600002e9ac70_0, C4<0>, C4<0>, C4<0>;
L_0x6000037add50 .functor BUFZ 1, v0x600002e9ad90_0, C4<0>, C4<0>, C4<0>;
L_0x6000037addc0 .functor BUFZ 1, v0x600002e9c090_0, C4<0>, C4<0>, C4<0>;
L_0x150098010 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e994d0_0 .net *"_ivl_11", 23 0, L_0x150098010;  1 drivers
L_0x150098058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99560_0 .net/2u *"_ivl_12", 31 0, L_0x150098058;  1 drivers
v0x600002e995f0_0 .net *"_ivl_14", 0 0, L_0x600002dbcb40;  1 drivers
v0x600002e99680_0 .net *"_ivl_16", 31 0, L_0x600002dbcbe0;  1 drivers
L_0x1500980a0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99710_0 .net *"_ivl_19", 23 0, L_0x1500980a0;  1 drivers
L_0x1500980e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e997a0_0 .net/2u *"_ivl_20", 31 0, L_0x1500980e8;  1 drivers
v0x600002e99830_0 .net *"_ivl_22", 0 0, L_0x600002dbcc80;  1 drivers
v0x600002e998c0_0 .net *"_ivl_25", 0 0, L_0x6000037aedf0;  1 drivers
v0x600002e99950_0 .net *"_ivl_26", 31 0, L_0x600002dbcd20;  1 drivers
L_0x150098130 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e999e0_0 .net *"_ivl_29", 23 0, L_0x150098130;  1 drivers
L_0x150098178 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99a70_0 .net/2u *"_ivl_30", 31 0, L_0x150098178;  1 drivers
v0x600002e99b00_0 .net *"_ivl_32", 0 0, L_0x600002dbc820;  1 drivers
v0x600002e99b90_0 .net *"_ivl_36", 31 0, L_0x600002dbc640;  1 drivers
L_0x1500981c0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99c20_0 .net *"_ivl_39", 23 0, L_0x1500981c0;  1 drivers
L_0x150098208 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99cb0_0 .net/2u *"_ivl_40", 31 0, L_0x150098208;  1 drivers
v0x600002e99d40_0 .net *"_ivl_44", 31 0, L_0x600002dbc500;  1 drivers
L_0x150098250 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99dd0_0 .net *"_ivl_47", 23 0, L_0x150098250;  1 drivers
L_0x150098298 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99e60_0 .net/2u *"_ivl_48", 31 0, L_0x150098298;  1 drivers
v0x600002e99ef0_0 .net *"_ivl_52", 31 0, L_0x600002dbd180;  1 drivers
L_0x1500982e0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e99f80_0 .net *"_ivl_55", 23 0, L_0x1500982e0;  1 drivers
L_0x150098328 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9a010_0 .net/2u *"_ivl_56", 31 0, L_0x150098328;  1 drivers
L_0x150098370 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x600002e9a0a0_0 .net/2u *"_ivl_76", 3 0, L_0x150098370;  1 drivers
v0x600002e9a130_0 .net *"_ivl_78", 0 0, L_0x600002dbd2c0;  1 drivers
v0x600002e9a1c0_0 .net *"_ivl_8", 31 0, L_0x600002dbcaa0;  1 drivers
L_0x1500983b8 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x600002e9a250_0 .net/2u *"_ivl_80", 3 0, L_0x1500983b8;  1 drivers
v0x600002e9a2e0_0 .net *"_ivl_82", 0 0, L_0x600002dbd360;  1 drivers
v0x600002e9a370_0 .net *"_ivl_85", 0 0, L_0x6000037adf10;  1 drivers
L_0x150098400 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x600002e9a400_0 .net/2u *"_ivl_86", 3 0, L_0x150098400;  1 drivers
v0x600002e9a490_0 .net *"_ivl_88", 0 0, L_0x600002dbd400;  1 drivers
v0x600002e9a520_0 .net "all_done", 0 0, L_0x6000037aea70;  1 drivers
v0x600002e9a5b0_0 .net "busy", 0 0, L_0x6000037adf80;  alias, 1 drivers
v0x600002e9a640_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e9a6d0_0 .var "decoded_opcode", 7 0;
v0x600002e9a760_0 .var "decoded_subop", 7 0;
v0x600002e9a7f0_0 .net "dma_clear", 0 0, L_0x600002dbd220;  1 drivers
v0x600002e9a880_0 .net "dma_cmd", 127 0, v0x600002e9a910_0;  alias, 1 drivers
v0x600002e9a910_0 .var "dma_cmd_reg", 127 0;
v0x600002e9a9a0_0 .net "dma_done", 0 0, L_0x6000037a19d0;  alias, 1 drivers
v0x600002e9aa30_0 .net "dma_ready", 0 0, L_0x600002db5f40;  alias, 1 drivers
v0x600002e9aac0_0 .net "dma_valid", 0 0, L_0x6000037ae060;  alias, 1 drivers
v0x600002e9ab50_0 .var "dma_valid_reg", 0 0;
v0x600002e9abe0_0 .net "done", 0 0, L_0x6000037ade30;  alias, 1 drivers
v0x600002e9ac70_0 .var "done_reg", 0 0;
v0x600002e9ad00_0 .net "error", 0 0, L_0x6000037add50;  alias, 1 drivers
v0x600002e9ad90_0 .var "error_reg", 0 0;
v0x600002e9ae20_0 .net "global_sync_in", 0 0, v0x600002eff960_0;  alias, 1 drivers
v0x600002e9aeb0_0 .net "imem_addr", 19 0, L_0x6000037aeae0;  alias, 1 drivers
v0x600002e9af40_0 .var "imem_addr_reg", 19 0;
v0x600002e9afd0_0 .net "imem_data", 127 0, v0x600002efc360_0;  alias, 1 drivers
v0x600002e9b060_0 .net "imem_re", 0 0, L_0x6000037aeb50;  alias, 1 drivers
v0x600002e9b0f0_0 .var "imem_re_reg", 0 0;
v0x600002e9b180_0 .net "imem_valid", 0 0, L_0x6000037aed10;  alias, 1 drivers
v0x600002e9b210_0 .var "instr_reg", 127 0;
v0x600002e9b2a0_0 .net "loop_count", 15 0, L_0x600002dbc960;  1 drivers
v0x600002e9b330 .array "loop_counter", 3 0, 15 0;
v0x600002e9b3c0_0 .var "loop_sp", 1 0;
v0x600002e9b450 .array "loop_start_addr", 3 0, 19 0;
v0x600002e9b4e0_0 .net "mxu_clear", 0 0, L_0x600002dbc5a0;  1 drivers
v0x600002e9b570_0 .net "mxu_cmd", 127 0, v0x600002e9b600_0;  alias, 1 drivers
v0x600002e9b600_0 .var "mxu_cmd_reg", 127 0;
v0x600002e9b690_0 .net "mxu_done", 0 0, L_0x6000037a1650;  alias, 1 drivers
v0x600002e9b720_0 .net "mxu_ready", 0 0, L_0x6000037a15e0;  alias, 1 drivers
v0x600002e9b7b0_0 .net "mxu_valid", 0 0, L_0x6000037ae300;  alias, 1 drivers
v0x600002e9b840_0 .var "mxu_valid_reg", 0 0;
v0x600002e9b8d0_0 .net "opcode", 7 0, L_0x600002dbcf00;  1 drivers
v0x600002e9b960_0 .var "pc", 19 0;
v0x600002e9b9f0_0 .var "pending_dma", 7 0;
v0x600002e9ba80_0 .var "pending_mxu", 7 0;
v0x600002e9bb10_0 .var "pending_vpu", 7 0;
v0x600002e9bba0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e9bc30_0 .net "start", 0 0, v0x600002ef03f0_0;  alias, 1 drivers
v0x600002e9bcc0_0 .net "start_pc", 19 0, v0x600002ef0480_0;  alias, 1 drivers
v0x600002e9bd50_0 .var "state", 3 0;
v0x600002e9bde0_0 .net "subop", 7 0, L_0x600002dbd040;  1 drivers
v0x600002e9be70_0 .net "sync_grant", 0 0, v0x600002ef0120_0;  alias, 1 drivers
v0x600002e9bf00_0 .net "sync_mask", 7 0, L_0x600002dbca00;  1 drivers
v0x600002e9c000_0 .net "sync_request", 0 0, L_0x6000037addc0;  alias, 1 drivers
v0x600002e9c090_0 .var "sync_request_reg", 0 0;
v0x600002e9c120_0 .net "vpu_clear", 0 0, L_0x600002dbd0e0;  1 drivers
v0x600002e9c1b0_0 .net "vpu_cmd", 127 0, v0x600002e9c240_0;  alias, 1 drivers
v0x600002e9c240_0 .var "vpu_cmd_reg", 127 0;
v0x600002e9c2d0_0 .net "vpu_done", 0 0, L_0x6000037a17a0;  alias, 1 drivers
v0x600002e9c360_0 .net "vpu_ready", 0 0, L_0x600002db5a40;  alias, 1 drivers
v0x600002e9c3f0_0 .net "vpu_valid", 0 0, L_0x6000037ae140;  alias, 1 drivers
v0x600002e9c480_0 .var "vpu_valid_reg", 0 0;
L_0x600002dbcf00 .part v0x600002efc360_0, 120, 8;
L_0x600002dbd040 .part v0x600002efc360_0, 112, 8;
L_0x600002dbc960 .part v0x600002efc360_0, 32, 16;
L_0x600002dbca00 .part v0x600002efc360_0, 104, 8;
L_0x600002dbcaa0 .concat [ 8 24 0 0], v0x600002e9ba80_0, L_0x150098010;
L_0x600002dbcb40 .cmp/eq 32, L_0x600002dbcaa0, L_0x150098058;
L_0x600002dbcbe0 .concat [ 8 24 0 0], v0x600002e9bb10_0, L_0x1500980a0;
L_0x600002dbcc80 .cmp/eq 32, L_0x600002dbcbe0, L_0x1500980e8;
L_0x600002dbcd20 .concat [ 8 24 0 0], v0x600002e9b9f0_0, L_0x150098130;
L_0x600002dbc820 .cmp/eq 32, L_0x600002dbcd20, L_0x150098178;
L_0x600002dbc640 .concat [ 8 24 0 0], v0x600002e9ba80_0, L_0x1500981c0;
L_0x600002dbc5a0 .cmp/eq 32, L_0x600002dbc640, L_0x150098208;
L_0x600002dbc500 .concat [ 8 24 0 0], v0x600002e9bb10_0, L_0x150098250;
L_0x600002dbd0e0 .cmp/eq 32, L_0x600002dbc500, L_0x150098298;
L_0x600002dbd180 .concat [ 8 24 0 0], v0x600002e9b9f0_0, L_0x1500982e0;
L_0x600002dbd220 .cmp/eq 32, L_0x600002dbd180, L_0x150098328;
L_0x600002dbd2c0 .cmp/ne 4, v0x600002e9bd50_0, L_0x150098370;
L_0x600002dbd360 .cmp/ne 4, v0x600002e9bd50_0, L_0x1500983b8;
L_0x600002dbd400 .cmp/ne 4, v0x600002e9bd50_0, L_0x150098400;
S_0x14b66c0f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 6 212, 6 212 0, S_0x14b696390;
 .timescale 0 0;
v0x600002e99440_0 .var/i "i", 31 0;
S_0x14b66bcb0 .scope module, "mxu_array" "systolic_array" 4 296, 7 13 0, S_0x14b6a97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "clear_acc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /INPUT 16 "cfg_k_tiles";
    .port_info 7 /INPUT 1 "weight_load_en";
    .port_info 8 /INPUT 2 "weight_load_col";
    .port_info 9 /INPUT 32 "weight_load_data";
    .port_info 10 /INPUT 1 "act_valid";
    .port_info 11 /INPUT 32 "act_data";
    .port_info 12 /OUTPUT 1 "act_ready";
    .port_info 13 /OUTPUT 1 "result_valid";
    .port_info 14 /OUTPUT 128 "result_data";
    .port_info 15 /INPUT 1 "result_ready";
P_0x14b691b40 .param/l "ACC_WIDTH" 0 7 16, +C4<00000000000000000000000000100000>;
P_0x14b691b80 .param/l "ARRAY_SIZE" 0 7 14, +C4<00000000000000000000000000000100>;
P_0x14b691bc0 .param/l "DATA_WIDTH" 0 7 15, +C4<00000000000000000000000000001000>;
P_0x14b691c00 .param/l "S_COMPUTE" 1 7 51, C4<010>;
P_0x14b691c40 .param/l "S_DONE" 1 7 53, C4<100>;
P_0x14b691c80 .param/l "S_DRAIN" 1 7 52, C4<011>;
P_0x14b691cc0 .param/l "S_IDLE" 1 7 49, C4<000>;
P_0x14b691d00 .param/l "S_LOAD" 1 7 50, C4<001>;
L_0x6000037a1180 .functor OR 1, L_0x600002db2d00, L_0x600002db2da0, C4<0>, C4<0>;
L_0x6000037a11f0 .functor AND 1, L_0x600002db2e40, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037a1260 .functor AND 1, L_0x6000037a11f0, L_0x600002db2ee0, C4<1>, C4<1>;
L_0x6000037a12d0 .functor OR 1, L_0x6000037a1180, L_0x6000037a1260, C4<0>, C4<0>;
L_0x6000037a1340 .functor BUFZ 1, L_0x6000037a12d0, C4<0>, C4<0>, C4<0>;
L_0x6000037a13b0 .functor AND 1, L_0x600002db2f80, L_0x600002db3020, C4<1>, C4<1>;
L_0x6000037a1420 .functor AND 1, L_0x600002db3200, L_0x600002db32a0, C4<1>, C4<1>;
L_0x6000037a1490 .functor AND 1, L_0x6000037a1420, L_0x600002db3480, C4<1>, C4<1>;
v0x600002e82d00_0 .net *"_ivl_101", 0 0, L_0x600002db3480;  1 drivers
L_0x15009a188 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e82d90_0 .net/2u *"_ivl_37", 2 0, L_0x15009a188;  1 drivers
v0x600002e82e20_0 .net *"_ivl_39", 0 0, L_0x600002db2d00;  1 drivers
L_0x15009a1d0 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002e82eb0_0 .net/2u *"_ivl_41", 2 0, L_0x15009a1d0;  1 drivers
v0x600002e82f40_0 .net *"_ivl_43", 0 0, L_0x600002db2da0;  1 drivers
v0x600002e82fd0_0 .net *"_ivl_46", 0 0, L_0x6000037a1180;  1 drivers
L_0x15009a218 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e83060_0 .net/2u *"_ivl_47", 2 0, L_0x15009a218;  1 drivers
v0x600002e830f0_0 .net *"_ivl_49", 0 0, L_0x600002db2e40;  1 drivers
v0x600002e83180_0 .net *"_ivl_52", 0 0, L_0x6000037a11f0;  1 drivers
v0x600002e83210_0 .net *"_ivl_54", 0 0, L_0x600002db2ee0;  1 drivers
v0x600002e832a0_0 .net *"_ivl_56", 0 0, L_0x6000037a1260;  1 drivers
L_0x15009a260 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e83330_0 .net/2u *"_ivl_61", 2 0, L_0x15009a260;  1 drivers
v0x600002e833c0_0 .net *"_ivl_63", 0 0, L_0x600002db2f80;  1 drivers
L_0x15009a2a8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002e83450_0 .net/2u *"_ivl_65", 2 0, L_0x15009a2a8;  1 drivers
v0x600002e834e0_0 .net *"_ivl_67", 0 0, L_0x600002db3020;  1 drivers
L_0x15009a2f0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x600002e83570_0 .net/2u *"_ivl_71", 2 0, L_0x15009a2f0;  1 drivers
L_0x15009a338 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e83600_0 .net/2u *"_ivl_75", 2 0, L_0x15009a338;  1 drivers
L_0x15009a3c8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0x600002e83690_0 .net/2u *"_ivl_81", 2 0, L_0x15009a3c8;  1 drivers
v0x600002e83720_0 .net *"_ivl_83", 0 0, L_0x600002db3200;  1 drivers
v0x600002e837b0_0 .net *"_ivl_85", 0 0, L_0x600002db32a0;  1 drivers
v0x600002e83840_0 .net *"_ivl_88", 0 0, L_0x6000037a1420;  1 drivers
v0x600002e838d0_0 .net *"_ivl_89", 31 0, L_0x600002db3340;  1 drivers
L_0x15009a410 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e83960_0 .net *"_ivl_92", 15 0, L_0x15009a410;  1 drivers
L_0x15009aa88 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002e839f0_0 .net *"_ivl_93", 31 0, L_0x15009aa88;  1 drivers
L_0x15009a458 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x600002e83a80_0 .net/2u *"_ivl_97", 31 0, L_0x15009a458;  1 drivers
v0x600002e83b10_0 .net *"_ivl_99", 31 0, L_0x600002db33e0;  1 drivers
v0x600002e83ba0_0 .net "act_data", 31 0, v0x600002efb060_0;  1 drivers
v0x600002e83c30 .array "act_h", 19 0;
v0x600002e83c30_0 .net v0x600002e83c30 0, 7 0, L_0x6000037adc00; 1 drivers
v0x600002e83c30_1 .net v0x600002e83c30 1, 7 0, v0x600002e9d5f0_0; 1 drivers
v0x600002e83c30_2 .net v0x600002e83c30 2, 7 0, v0x600002e9eb50_0; 1 drivers
v0x600002e83c30_3 .net v0x600002e83c30 3, 7 0, v0x600002e90120_0; 1 drivers
v0x600002e83c30_4 .net v0x600002e83c30 4, 7 0, v0x600002e91680_0; 1 drivers
v0x600002e83c30_5 .net v0x600002e83c30 5, 7 0, L_0x6000037adab0; 1 drivers
v0x600002e83c30_6 .net v0x600002e83c30 6, 7 0, v0x600002e92be0_0; 1 drivers
v0x600002e83c30_7 .net v0x600002e83c30 7, 7 0, v0x600002e941b0_0; 1 drivers
v0x600002e83c30_8 .net v0x600002e83c30 8, 7 0, v0x600002e95710_0; 1 drivers
v0x600002e83c30_9 .net v0x600002e83c30 9, 7 0, v0x600002e96c70_0; 1 drivers
v0x600002e83c30_10 .net v0x600002e83c30 10, 7 0, L_0x6000037adb20; 1 drivers
v0x600002e83c30_11 .net v0x600002e83c30 11, 7 0, v0x600002e88240_0; 1 drivers
v0x600002e83c30_12 .net v0x600002e83c30 12, 7 0, v0x600002e897a0_0; 1 drivers
v0x600002e83c30_13 .net v0x600002e83c30 13, 7 0, v0x600002e8ad00_0; 1 drivers
v0x600002e83c30_14 .net v0x600002e83c30 14, 7 0, v0x600002e8c2d0_0; 1 drivers
v0x600002e83c30_15 .net v0x600002e83c30 15, 7 0, L_0x6000037ad9d0; 1 drivers
v0x600002e83c30_16 .net v0x600002e83c30 16, 7 0, v0x600002e8d830_0; 1 drivers
v0x600002e83c30_17 .net v0x600002e83c30 17, 7 0, v0x600002e8ed90_0; 1 drivers
v0x600002e83c30_18 .net v0x600002e83c30 18, 7 0, v0x600002e80360_0; 1 drivers
v0x600002e83c30_19 .net v0x600002e83c30 19, 7 0, v0x600002e818c0_0; 1 drivers
v0x600002e83cc0_0 .net "act_ready", 0 0, L_0x600002db3160;  1 drivers
v0x600002e83d50_0 .net "act_valid", 0 0, v0x600002efb180_0;  1 drivers
v0x600002e83de0_0 .net "busy", 0 0, L_0x6000037a13b0;  alias, 1 drivers
v0x600002e83e70_0 .net "cfg_k_tiles", 15 0, L_0x600002dbd900;  alias, 1 drivers
L_0x15009a4a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002e83f00_0 .net "clear_acc", 0 0, L_0x15009a4a0;  1 drivers
v0x600002e84000_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e84090_0 .var "cycle_count", 15 0;
v0x600002e84120_0 .var "cycle_count_next", 15 0;
v0x600002e9c510_5 .array/port v0x600002e9c510, 5;
v0x600002e841b0 .array "deskew_output", 3 0;
v0x600002e841b0_0 .net v0x600002e841b0 0, 31 0, v0x600002e9c510_5; 1 drivers
v0x600002e9c630_3 .array/port v0x600002e9c630, 3;
v0x600002e841b0_1 .net v0x600002e841b0 1, 31 0, v0x600002e9c630_3; 1 drivers
v0x600002e9c750_1 .array/port v0x600002e9c750, 1;
v0x600002e841b0_2 .net v0x600002e841b0 2, 31 0, v0x600002e9c750_1; 1 drivers
v0x600002e841b0_3 .net v0x600002e841b0 3, 31 0, L_0x6000037a0f50; 1 drivers
v0x600002e84240_0 .net "done", 0 0, L_0x600002db30c0;  alias, 1 drivers
L_0x15009a380 .functor BUFT 1, C4<0000000000001000>, C4<0>, C4<0>, C4<0>;
v0x600002e842d0_0 .net "drain_delay", 15 0, L_0x15009a380;  1 drivers
v0x600002e84360_0 .net "pe_enable", 0 0, L_0x6000037a12d0;  1 drivers
v0x600002e843f0 .array "psum_bottom", 3 0;
v0x600002e843f0_0 .net v0x600002e843f0 0, 31 0, L_0x6000037a0c40; 1 drivers
v0x600002e843f0_1 .net v0x600002e843f0 1, 31 0, L_0x6000037a0d20; 1 drivers
v0x600002e843f0_2 .net v0x600002e843f0 2, 31 0, L_0x6000037a0e00; 1 drivers
v0x600002e843f0_3 .net v0x600002e843f0 3, 31 0, L_0x6000037a0ee0; 1 drivers
L_0x150098568 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e84480 .array "psum_v", 19 0;
v0x600002e84480_0 .net v0x600002e84480 0, 31 0, L_0x150098568; 1 drivers
L_0x1500985b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e84480_1 .net v0x600002e84480 1, 31 0, L_0x1500985b0; 1 drivers
L_0x1500985f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e84480_2 .net v0x600002e84480 2, 31 0, L_0x1500985f8; 1 drivers
L_0x150098640 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e84480_3 .net v0x600002e84480 3, 31 0, L_0x150098640; 1 drivers
v0x600002e84480_4 .net v0x600002e84480 4, 31 0, v0x600002e9db00_0; 1 drivers
v0x600002e84480_5 .net v0x600002e84480 5, 31 0, v0x600002e9f060_0; 1 drivers
v0x600002e84480_6 .net v0x600002e84480 6, 31 0, v0x600002e90630_0; 1 drivers
v0x600002e84480_7 .net v0x600002e84480 7, 31 0, v0x600002e91b90_0; 1 drivers
v0x600002e84480_8 .net v0x600002e84480 8, 31 0, v0x600002e930f0_0; 1 drivers
v0x600002e84480_9 .net v0x600002e84480 9, 31 0, v0x600002e946c0_0; 1 drivers
v0x600002e84480_10 .net v0x600002e84480 10, 31 0, v0x600002e95c20_0; 1 drivers
v0x600002e84480_11 .net v0x600002e84480 11, 31 0, v0x600002e97180_0; 1 drivers
v0x600002e84480_12 .net v0x600002e84480 12, 31 0, v0x600002e88750_0; 1 drivers
v0x600002e84480_13 .net v0x600002e84480 13, 31 0, v0x600002e89cb0_0; 1 drivers
v0x600002e84480_14 .net v0x600002e84480 14, 31 0, v0x600002e8b210_0; 1 drivers
v0x600002e84480_15 .net v0x600002e84480 15, 31 0, v0x600002e8c7e0_0; 1 drivers
v0x600002e84480_16 .net v0x600002e84480 16, 31 0, v0x600002e8dd40_0; 1 drivers
v0x600002e84480_17 .net v0x600002e84480 17, 31 0, v0x600002e8f2a0_0; 1 drivers
v0x600002e84480_18 .net v0x600002e84480 18, 31 0, v0x600002e80870_0; 1 drivers
v0x600002e84480_19 .net v0x600002e84480 19, 31 0, v0x600002e81dd0_0; 1 drivers
v0x600002e84510_0 .net "result_data", 127 0, L_0x600002db2c60;  alias, 1 drivers
L_0x15009a4e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x600002e845a0_0 .net "result_ready", 0 0, L_0x15009a4e8;  1 drivers
v0x600002e84630_0 .net "result_valid", 0 0, L_0x6000037a1490;  alias, 1 drivers
v0x600002e846c0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e84750_0 .net "skew_enable", 0 0, L_0x6000037a1340;  1 drivers
v0x600002e847e0 .array "skew_input", 3 0;
v0x600002e847e0_0 .net v0x600002e847e0 0, 7 0, L_0x600002dbda40; 1 drivers
v0x600002e847e0_1 .net v0x600002e847e0 1, 7 0, L_0x600002dbdb80; 1 drivers
v0x600002e847e0_2 .net v0x600002e847e0 2, 7 0, L_0x600002dbdcc0; 1 drivers
v0x600002e847e0_3 .net v0x600002e847e0 3, 7 0, L_0x600002dbde00; 1 drivers
v0x600002e84870 .array "skew_output", 3 0;
v0x600002e84870_0 .net v0x600002e84870 0, 7 0, v0x600002e9c870_0; 1 drivers
v0x600002e84870_1 .net v0x600002e84870 1, 7 0, v0x600002e9cb40_0; 1 drivers
v0x600002e84870_2 .net v0x600002e84870 2, 7 0, v0x600002e9ce10_0; 1 drivers
v0x600002e84870_3 .net v0x600002e84870 3, 7 0, v0x600002e9d0e0_0; 1 drivers
v0x600002e84900_0 .net "start", 0 0, v0x600002efd680_0;  1 drivers
v0x600002e84990_0 .var "state", 2 0;
v0x600002e84a20_0 .var "state_next", 2 0;
v0x600002e84ab0_0 .net "weight_load_col", 1 0, v0x600002efeb50_0;  1 drivers
v0x600002e84b40_0 .net "weight_load_data", 31 0, L_0x600002db3520;  1 drivers
v0x600002e84bd0_0 .net "weight_load_en", 0 0, v0x600002efebe0_0;  1 drivers
E_0x6000009e4b80/0 .event anyedge, v0x600002e84990_0, v0x600002e84090_0, v0x600002e84900_0, v0x600002e84bd0_0;
E_0x6000009e4b80/1 .event anyedge, v0x600002e83e70_0, v0x600002e842d0_0;
E_0x6000009e4b80 .event/or E_0x6000009e4b80/0, E_0x6000009e4b80/1;
L_0x600002dbd9a0 .part v0x600002efb060_0, 0, 8;
L_0x150098448 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002dbda40 .functor MUXZ 8, L_0x150098448, L_0x600002dbd9a0, v0x600002efb180_0, C4<>;
L_0x600002dbdae0 .part v0x600002efb060_0, 8, 8;
L_0x150098490 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002dbdb80 .functor MUXZ 8, L_0x150098490, L_0x600002dbdae0, v0x600002efb180_0, C4<>;
L_0x600002dbdc20 .part v0x600002efb060_0, 16, 8;
L_0x1500984d8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002dbdcc0 .functor MUXZ 8, L_0x1500984d8, L_0x600002dbdc20, v0x600002efb180_0, C4<>;
L_0x600002dbdd60 .part v0x600002efb060_0, 24, 8;
L_0x150098520 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
L_0x600002dbde00 .functor MUXZ 8, L_0x150098520, L_0x600002dbdd60, v0x600002efb180_0, C4<>;
L_0x600002dbdfe0 .part L_0x600002db3520, 0, 8;
L_0x600002dbe800 .part L_0x600002db3520, 0, 8;
L_0x600002dbf020 .part L_0x600002db3520, 0, 8;
L_0x600002dbf840 .part L_0x600002db3520, 0, 8;
L_0x600002dbba20 .part L_0x600002db3520, 8, 8;
L_0x600002dbb3e0 .part L_0x600002db3520, 8, 8;
L_0x600002dbac60 .part L_0x600002db3520, 8, 8;
L_0x600002db9d60 .part L_0x600002db3520, 8, 8;
L_0x600002db9680 .part L_0x600002db3520, 16, 8;
L_0x600002db8d20 .part L_0x600002db3520, 16, 8;
L_0x600002dba300 .part L_0x600002db3520, 16, 8;
L_0x600002db0500 .part L_0x600002db3520, 16, 8;
L_0x600002db0d20 .part L_0x600002db3520, 24, 8;
L_0x600002db1540 .part L_0x600002db3520, 24, 8;
L_0x600002db1d60 .part L_0x600002db3520, 24, 8;
L_0x600002db2580 .part L_0x600002db3520, 24, 8;
L_0x600002db2c60 .concat8 [ 32 32 32 32], L_0x6000037a0fc0, L_0x6000037a1030, L_0x6000037a10a0, L_0x6000037a1110;
L_0x600002db2d00 .cmp/eq 3, v0x600002e84990_0, L_0x15009a188;
L_0x600002db2da0 .cmp/eq 3, v0x600002e84990_0, L_0x15009a1d0;
L_0x600002db2e40 .cmp/eq 3, v0x600002e84990_0, L_0x15009a218;
L_0x600002db2ee0 .reduce/nor v0x600002efebe0_0;
L_0x600002db2f80 .cmp/ne 3, v0x600002e84990_0, L_0x15009a260;
L_0x600002db3020 .cmp/ne 3, v0x600002e84990_0, L_0x15009a2a8;
L_0x600002db30c0 .cmp/eq 3, v0x600002e84990_0, L_0x15009a2f0;
L_0x600002db3160 .cmp/eq 3, v0x600002e84990_0, L_0x15009a338;
L_0x600002db3200 .cmp/eq 3, v0x600002e84990_0, L_0x15009a3c8;
L_0x600002db32a0 .cmp/ge 16, v0x600002e84090_0, L_0x15009a380;
L_0x600002db3340 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x15009a410;
L_0x600002db33e0 .arith/sum 32, L_0x15009aa88, L_0x15009a458;
L_0x600002db3480 .cmp/gt 32, L_0x600002db33e0, L_0x600002db3340;
S_0x14b68cea0 .scope generate, "gen_deskew[0]" "gen_deskew[0]" 7 248, 7 248 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000032a3680 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000110>;
P_0x6000032a36c0 .param/l "col" 1 7 248, +C4<00>;
L_0x6000037a0c40 .functor BUFZ 32, v0x600002e8dd40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b68a850 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14b68cea0;
 .timescale 0 0;
v0x600002e9c510 .array "delay_stages", 5 0, 31 0;
v0x600002e9c5a0_0 .var/i "i", 31 0;
S_0x14b688200 .scope generate, "gen_deskew[1]" "gen_deskew[1]" 7 248, 7 248 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000032a3600 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000100>;
P_0x6000032a3640 .param/l "col" 1 7 248, +C4<01>;
L_0x6000037a0d20 .functor BUFZ 32, v0x600002e8f2a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b685bb0 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14b688200;
 .timescale 0 0;
v0x600002e9c630 .array "delay_stages", 3 0, 31 0;
v0x600002e9c6c0_0 .var/i "i", 31 0;
S_0x14b683560 .scope generate, "gen_deskew[2]" "gen_deskew[2]" 7 248, 7 248 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000032a3700 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000010>;
P_0x6000032a3740 .param/l "col" 1 7 248, +C4<010>;
L_0x6000037a0e00 .functor BUFZ 32, v0x600002e80870_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b680f10 .scope generate, "col_with_delay" "col_with_delay" 7 253, 7 253 0, S_0x14b683560;
 .timescale 0 0;
v0x600002e9c750 .array "delay_stages", 1 0, 31 0;
v0x600002e9c7e0_0 .var/i "i", 31 0;
S_0x14b67e8c0 .scope generate, "gen_deskew[3]" "gen_deskew[3]" 7 248, 7 248 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000032a3780 .param/l "NUM_STAGES" 1 7 251, +C4<00000000000000000000000000000000>;
P_0x6000032a37c0 .param/l "col" 1 7 248, +C4<011>;
L_0x6000037a0ee0 .functor BUFZ 32, v0x600002e81dd0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b67c270 .scope generate, "col_no_delay" "col_no_delay" 7 253, 7 253 0, S_0x14b67e8c0;
 .timescale 0 0;
L_0x6000037a0f50 .functor BUFZ 32, L_0x6000037a0ee0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
S_0x14b679c20 .scope generate, "gen_skew[0]" "gen_skew[0]" 7 142, 7 142 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e4e00 .param/l "row" 1 7 142, +C4<00>;
v0x600002e9c900_0 .net *"_ivl_1", 7 0, L_0x600002dbd9a0;  1 drivers
v0x600002e9c990_0 .net/2u *"_ivl_2", 7 0, L_0x150098448;  1 drivers
S_0x14b6775d0 .scope generate, "row0_skew" "row0_skew" 7 146, 7 146 0, S_0x14b679c20;
 .timescale 0 0;
v0x600002e9c870_0 .var "out_reg", 7 0;
S_0x14b674f80 .scope generate, "gen_skew[1]" "gen_skew[1]" 7 142, 7 142 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e4e80 .param/l "row" 1 7 142, +C4<01>;
v0x600002e9cbd0_0 .net *"_ivl_1", 7 0, L_0x600002dbdae0;  1 drivers
v0x600002e9cc60_0 .net/2u *"_ivl_2", 7 0, L_0x150098490;  1 drivers
S_0x14b672930 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14b674f80;
 .timescale 0 0;
v0x600002e9ca20 .array "delay_stages", 0 0, 7 0;
v0x600002e9cab0_0 .var/i "i", 31 0;
v0x600002e9cb40_0 .var "out_reg", 7 0;
S_0x14b6702e0 .scope generate, "gen_skew[2]" "gen_skew[2]" 7 142, 7 142 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e4f00 .param/l "row" 1 7 142, +C4<010>;
v0x600002e9cea0_0 .net *"_ivl_1", 7 0, L_0x600002dbdc20;  1 drivers
v0x600002e9cf30_0 .net/2u *"_ivl_2", 7 0, L_0x1500984d8;  1 drivers
S_0x14b66dc90 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14b6702e0;
 .timescale 0 0;
v0x600002e9ccf0 .array "delay_stages", 1 0, 7 0;
v0x600002e9cd80_0 .var/i "i", 31 0;
v0x600002e9ce10_0 .var "out_reg", 7 0;
S_0x14b60baa0 .scope generate, "gen_skew[3]" "gen_skew[3]" 7 142, 7 142 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e4f80 .param/l "row" 1 7 142, +C4<011>;
v0x600002e9d170_0 .net *"_ivl_1", 7 0, L_0x600002dbdd60;  1 drivers
v0x600002e9d200_0 .net/2u *"_ivl_2", 7 0, L_0x150098520;  1 drivers
S_0x14b60bc10 .scope generate, "rowN_skew" "rowN_skew" 7 146, 7 146 0, S_0x14b60baa0;
 .timescale 0 0;
v0x600002e9cfc0 .array "delay_stages", 2 0, 7 0;
v0x600002e9d050_0 .var/i "i", 31 0;
v0x600002e9d0e0_0 .var "out_reg", 7 0;
S_0x14b619c40 .scope generate, "pe_row[0]" "pe_row[0]" 7 213, 7 213 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e4dc0 .param/l "row" 1 7 213, +C4<00>;
S_0x14b619db0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b619c40;
 .timescale 0 0;
P_0x6000009e5040 .param/l "col" 1 7 214, +C4<00>;
L_0x6000037ada40 .functor AND 1, v0x600002efebe0_0, L_0x600002dbdf40, C4<1>, C4<1>;
L_0x6000037ad8f0 .functor AND 1, L_0x600002dbe120, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037ad960 .functor OR 1, L_0x600002dbe080, L_0x6000037ad8f0, C4<0>, C4<0>;
L_0x6000037ad810 .functor AND 1, L_0x15009a4a0, L_0x6000037ad960, C4<1>, C4<1>;
L_0x6000037ad880 .functor AND 1, L_0x6000037ad810, L_0x600002dbe260, C4<1>, C4<1>;
v0x600002e9ddd0_0 .net *"_ivl_0", 2 0, L_0x600002dbdea0;  1 drivers
L_0x150098718 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e9de60_0 .net/2u *"_ivl_11", 2 0, L_0x150098718;  1 drivers
v0x600002e9def0_0 .net *"_ivl_13", 0 0, L_0x600002dbe080;  1 drivers
L_0x150098760 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e9df80_0 .net/2u *"_ivl_15", 2 0, L_0x150098760;  1 drivers
v0x600002e9e010_0 .net *"_ivl_17", 0 0, L_0x600002dbe120;  1 drivers
v0x600002e9e0a0_0 .net *"_ivl_20", 0 0, L_0x6000037ad8f0;  1 drivers
v0x600002e9e130_0 .net *"_ivl_22", 0 0, L_0x6000037ad960;  1 drivers
v0x600002e9e1c0_0 .net *"_ivl_24", 0 0, L_0x6000037ad810;  1 drivers
v0x600002e9e250_0 .net *"_ivl_25", 31 0, L_0x600002dbe1c0;  1 drivers
L_0x1500987a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9e2e0_0 .net *"_ivl_28", 15 0, L_0x1500987a8;  1 drivers
L_0x1500987f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9e370_0 .net/2u *"_ivl_29", 31 0, L_0x1500987f0;  1 drivers
L_0x150098688 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e9e400_0 .net *"_ivl_3", 0 0, L_0x150098688;  1 drivers
v0x600002e9e490_0 .net *"_ivl_31", 0 0, L_0x600002dbe260;  1 drivers
L_0x1500986d0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e9e520_0 .net/2u *"_ivl_4", 2 0, L_0x1500986d0;  1 drivers
v0x600002e9e5b0_0 .net *"_ivl_6", 0 0, L_0x600002dbdf40;  1 drivers
v0x600002e9e640_0 .net "do_clear", 0 0, L_0x6000037ad880;  1 drivers
v0x600002e9e6d0_0 .net "load_weight", 0 0, L_0x6000037ada40;  1 drivers
v0x600002e9e760_0 .net "weight_in", 7 0, L_0x600002dbdfe0;  1 drivers
L_0x600002dbdea0 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x150098688;
L_0x600002dbdf40 .cmp/eq 3, L_0x600002dbdea0, L_0x1500986d0;
L_0x600002dbe080 .cmp/eq 3, v0x600002e84990_0, L_0x150098718;
L_0x600002dbe120 .cmp/eq 3, v0x600002e84990_0, L_0x150098760;
L_0x600002dbe1c0 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x1500987a8;
L_0x600002dbe260 .cmp/eq 32, L_0x600002dbe1c0, L_0x1500987f0;
S_0x14b61c0a0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b619db0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3980 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a39c0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e9d290_0 .net *"_ivl_11", 0 0, L_0x600002dbe4e0;  1 drivers
v0x600002e9d320_0 .net *"_ivl_12", 15 0, L_0x600002dbe580;  1 drivers
v0x600002e9d3b0_0 .net/s *"_ivl_4", 15 0, L_0x600002dbe300;  1 drivers
v0x600002e9d440_0 .net/s *"_ivl_6", 15 0, L_0x600002dbe3a0;  1 drivers
v0x600002e9d4d0_0 .net/s "a_signed", 7 0, v0x600002e9d680_0;  1 drivers
v0x600002e9d560_0 .net "act_in", 7 0, L_0x6000037adc00;  alias, 1 drivers
v0x600002e9d5f0_0 .var "act_out", 7 0;
v0x600002e9d680_0 .var "act_reg", 7 0;
v0x600002e9d710_0 .net "clear_acc", 0 0, L_0x6000037ad880;  alias, 1 drivers
v0x600002e9d7a0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e9d830_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e9d8c0_0 .net "load_weight", 0 0, L_0x6000037ada40;  alias, 1 drivers
v0x600002e9d950_0 .net/s "product", 15 0, L_0x600002dbe440;  1 drivers
v0x600002e9d9e0_0 .net/s "product_ext", 31 0, L_0x600002dbe620;  1 drivers
v0x600002e9da70_0 .net "psum_in", 31 0, L_0x150098568;  alias, 1 drivers
v0x600002e9db00_0 .var "psum_out", 31 0;
v0x600002e9db90_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e9dc20_0 .net/s "w_signed", 7 0, v0x600002e9dd40_0;  1 drivers
v0x600002e9dcb0_0 .net "weight_in", 7 0, L_0x600002dbdfe0;  alias, 1 drivers
v0x600002e9dd40_0 .var "weight_reg", 7 0;
L_0x600002dbe300 .extend/s 16, v0x600002e9d680_0;
L_0x600002dbe3a0 .extend/s 16, v0x600002e9dd40_0;
L_0x600002dbe440 .arith/mult 16, L_0x600002dbe300, L_0x600002dbe3a0;
L_0x600002dbe4e0 .part L_0x600002dbe440, 15, 1;
LS_0x600002dbe580_0_0 .concat [ 1 1 1 1], L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0;
LS_0x600002dbe580_0_4 .concat [ 1 1 1 1], L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0;
LS_0x600002dbe580_0_8 .concat [ 1 1 1 1], L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0;
LS_0x600002dbe580_0_12 .concat [ 1 1 1 1], L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0, L_0x600002dbe4e0;
L_0x600002dbe580 .concat [ 4 4 4 4], LS_0x600002dbe580_0_0, LS_0x600002dbe580_0_4, LS_0x600002dbe580_0_8, LS_0x600002dbe580_0_12;
L_0x600002dbe620 .concat [ 16 16 0 0], L_0x600002dbe440, L_0x600002dbe580;
S_0x14b61c210 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b619c40;
 .timescale 0 0;
P_0x6000009e51c0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000037ad650 .functor AND 1, v0x600002efebe0_0, L_0x600002dbe760, C4<1>, C4<1>;
L_0x6000037ad6c0 .functor AND 1, L_0x600002dbe940, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037ad570 .functor OR 1, L_0x600002dbe8a0, L_0x6000037ad6c0, C4<0>, C4<0>;
L_0x6000037ad5e0 .functor AND 1, L_0x15009a4a0, L_0x6000037ad570, C4<1>, C4<1>;
L_0x6000037ad490 .functor AND 1, L_0x6000037ad5e0, L_0x600002dbea80, C4<1>, C4<1>;
v0x600002e9f330_0 .net *"_ivl_0", 2 0, L_0x600002dbe6c0;  1 drivers
L_0x1500988c8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e9f3c0_0 .net/2u *"_ivl_11", 2 0, L_0x1500988c8;  1 drivers
v0x600002e9f450_0 .net *"_ivl_13", 0 0, L_0x600002dbe8a0;  1 drivers
L_0x150098910 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e9f4e0_0 .net/2u *"_ivl_15", 2 0, L_0x150098910;  1 drivers
v0x600002e9f570_0 .net *"_ivl_17", 0 0, L_0x600002dbe940;  1 drivers
v0x600002e9f600_0 .net *"_ivl_20", 0 0, L_0x6000037ad6c0;  1 drivers
v0x600002e9f690_0 .net *"_ivl_22", 0 0, L_0x6000037ad570;  1 drivers
v0x600002e9f720_0 .net *"_ivl_24", 0 0, L_0x6000037ad5e0;  1 drivers
v0x600002e9f7b0_0 .net *"_ivl_25", 31 0, L_0x600002dbe9e0;  1 drivers
L_0x150098958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9f840_0 .net *"_ivl_28", 15 0, L_0x150098958;  1 drivers
L_0x1500989a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e9f8d0_0 .net/2u *"_ivl_29", 31 0, L_0x1500989a0;  1 drivers
L_0x150098838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e9f960_0 .net *"_ivl_3", 0 0, L_0x150098838;  1 drivers
v0x600002e9f9f0_0 .net *"_ivl_31", 0 0, L_0x600002dbea80;  1 drivers
L_0x150098880 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002e9fa80_0 .net/2u *"_ivl_4", 2 0, L_0x150098880;  1 drivers
v0x600002e9fb10_0 .net *"_ivl_6", 0 0, L_0x600002dbe760;  1 drivers
v0x600002e9fba0_0 .net "do_clear", 0 0, L_0x6000037ad490;  1 drivers
v0x600002e9fc30_0 .net "load_weight", 0 0, L_0x6000037ad650;  1 drivers
v0x600002e9fcc0_0 .net "weight_in", 7 0, L_0x600002dbe800;  1 drivers
L_0x600002dbe6c0 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x150098838;
L_0x600002dbe760 .cmp/eq 3, L_0x600002dbe6c0, L_0x150098880;
L_0x600002dbe8a0 .cmp/eq 3, v0x600002e84990_0, L_0x1500988c8;
L_0x600002dbe940 .cmp/eq 3, v0x600002e84990_0, L_0x150098910;
L_0x600002dbe9e0 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150098958;
L_0x600002dbea80 .cmp/eq 32, L_0x600002dbe9e0, L_0x1500989a0;
S_0x14b60ff40 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b61c210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3a00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3a40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e9e7f0_0 .net *"_ivl_11", 0 0, L_0x600002dbed00;  1 drivers
v0x600002e9e880_0 .net *"_ivl_12", 15 0, L_0x600002dbeda0;  1 drivers
v0x600002e9e910_0 .net/s *"_ivl_4", 15 0, L_0x600002dbeb20;  1 drivers
v0x600002e9e9a0_0 .net/s *"_ivl_6", 15 0, L_0x600002dbebc0;  1 drivers
v0x600002e9ea30_0 .net/s "a_signed", 7 0, v0x600002e9ebe0_0;  1 drivers
v0x600002e9eac0_0 .net "act_in", 7 0, v0x600002e9d5f0_0;  alias, 1 drivers
v0x600002e9eb50_0 .var "act_out", 7 0;
v0x600002e9ebe0_0 .var "act_reg", 7 0;
v0x600002e9ec70_0 .net "clear_acc", 0 0, L_0x6000037ad490;  alias, 1 drivers
v0x600002e9ed00_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e9ed90_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e9ee20_0 .net "load_weight", 0 0, L_0x6000037ad650;  alias, 1 drivers
v0x600002e9eeb0_0 .net/s "product", 15 0, L_0x600002dbec60;  1 drivers
v0x600002e9ef40_0 .net/s "product_ext", 31 0, L_0x600002dbee40;  1 drivers
v0x600002e9efd0_0 .net "psum_in", 31 0, L_0x1500985b0;  alias, 1 drivers
v0x600002e9f060_0 .var "psum_out", 31 0;
v0x600002e9f0f0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e9f180_0 .net/s "w_signed", 7 0, v0x600002e9f2a0_0;  1 drivers
v0x600002e9f210_0 .net "weight_in", 7 0, L_0x600002dbe800;  alias, 1 drivers
v0x600002e9f2a0_0 .var "weight_reg", 7 0;
L_0x600002dbeb20 .extend/s 16, v0x600002e9ebe0_0;
L_0x600002dbebc0 .extend/s 16, v0x600002e9f2a0_0;
L_0x600002dbec60 .arith/mult 16, L_0x600002dbeb20, L_0x600002dbebc0;
L_0x600002dbed00 .part L_0x600002dbec60, 15, 1;
LS_0x600002dbeda0_0_0 .concat [ 1 1 1 1], L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00;
LS_0x600002dbeda0_0_4 .concat [ 1 1 1 1], L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00;
LS_0x600002dbeda0_0_8 .concat [ 1 1 1 1], L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00;
LS_0x600002dbeda0_0_12 .concat [ 1 1 1 1], L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00, L_0x600002dbed00;
L_0x600002dbeda0 .concat [ 4 4 4 4], LS_0x600002dbeda0_0_0, LS_0x600002dbeda0_0_4, LS_0x600002dbeda0_0_8, LS_0x600002dbeda0_0_12;
L_0x600002dbee40 .concat [ 16 16 0 0], L_0x600002dbec60, L_0x600002dbeda0;
S_0x14b6100b0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b619c40;
 .timescale 0 0;
P_0x6000009e52c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000037ae530 .functor AND 1, v0x600002efebe0_0, L_0x600002dbef80, C4<1>, C4<1>;
L_0x6000037ae4c0 .functor AND 1, L_0x600002dbf160, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037ae450 .functor OR 1, L_0x600002dbf0c0, L_0x6000037ae4c0, C4<0>, C4<0>;
L_0x6000037acee0 .functor AND 1, L_0x15009a4a0, L_0x6000037ae450, C4<1>, C4<1>;
L_0x6000037ac930 .functor AND 1, L_0x6000037acee0, L_0x600002dbf2a0, C4<1>, C4<1>;
v0x600002e90900_0 .net *"_ivl_0", 3 0, L_0x600002dbeee0;  1 drivers
L_0x150098a78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e90990_0 .net/2u *"_ivl_11", 2 0, L_0x150098a78;  1 drivers
v0x600002e90a20_0 .net *"_ivl_13", 0 0, L_0x600002dbf0c0;  1 drivers
L_0x150098ac0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e90ab0_0 .net/2u *"_ivl_15", 2 0, L_0x150098ac0;  1 drivers
v0x600002e90b40_0 .net *"_ivl_17", 0 0, L_0x600002dbf160;  1 drivers
v0x600002e90bd0_0 .net *"_ivl_20", 0 0, L_0x6000037ae4c0;  1 drivers
v0x600002e90c60_0 .net *"_ivl_22", 0 0, L_0x6000037ae450;  1 drivers
v0x600002e90cf0_0 .net *"_ivl_24", 0 0, L_0x6000037acee0;  1 drivers
v0x600002e90d80_0 .net *"_ivl_25", 31 0, L_0x600002dbf200;  1 drivers
L_0x150098b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e90e10_0 .net *"_ivl_28", 15 0, L_0x150098b08;  1 drivers
L_0x150098b50 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e90ea0_0 .net/2u *"_ivl_29", 31 0, L_0x150098b50;  1 drivers
L_0x1500989e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e90f30_0 .net *"_ivl_3", 1 0, L_0x1500989e8;  1 drivers
v0x600002e90fc0_0 .net *"_ivl_31", 0 0, L_0x600002dbf2a0;  1 drivers
L_0x150098a30 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002e91050_0 .net/2u *"_ivl_4", 3 0, L_0x150098a30;  1 drivers
v0x600002e910e0_0 .net *"_ivl_6", 0 0, L_0x600002dbef80;  1 drivers
v0x600002e91170_0 .net "do_clear", 0 0, L_0x6000037ac930;  1 drivers
v0x600002e91200_0 .net "load_weight", 0 0, L_0x6000037ae530;  1 drivers
v0x600002e91290_0 .net "weight_in", 7 0, L_0x600002dbf020;  1 drivers
L_0x600002dbeee0 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x1500989e8;
L_0x600002dbef80 .cmp/eq 4, L_0x600002dbeee0, L_0x150098a30;
L_0x600002dbf0c0 .cmp/eq 3, v0x600002e84990_0, L_0x150098a78;
L_0x600002dbf160 .cmp/eq 3, v0x600002e84990_0, L_0x150098ac0;
L_0x600002dbf200 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150098b08;
L_0x600002dbf2a0 .cmp/eq 32, L_0x600002dbf200, L_0x150098b50;
S_0x14b604b10 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b6100b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3a80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3ac0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e9fd50_0 .net *"_ivl_11", 0 0, L_0x600002dbf520;  1 drivers
v0x600002e9fde0_0 .net *"_ivl_12", 15 0, L_0x600002dbf5c0;  1 drivers
v0x600002e9fe70_0 .net/s *"_ivl_4", 15 0, L_0x600002dbf340;  1 drivers
v0x600002e9ff00_0 .net/s *"_ivl_6", 15 0, L_0x600002dbf3e0;  1 drivers
v0x600002e90000_0 .net/s "a_signed", 7 0, v0x600002e901b0_0;  1 drivers
v0x600002e90090_0 .net "act_in", 7 0, v0x600002e9eb50_0;  alias, 1 drivers
v0x600002e90120_0 .var "act_out", 7 0;
v0x600002e901b0_0 .var "act_reg", 7 0;
v0x600002e90240_0 .net "clear_acc", 0 0, L_0x6000037ac930;  alias, 1 drivers
v0x600002e902d0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e90360_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e903f0_0 .net "load_weight", 0 0, L_0x6000037ae530;  alias, 1 drivers
v0x600002e90480_0 .net/s "product", 15 0, L_0x600002dbf480;  1 drivers
v0x600002e90510_0 .net/s "product_ext", 31 0, L_0x600002dbf660;  1 drivers
v0x600002e905a0_0 .net "psum_in", 31 0, L_0x1500985f8;  alias, 1 drivers
v0x600002e90630_0 .var "psum_out", 31 0;
v0x600002e906c0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e90750_0 .net/s "w_signed", 7 0, v0x600002e90870_0;  1 drivers
v0x600002e907e0_0 .net "weight_in", 7 0, L_0x600002dbf020;  alias, 1 drivers
v0x600002e90870_0 .var "weight_reg", 7 0;
L_0x600002dbf340 .extend/s 16, v0x600002e901b0_0;
L_0x600002dbf3e0 .extend/s 16, v0x600002e90870_0;
L_0x600002dbf480 .arith/mult 16, L_0x600002dbf340, L_0x600002dbf3e0;
L_0x600002dbf520 .part L_0x600002dbf480, 15, 1;
LS_0x600002dbf5c0_0_0 .concat [ 1 1 1 1], L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520;
LS_0x600002dbf5c0_0_4 .concat [ 1 1 1 1], L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520;
LS_0x600002dbf5c0_0_8 .concat [ 1 1 1 1], L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520;
LS_0x600002dbf5c0_0_12 .concat [ 1 1 1 1], L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520, L_0x600002dbf520;
L_0x600002dbf5c0 .concat [ 4 4 4 4], LS_0x600002dbf5c0_0_0, LS_0x600002dbf5c0_0_4, LS_0x600002dbf5c0_0_8, LS_0x600002dbf5c0_0_12;
L_0x600002dbf660 .concat [ 16 16 0 0], L_0x600002dbf480, L_0x600002dbf5c0;
S_0x14b604c80 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b619c40;
 .timescale 0 0;
P_0x6000009e5180 .param/l "col" 1 7 214, +C4<011>;
L_0x6000037aca80 .functor AND 1, v0x600002efebe0_0, L_0x600002dbf7a0, C4<1>, C4<1>;
L_0x6000037aca10 .functor AND 1, L_0x600002dbf980, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037ac9a0 .functor OR 1, L_0x600002dbf8e0, L_0x6000037aca10, C4<0>, C4<0>;
L_0x6000037ace00 .functor AND 1, L_0x15009a4a0, L_0x6000037ac9a0, C4<1>, C4<1>;
L_0x6000037aee60 .functor AND 1, L_0x6000037ace00, L_0x600002dbfac0, C4<1>, C4<1>;
v0x600002e91e60_0 .net *"_ivl_0", 3 0, L_0x600002dbf700;  1 drivers
L_0x150098c28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e91ef0_0 .net/2u *"_ivl_11", 2 0, L_0x150098c28;  1 drivers
v0x600002e91f80_0 .net *"_ivl_13", 0 0, L_0x600002dbf8e0;  1 drivers
L_0x150098c70 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e92010_0 .net/2u *"_ivl_15", 2 0, L_0x150098c70;  1 drivers
v0x600002e920a0_0 .net *"_ivl_17", 0 0, L_0x600002dbf980;  1 drivers
v0x600002e92130_0 .net *"_ivl_20", 0 0, L_0x6000037aca10;  1 drivers
v0x600002e921c0_0 .net *"_ivl_22", 0 0, L_0x6000037ac9a0;  1 drivers
v0x600002e92250_0 .net *"_ivl_24", 0 0, L_0x6000037ace00;  1 drivers
v0x600002e922e0_0 .net *"_ivl_25", 31 0, L_0x600002dbfa20;  1 drivers
L_0x150098cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e92370_0 .net *"_ivl_28", 15 0, L_0x150098cb8;  1 drivers
L_0x150098d00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e92400_0 .net/2u *"_ivl_29", 31 0, L_0x150098d00;  1 drivers
L_0x150098b98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e92490_0 .net *"_ivl_3", 1 0, L_0x150098b98;  1 drivers
v0x600002e92520_0 .net *"_ivl_31", 0 0, L_0x600002dbfac0;  1 drivers
L_0x150098be0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002e925b0_0 .net/2u *"_ivl_4", 3 0, L_0x150098be0;  1 drivers
v0x600002e92640_0 .net *"_ivl_6", 0 0, L_0x600002dbf7a0;  1 drivers
v0x600002e926d0_0 .net "do_clear", 0 0, L_0x6000037aee60;  1 drivers
v0x600002e92760_0 .net "load_weight", 0 0, L_0x6000037aca80;  1 drivers
v0x600002e927f0_0 .net "weight_in", 7 0, L_0x600002dbf840;  1 drivers
L_0x600002dbf700 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x150098b98;
L_0x600002dbf7a0 .cmp/eq 4, L_0x600002dbf700, L_0x150098be0;
L_0x600002dbf8e0 .cmp/eq 3, v0x600002e84990_0, L_0x150098c28;
L_0x600002dbf980 .cmp/eq 3, v0x600002e84990_0, L_0x150098c70;
L_0x600002dbfa20 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150098cb8;
L_0x600002dbfac0 .cmp/eq 32, L_0x600002dbfa20, L_0x150098d00;
S_0x14b616100 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b604c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3c00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3c40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e91320_0 .net *"_ivl_11", 0 0, L_0x600002dbfd40;  1 drivers
v0x600002e913b0_0 .net *"_ivl_12", 15 0, L_0x600002dbfde0;  1 drivers
v0x600002e91440_0 .net/s *"_ivl_4", 15 0, L_0x600002dbfb60;  1 drivers
v0x600002e914d0_0 .net/s *"_ivl_6", 15 0, L_0x600002dbfc00;  1 drivers
v0x600002e91560_0 .net/s "a_signed", 7 0, v0x600002e91710_0;  1 drivers
v0x600002e915f0_0 .net "act_in", 7 0, v0x600002e90120_0;  alias, 1 drivers
v0x600002e91680_0 .var "act_out", 7 0;
v0x600002e91710_0 .var "act_reg", 7 0;
v0x600002e917a0_0 .net "clear_acc", 0 0, L_0x6000037aee60;  alias, 1 drivers
v0x600002e91830_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e918c0_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e91950_0 .net "load_weight", 0 0, L_0x6000037aca80;  alias, 1 drivers
v0x600002e919e0_0 .net/s "product", 15 0, L_0x600002dbfca0;  1 drivers
v0x600002e91a70_0 .net/s "product_ext", 31 0, L_0x600002dbfe80;  1 drivers
v0x600002e91b00_0 .net "psum_in", 31 0, L_0x150098640;  alias, 1 drivers
v0x600002e91b90_0 .var "psum_out", 31 0;
v0x600002e91c20_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e91cb0_0 .net/s "w_signed", 7 0, v0x600002e91dd0_0;  1 drivers
v0x600002e91d40_0 .net "weight_in", 7 0, L_0x600002dbf840;  alias, 1 drivers
v0x600002e91dd0_0 .var "weight_reg", 7 0;
L_0x600002dbfb60 .extend/s 16, v0x600002e91710_0;
L_0x600002dbfc00 .extend/s 16, v0x600002e91dd0_0;
L_0x600002dbfca0 .arith/mult 16, L_0x600002dbfb60, L_0x600002dbfc00;
L_0x600002dbfd40 .part L_0x600002dbfca0, 15, 1;
LS_0x600002dbfde0_0_0 .concat [ 1 1 1 1], L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40;
LS_0x600002dbfde0_0_4 .concat [ 1 1 1 1], L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40;
LS_0x600002dbfde0_0_8 .concat [ 1 1 1 1], L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40;
LS_0x600002dbfde0_0_12 .concat [ 1 1 1 1], L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40, L_0x600002dbfd40;
L_0x600002dbfde0 .concat [ 4 4 4 4], LS_0x600002dbfde0_0_0, LS_0x600002dbfde0_0_4, LS_0x600002dbfde0_0_8, LS_0x600002dbfde0_0_12;
L_0x600002dbfe80 .concat [ 16 16 0 0], L_0x600002dbfca0, L_0x600002dbfde0;
S_0x14b616270 .scope generate, "pe_row[1]" "pe_row[1]" 7 213, 7 213 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e5480 .param/l "row" 1 7 213, +C4<01>;
S_0x14b698600 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b616270;
 .timescale 0 0;
P_0x6000009e5500 .param/l "col" 1 7 214, +C4<00>;
L_0x6000037aefb0 .functor AND 1, v0x600002efebe0_0, L_0x600002dbbb60, C4<1>, C4<1>;
L_0x6000037af090 .functor AND 1, L_0x600002dbbe80, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037af100 .functor OR 1, L_0x600002dbb7a0, L_0x6000037af090, C4<0>, C4<0>;
L_0x6000037af170 .functor AND 1, L_0x15009a4a0, L_0x6000037af100, C4<1>, C4<1>;
L_0x6000037af1e0 .functor AND 1, L_0x6000037af170, L_0x600002dbbd40, C4<1>, C4<1>;
v0x600002e933c0_0 .net *"_ivl_0", 2 0, L_0x600002dbff20;  1 drivers
L_0x150098dd8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e93450_0 .net/2u *"_ivl_11", 2 0, L_0x150098dd8;  1 drivers
v0x600002e934e0_0 .net *"_ivl_13", 0 0, L_0x600002dbb7a0;  1 drivers
L_0x150098e20 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e93570_0 .net/2u *"_ivl_15", 2 0, L_0x150098e20;  1 drivers
v0x600002e93600_0 .net *"_ivl_17", 0 0, L_0x600002dbbe80;  1 drivers
v0x600002e93690_0 .net *"_ivl_20", 0 0, L_0x6000037af090;  1 drivers
v0x600002e93720_0 .net *"_ivl_22", 0 0, L_0x6000037af100;  1 drivers
v0x600002e937b0_0 .net *"_ivl_24", 0 0, L_0x6000037af170;  1 drivers
v0x600002e93840_0 .net *"_ivl_25", 31 0, L_0x600002dbb660;  1 drivers
L_0x150098e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e938d0_0 .net *"_ivl_28", 15 0, L_0x150098e68;  1 drivers
L_0x150098eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e93960_0 .net/2u *"_ivl_29", 31 0, L_0x150098eb0;  1 drivers
L_0x150098d48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e939f0_0 .net *"_ivl_3", 0 0, L_0x150098d48;  1 drivers
v0x600002e93a80_0 .net *"_ivl_31", 0 0, L_0x600002dbbd40;  1 drivers
L_0x150098d90 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e93b10_0 .net/2u *"_ivl_4", 2 0, L_0x150098d90;  1 drivers
v0x600002e93ba0_0 .net *"_ivl_6", 0 0, L_0x600002dbbb60;  1 drivers
v0x600002e93c30_0 .net "do_clear", 0 0, L_0x6000037af1e0;  1 drivers
v0x600002e93cc0_0 .net "load_weight", 0 0, L_0x6000037aefb0;  1 drivers
v0x600002e93d50_0 .net "weight_in", 7 0, L_0x600002dbba20;  1 drivers
L_0x600002dbff20 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x150098d48;
L_0x600002dbbb60 .cmp/eq 3, L_0x600002dbff20, L_0x150098d90;
L_0x600002dbb7a0 .cmp/eq 3, v0x600002e84990_0, L_0x150098dd8;
L_0x600002dbbe80 .cmp/eq 3, v0x600002e84990_0, L_0x150098e20;
L_0x600002dbb660 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150098e68;
L_0x600002dbbd40 .cmp/eq 32, L_0x600002dbb660, L_0x150098eb0;
S_0x14b698770 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b698600;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3c80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3cc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e92880_0 .net *"_ivl_11", 0 0, L_0x600002dbbac0;  1 drivers
v0x600002e92910_0 .net *"_ivl_12", 15 0, L_0x600002dbb2a0;  1 drivers
v0x600002e929a0_0 .net/s *"_ivl_4", 15 0, L_0x600002dbb520;  1 drivers
v0x600002e92a30_0 .net/s *"_ivl_6", 15 0, L_0x600002dbbc00;  1 drivers
v0x600002e92ac0_0 .net/s "a_signed", 7 0, v0x600002e92c70_0;  1 drivers
v0x600002e92b50_0 .net "act_in", 7 0, L_0x6000037adab0;  alias, 1 drivers
v0x600002e92be0_0 .var "act_out", 7 0;
v0x600002e92c70_0 .var "act_reg", 7 0;
v0x600002e92d00_0 .net "clear_acc", 0 0, L_0x6000037af1e0;  alias, 1 drivers
v0x600002e92d90_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e92e20_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e92eb0_0 .net "load_weight", 0 0, L_0x6000037aefb0;  alias, 1 drivers
v0x600002e92f40_0 .net/s "product", 15 0, L_0x600002dbb200;  1 drivers
v0x600002e92fd0_0 .net/s "product_ext", 31 0, L_0x600002dbb980;  1 drivers
v0x600002e93060_0 .net "psum_in", 31 0, v0x600002e9db00_0;  alias, 1 drivers
v0x600002e930f0_0 .var "psum_out", 31 0;
v0x600002e93180_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e93210_0 .net/s "w_signed", 7 0, v0x600002e93330_0;  1 drivers
v0x600002e932a0_0 .net "weight_in", 7 0, L_0x600002dbba20;  alias, 1 drivers
v0x600002e93330_0 .var "weight_reg", 7 0;
L_0x600002dbb520 .extend/s 16, v0x600002e92c70_0;
L_0x600002dbbc00 .extend/s 16, v0x600002e93330_0;
L_0x600002dbb200 .arith/mult 16, L_0x600002dbb520, L_0x600002dbbc00;
L_0x600002dbbac0 .part L_0x600002dbb200, 15, 1;
LS_0x600002dbb2a0_0_0 .concat [ 1 1 1 1], L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0;
LS_0x600002dbb2a0_0_4 .concat [ 1 1 1 1], L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0;
LS_0x600002dbb2a0_0_8 .concat [ 1 1 1 1], L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0;
LS_0x600002dbb2a0_0_12 .concat [ 1 1 1 1], L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0, L_0x600002dbbac0;
L_0x600002dbb2a0 .concat [ 4 4 4 4], LS_0x600002dbb2a0_0_0, LS_0x600002dbb2a0_0_4, LS_0x600002dbb2a0_0_8, LS_0x600002dbb2a0_0_12;
L_0x600002dbb980 .concat [ 16 16 0 0], L_0x600002dbb200, L_0x600002dbb2a0;
S_0x14b692c40 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b616270;
 .timescale 0 0;
P_0x6000009e5140 .param/l "col" 1 7 214, +C4<01>;
L_0x6000037af330 .functor AND 1, v0x600002efebe0_0, L_0x600002dbb840, C4<1>, C4<1>;
L_0x6000037af3a0 .functor AND 1, L_0x600002dbb480, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037af410 .functor OR 1, L_0x600002dbb700, L_0x6000037af3a0, C4<0>, C4<0>;
L_0x6000037af480 .functor AND 1, L_0x15009a4a0, L_0x6000037af410, C4<1>, C4<1>;
L_0x6000037af4f0 .functor AND 1, L_0x6000037af480, L_0x600002dbb0c0, C4<1>, C4<1>;
v0x600002e94990_0 .net *"_ivl_0", 2 0, L_0x600002dbb340;  1 drivers
L_0x150098f88 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e94a20_0 .net/2u *"_ivl_11", 2 0, L_0x150098f88;  1 drivers
v0x600002e94ab0_0 .net *"_ivl_13", 0 0, L_0x600002dbb700;  1 drivers
L_0x150098fd0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e94b40_0 .net/2u *"_ivl_15", 2 0, L_0x150098fd0;  1 drivers
v0x600002e94bd0_0 .net *"_ivl_17", 0 0, L_0x600002dbb480;  1 drivers
v0x600002e94c60_0 .net *"_ivl_20", 0 0, L_0x6000037af3a0;  1 drivers
v0x600002e94cf0_0 .net *"_ivl_22", 0 0, L_0x6000037af410;  1 drivers
v0x600002e94d80_0 .net *"_ivl_24", 0 0, L_0x6000037af480;  1 drivers
v0x600002e94e10_0 .net *"_ivl_25", 31 0, L_0x600002dbb5c0;  1 drivers
L_0x150099018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e94ea0_0 .net *"_ivl_28", 15 0, L_0x150099018;  1 drivers
L_0x150099060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e94f30_0 .net/2u *"_ivl_29", 31 0, L_0x150099060;  1 drivers
L_0x150098ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e94fc0_0 .net *"_ivl_3", 0 0, L_0x150098ef8;  1 drivers
v0x600002e95050_0 .net *"_ivl_31", 0 0, L_0x600002dbb0c0;  1 drivers
L_0x150098f40 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002e950e0_0 .net/2u *"_ivl_4", 2 0, L_0x150098f40;  1 drivers
v0x600002e95170_0 .net *"_ivl_6", 0 0, L_0x600002dbb840;  1 drivers
v0x600002e95200_0 .net "do_clear", 0 0, L_0x6000037af4f0;  1 drivers
v0x600002e95290_0 .net "load_weight", 0 0, L_0x6000037af330;  1 drivers
v0x600002e95320_0 .net "weight_in", 7 0, L_0x600002dbb3e0;  1 drivers
L_0x600002dbb340 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x150098ef8;
L_0x600002dbb840 .cmp/eq 3, L_0x600002dbb340, L_0x150098f40;
L_0x600002dbb700 .cmp/eq 3, v0x600002e84990_0, L_0x150098f88;
L_0x600002dbb480 .cmp/eq 3, v0x600002e84990_0, L_0x150098fd0;
L_0x600002dbb5c0 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099018;
L_0x600002dbb0c0 .cmp/eq 32, L_0x600002dbb5c0, L_0x150099060;
S_0x14b692db0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b692c40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3d00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3d40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e93de0_0 .net *"_ivl_11", 0 0, L_0x600002dbae40;  1 drivers
v0x600002e93e70_0 .net *"_ivl_12", 15 0, L_0x600002dbaee0;  1 drivers
v0x600002e93f00_0 .net/s *"_ivl_4", 15 0, L_0x600002dbb160;  1 drivers
v0x600002e94000_0 .net/s *"_ivl_6", 15 0, L_0x600002dbaf80;  1 drivers
v0x600002e94090_0 .net/s "a_signed", 7 0, v0x600002e94240_0;  1 drivers
v0x600002e94120_0 .net "act_in", 7 0, v0x600002e92be0_0;  alias, 1 drivers
v0x600002e941b0_0 .var "act_out", 7 0;
v0x600002e94240_0 .var "act_reg", 7 0;
v0x600002e942d0_0 .net "clear_acc", 0 0, L_0x6000037af4f0;  alias, 1 drivers
v0x600002e94360_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e943f0_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e94480_0 .net "load_weight", 0 0, L_0x6000037af330;  alias, 1 drivers
v0x600002e94510_0 .net/s "product", 15 0, L_0x600002dbb020;  1 drivers
v0x600002e945a0_0 .net/s "product_ext", 31 0, L_0x600002dbad00;  1 drivers
v0x600002e94630_0 .net "psum_in", 31 0, v0x600002e9f060_0;  alias, 1 drivers
v0x600002e946c0_0 .var "psum_out", 31 0;
v0x600002e94750_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e947e0_0 .net/s "w_signed", 7 0, v0x600002e94900_0;  1 drivers
v0x600002e94870_0 .net "weight_in", 7 0, L_0x600002dbb3e0;  alias, 1 drivers
v0x600002e94900_0 .var "weight_reg", 7 0;
L_0x600002dbb160 .extend/s 16, v0x600002e94240_0;
L_0x600002dbaf80 .extend/s 16, v0x600002e94900_0;
L_0x600002dbb020 .arith/mult 16, L_0x600002dbb160, L_0x600002dbaf80;
L_0x600002dbae40 .part L_0x600002dbb020, 15, 1;
LS_0x600002dbaee0_0_0 .concat [ 1 1 1 1], L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40;
LS_0x600002dbaee0_0_4 .concat [ 1 1 1 1], L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40;
LS_0x600002dbaee0_0_8 .concat [ 1 1 1 1], L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40;
LS_0x600002dbaee0_0_12 .concat [ 1 1 1 1], L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40, L_0x600002dbae40;
L_0x600002dbaee0 .concat [ 4 4 4 4], LS_0x600002dbaee0_0_0, LS_0x600002dbaee0_0_4, LS_0x600002dbaee0_0_8, LS_0x600002dbaee0_0_12;
L_0x600002dbad00 .concat [ 16 16 0 0], L_0x600002dbb020, L_0x600002dbaee0;
S_0x14b6905f0 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b616270;
 .timescale 0 0;
P_0x6000009e56c0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000037af640 .functor AND 1, v0x600002efebe0_0, L_0x600002dbabc0, C4<1>, C4<1>;
L_0x6000037af020 .functor AND 1, L_0x600002dbab20, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037af6b0 .functor OR 1, L_0x600002dbaa80, L_0x6000037af020, C4<0>, C4<0>;
L_0x6000037af720 .functor AND 1, L_0x15009a4a0, L_0x6000037af6b0, C4<1>, C4<1>;
L_0x6000037af790 .functor AND 1, L_0x6000037af720, L_0x600002dba9e0, C4<1>, C4<1>;
v0x600002e95ef0_0 .net *"_ivl_0", 3 0, L_0x600002dbada0;  1 drivers
L_0x150099138 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e95f80_0 .net/2u *"_ivl_11", 2 0, L_0x150099138;  1 drivers
v0x600002e96010_0 .net *"_ivl_13", 0 0, L_0x600002dbaa80;  1 drivers
L_0x150099180 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e960a0_0 .net/2u *"_ivl_15", 2 0, L_0x150099180;  1 drivers
v0x600002e96130_0 .net *"_ivl_17", 0 0, L_0x600002dbab20;  1 drivers
v0x600002e961c0_0 .net *"_ivl_20", 0 0, L_0x6000037af020;  1 drivers
v0x600002e96250_0 .net *"_ivl_22", 0 0, L_0x6000037af6b0;  1 drivers
v0x600002e962e0_0 .net *"_ivl_24", 0 0, L_0x6000037af720;  1 drivers
v0x600002e96370_0 .net *"_ivl_25", 31 0, L_0x600002dba940;  1 drivers
L_0x1500991c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e96400_0 .net *"_ivl_28", 15 0, L_0x1500991c8;  1 drivers
L_0x150099210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e96490_0 .net/2u *"_ivl_29", 31 0, L_0x150099210;  1 drivers
L_0x1500990a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e96520_0 .net *"_ivl_3", 1 0, L_0x1500990a8;  1 drivers
v0x600002e965b0_0 .net *"_ivl_31", 0 0, L_0x600002dba9e0;  1 drivers
L_0x1500990f0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002e96640_0 .net/2u *"_ivl_4", 3 0, L_0x1500990f0;  1 drivers
v0x600002e966d0_0 .net *"_ivl_6", 0 0, L_0x600002dbabc0;  1 drivers
v0x600002e96760_0 .net "do_clear", 0 0, L_0x6000037af790;  1 drivers
v0x600002e967f0_0 .net "load_weight", 0 0, L_0x6000037af640;  1 drivers
v0x600002e96880_0 .net "weight_in", 7 0, L_0x600002dbac60;  1 drivers
L_0x600002dbada0 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x1500990a8;
L_0x600002dbabc0 .cmp/eq 4, L_0x600002dbada0, L_0x1500990f0;
L_0x600002dbaa80 .cmp/eq 3, v0x600002e84990_0, L_0x150099138;
L_0x600002dbab20 .cmp/eq 3, v0x600002e84990_0, L_0x150099180;
L_0x600002dba940 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x1500991c8;
L_0x600002dba9e0 .cmp/eq 32, L_0x600002dba940, L_0x150099210;
S_0x14b690760 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b6905f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3e00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3e40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e953b0_0 .net *"_ivl_11", 0 0, L_0x600002dba1c0;  1 drivers
v0x600002e95440_0 .net *"_ivl_12", 15 0, L_0x600002db9fe0;  1 drivers
v0x600002e954d0_0 .net/s *"_ivl_4", 15 0, L_0x600002dba620;  1 drivers
v0x600002e95560_0 .net/s *"_ivl_6", 15 0, L_0x600002dba6c0;  1 drivers
v0x600002e955f0_0 .net/s "a_signed", 7 0, v0x600002e957a0_0;  1 drivers
v0x600002e95680_0 .net "act_in", 7 0, v0x600002e941b0_0;  alias, 1 drivers
v0x600002e95710_0 .var "act_out", 7 0;
v0x600002e957a0_0 .var "act_reg", 7 0;
v0x600002e95830_0 .net "clear_acc", 0 0, L_0x6000037af790;  alias, 1 drivers
v0x600002e958c0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e95950_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e959e0_0 .net "load_weight", 0 0, L_0x6000037af640;  alias, 1 drivers
v0x600002e95a70_0 .net/s "product", 15 0, L_0x600002dba120;  1 drivers
v0x600002e95b00_0 .net/s "product_ext", 31 0, L_0x600002dba080;  1 drivers
v0x600002e95b90_0 .net "psum_in", 31 0, v0x600002e90630_0;  alias, 1 drivers
v0x600002e95c20_0 .var "psum_out", 31 0;
v0x600002e95cb0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e95d40_0 .net/s "w_signed", 7 0, v0x600002e95e60_0;  1 drivers
v0x600002e95dd0_0 .net "weight_in", 7 0, L_0x600002dbac60;  alias, 1 drivers
v0x600002e95e60_0 .var "weight_reg", 7 0;
L_0x600002dba620 .extend/s 16, v0x600002e957a0_0;
L_0x600002dba6c0 .extend/s 16, v0x600002e95e60_0;
L_0x600002dba120 .arith/mult 16, L_0x600002dba620, L_0x600002dba6c0;
L_0x600002dba1c0 .part L_0x600002dba120, 15, 1;
LS_0x600002db9fe0_0_0 .concat [ 1 1 1 1], L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0;
LS_0x600002db9fe0_0_4 .concat [ 1 1 1 1], L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0;
LS_0x600002db9fe0_0_8 .concat [ 1 1 1 1], L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0;
LS_0x600002db9fe0_0_12 .concat [ 1 1 1 1], L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0, L_0x600002dba1c0;
L_0x600002db9fe0 .concat [ 4 4 4 4], LS_0x600002db9fe0_0_0, LS_0x600002db9fe0_0_4, LS_0x600002db9fe0_0_8, LS_0x600002db9fe0_0_12;
L_0x600002dba080 .concat [ 16 16 0 0], L_0x600002dba120, L_0x600002db9fe0;
S_0x14b68dfa0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b616270;
 .timescale 0 0;
P_0x6000009e57c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000037af8e0 .functor AND 1, v0x600002efebe0_0, L_0x600002db9f40, C4<1>, C4<1>;
L_0x6000037af950 .functor AND 1, L_0x600002db9c20, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037af9c0 .functor OR 1, L_0x600002db9e00, L_0x6000037af950, C4<0>, C4<0>;
L_0x6000037afa30 .functor AND 1, L_0x15009a4a0, L_0x6000037af9c0, C4<1>, C4<1>;
L_0x6000037afaa0 .functor AND 1, L_0x6000037afa30, L_0x600002db9ae0, C4<1>, C4<1>;
v0x600002e97450_0 .net *"_ivl_0", 3 0, L_0x600002db9ea0;  1 drivers
L_0x1500992e8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e974e0_0 .net/2u *"_ivl_11", 2 0, L_0x1500992e8;  1 drivers
v0x600002e97570_0 .net *"_ivl_13", 0 0, L_0x600002db9e00;  1 drivers
L_0x150099330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e97600_0 .net/2u *"_ivl_15", 2 0, L_0x150099330;  1 drivers
v0x600002e97690_0 .net *"_ivl_17", 0 0, L_0x600002db9c20;  1 drivers
v0x600002e97720_0 .net *"_ivl_20", 0 0, L_0x6000037af950;  1 drivers
v0x600002e977b0_0 .net *"_ivl_22", 0 0, L_0x6000037af9c0;  1 drivers
v0x600002e97840_0 .net *"_ivl_24", 0 0, L_0x6000037afa30;  1 drivers
v0x600002e978d0_0 .net *"_ivl_25", 31 0, L_0x600002db9cc0;  1 drivers
L_0x150099378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e97960_0 .net *"_ivl_28", 15 0, L_0x150099378;  1 drivers
L_0x1500993c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e979f0_0 .net/2u *"_ivl_29", 31 0, L_0x1500993c0;  1 drivers
L_0x150099258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e97a80_0 .net *"_ivl_3", 1 0, L_0x150099258;  1 drivers
v0x600002e97b10_0 .net *"_ivl_31", 0 0, L_0x600002db9ae0;  1 drivers
L_0x1500992a0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002e97ba0_0 .net/2u *"_ivl_4", 3 0, L_0x1500992a0;  1 drivers
v0x600002e97c30_0 .net *"_ivl_6", 0 0, L_0x600002db9f40;  1 drivers
v0x600002e97cc0_0 .net "do_clear", 0 0, L_0x6000037afaa0;  1 drivers
v0x600002e97d50_0 .net "load_weight", 0 0, L_0x6000037af8e0;  1 drivers
v0x600002e97de0_0 .net "weight_in", 7 0, L_0x600002db9d60;  1 drivers
L_0x600002db9ea0 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x150099258;
L_0x600002db9f40 .cmp/eq 4, L_0x600002db9ea0, L_0x1500992a0;
L_0x600002db9e00 .cmp/eq 3, v0x600002e84990_0, L_0x1500992e8;
L_0x600002db9c20 .cmp/eq 3, v0x600002e84990_0, L_0x150099330;
L_0x600002db9cc0 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099378;
L_0x600002db9ae0 .cmp/eq 32, L_0x600002db9cc0, L_0x1500993c0;
S_0x14b68e110 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b68dfa0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3b00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3b40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e96910_0 .net *"_ivl_11", 0 0, L_0x600002db9860;  1 drivers
v0x600002e969a0_0 .net *"_ivl_12", 15 0, L_0x600002db9900;  1 drivers
v0x600002e96a30_0 .net/s *"_ivl_4", 15 0, L_0x600002db9b80;  1 drivers
v0x600002e96ac0_0 .net/s *"_ivl_6", 15 0, L_0x600002db99a0;  1 drivers
v0x600002e96b50_0 .net/s "a_signed", 7 0, v0x600002e96d00_0;  1 drivers
v0x600002e96be0_0 .net "act_in", 7 0, v0x600002e95710_0;  alias, 1 drivers
v0x600002e96c70_0 .var "act_out", 7 0;
v0x600002e96d00_0 .var "act_reg", 7 0;
v0x600002e96d90_0 .net "clear_acc", 0 0, L_0x6000037afaa0;  alias, 1 drivers
v0x600002e96e20_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e96eb0_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e96f40_0 .net "load_weight", 0 0, L_0x6000037af8e0;  alias, 1 drivers
v0x600002e96fd0_0 .net/s "product", 15 0, L_0x600002db9a40;  1 drivers
v0x600002e97060_0 .net/s "product_ext", 31 0, L_0x600002db9720;  1 drivers
v0x600002e970f0_0 .net "psum_in", 31 0, v0x600002e91b90_0;  alias, 1 drivers
v0x600002e97180_0 .var "psum_out", 31 0;
v0x600002e97210_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e972a0_0 .net/s "w_signed", 7 0, v0x600002e973c0_0;  1 drivers
v0x600002e97330_0 .net "weight_in", 7 0, L_0x600002db9d60;  alias, 1 drivers
v0x600002e973c0_0 .var "weight_reg", 7 0;
L_0x600002db9b80 .extend/s 16, v0x600002e96d00_0;
L_0x600002db99a0 .extend/s 16, v0x600002e973c0_0;
L_0x600002db9a40 .arith/mult 16, L_0x600002db9b80, L_0x600002db99a0;
L_0x600002db9860 .part L_0x600002db9a40, 15, 1;
LS_0x600002db9900_0_0 .concat [ 1 1 1 1], L_0x600002db9860, L_0x600002db9860, L_0x600002db9860, L_0x600002db9860;
LS_0x600002db9900_0_4 .concat [ 1 1 1 1], L_0x600002db9860, L_0x600002db9860, L_0x600002db9860, L_0x600002db9860;
LS_0x600002db9900_0_8 .concat [ 1 1 1 1], L_0x600002db9860, L_0x600002db9860, L_0x600002db9860, L_0x600002db9860;
LS_0x600002db9900_0_12 .concat [ 1 1 1 1], L_0x600002db9860, L_0x600002db9860, L_0x600002db9860, L_0x600002db9860;
L_0x600002db9900 .concat [ 4 4 4 4], LS_0x600002db9900_0_0, LS_0x600002db9900_0_4, LS_0x600002db9900_0_8, LS_0x600002db9900_0_12;
L_0x600002db9720 .concat [ 16 16 0 0], L_0x600002db9a40, L_0x600002db9900;
S_0x14b68b950 .scope generate, "pe_row[2]" "pe_row[2]" 7 213, 7 213 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e58c0 .param/l "row" 1 7 213, +C4<010>;
S_0x14b68bac0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b68b950;
 .timescale 0 0;
P_0x6000009e5940 .param/l "col" 1 7 214, +C4<00>;
L_0x6000037afbf0 .functor AND 1, v0x600002efebe0_0, L_0x600002db95e0, C4<1>, C4<1>;
L_0x6000037afc60 .functor AND 1, L_0x600002db9540, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037afcd0 .functor OR 1, L_0x600002db94a0, L_0x6000037afc60, C4<0>, C4<0>;
L_0x6000037afd40 .functor AND 1, L_0x15009a4a0, L_0x6000037afcd0, C4<1>, C4<1>;
L_0x6000037afdb0 .functor AND 1, L_0x6000037afd40, L_0x600002db9400, C4<1>, C4<1>;
v0x600002e88a20_0 .net *"_ivl_0", 2 0, L_0x600002db97c0;  1 drivers
L_0x150099498 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e88ab0_0 .net/2u *"_ivl_11", 2 0, L_0x150099498;  1 drivers
v0x600002e88b40_0 .net *"_ivl_13", 0 0, L_0x600002db94a0;  1 drivers
L_0x1500994e0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e88bd0_0 .net/2u *"_ivl_15", 2 0, L_0x1500994e0;  1 drivers
v0x600002e88c60_0 .net *"_ivl_17", 0 0, L_0x600002db9540;  1 drivers
v0x600002e88cf0_0 .net *"_ivl_20", 0 0, L_0x6000037afc60;  1 drivers
v0x600002e88d80_0 .net *"_ivl_22", 0 0, L_0x6000037afcd0;  1 drivers
v0x600002e88e10_0 .net *"_ivl_24", 0 0, L_0x6000037afd40;  1 drivers
v0x600002e88ea0_0 .net *"_ivl_25", 31 0, L_0x600002db9360;  1 drivers
L_0x150099528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e88f30_0 .net *"_ivl_28", 15 0, L_0x150099528;  1 drivers
L_0x150099570 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e88fc0_0 .net/2u *"_ivl_29", 31 0, L_0x150099570;  1 drivers
L_0x150099408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e89050_0 .net *"_ivl_3", 0 0, L_0x150099408;  1 drivers
v0x600002e890e0_0 .net *"_ivl_31", 0 0, L_0x600002db9400;  1 drivers
L_0x150099450 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e89170_0 .net/2u *"_ivl_4", 2 0, L_0x150099450;  1 drivers
v0x600002e89200_0 .net *"_ivl_6", 0 0, L_0x600002db95e0;  1 drivers
v0x600002e89290_0 .net "do_clear", 0 0, L_0x6000037afdb0;  1 drivers
v0x600002e89320_0 .net "load_weight", 0 0, L_0x6000037afbf0;  1 drivers
v0x600002e893b0_0 .net "weight_in", 7 0, L_0x600002db9680;  1 drivers
L_0x600002db97c0 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x150099408;
L_0x600002db95e0 .cmp/eq 3, L_0x600002db97c0, L_0x150099450;
L_0x600002db94a0 .cmp/eq 3, v0x600002e84990_0, L_0x150099498;
L_0x600002db9540 .cmp/eq 3, v0x600002e84990_0, L_0x1500994e0;
L_0x600002db9360 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099528;
L_0x600002db9400 .cmp/eq 32, L_0x600002db9360, L_0x150099570;
S_0x14b689300 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b68bac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3e80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3ec0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e97e70_0 .net *"_ivl_11", 0 0, L_0x600002db9180;  1 drivers
v0x600002e97f00_0 .net *"_ivl_12", 15 0, L_0x600002db8fa0;  1 drivers
v0x600002e88000_0 .net/s *"_ivl_4", 15 0, L_0x600002db9220;  1 drivers
v0x600002e88090_0 .net/s *"_ivl_6", 15 0, L_0x600002db92c0;  1 drivers
v0x600002e88120_0 .net/s "a_signed", 7 0, v0x600002e882d0_0;  1 drivers
v0x600002e881b0_0 .net "act_in", 7 0, L_0x6000037adb20;  alias, 1 drivers
v0x600002e88240_0 .var "act_out", 7 0;
v0x600002e882d0_0 .var "act_reg", 7 0;
v0x600002e88360_0 .net "clear_acc", 0 0, L_0x6000037afdb0;  alias, 1 drivers
v0x600002e883f0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e88480_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e88510_0 .net "load_weight", 0 0, L_0x6000037afbf0;  alias, 1 drivers
v0x600002e885a0_0 .net/s "product", 15 0, L_0x600002db90e0;  1 drivers
v0x600002e88630_0 .net/s "product_ext", 31 0, L_0x600002db9040;  1 drivers
v0x600002e886c0_0 .net "psum_in", 31 0, v0x600002e930f0_0;  alias, 1 drivers
v0x600002e88750_0 .var "psum_out", 31 0;
v0x600002e887e0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e88870_0 .net/s "w_signed", 7 0, v0x600002e88990_0;  1 drivers
v0x600002e88900_0 .net "weight_in", 7 0, L_0x600002db9680;  alias, 1 drivers
v0x600002e88990_0 .var "weight_reg", 7 0;
L_0x600002db9220 .extend/s 16, v0x600002e882d0_0;
L_0x600002db92c0 .extend/s 16, v0x600002e88990_0;
L_0x600002db90e0 .arith/mult 16, L_0x600002db9220, L_0x600002db92c0;
L_0x600002db9180 .part L_0x600002db90e0, 15, 1;
LS_0x600002db8fa0_0_0 .concat [ 1 1 1 1], L_0x600002db9180, L_0x600002db9180, L_0x600002db9180, L_0x600002db9180;
LS_0x600002db8fa0_0_4 .concat [ 1 1 1 1], L_0x600002db9180, L_0x600002db9180, L_0x600002db9180, L_0x600002db9180;
LS_0x600002db8fa0_0_8 .concat [ 1 1 1 1], L_0x600002db9180, L_0x600002db9180, L_0x600002db9180, L_0x600002db9180;
LS_0x600002db8fa0_0_12 .concat [ 1 1 1 1], L_0x600002db9180, L_0x600002db9180, L_0x600002db9180, L_0x600002db9180;
L_0x600002db8fa0 .concat [ 4 4 4 4], LS_0x600002db8fa0_0_0, LS_0x600002db8fa0_0_4, LS_0x600002db8fa0_0_8, LS_0x600002db8fa0_0_12;
L_0x600002db9040 .concat [ 16 16 0 0], L_0x600002db90e0, L_0x600002db8fa0;
S_0x14b689470 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b68b950;
 .timescale 0 0;
P_0x6000009e5a40 .param/l "col" 1 7 214, +C4<01>;
L_0x6000037aff00 .functor AND 1, v0x600002efebe0_0, L_0x600002db8f00, C4<1>, C4<1>;
L_0x6000037aff70 .functor AND 1, L_0x600002db8be0, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037abbf0 .functor OR 1, L_0x600002db8dc0, L_0x6000037aff70, C4<0>, C4<0>;
L_0x6000037ab790 .functor AND 1, L_0x15009a4a0, L_0x6000037abbf0, C4<1>, C4<1>;
L_0x6000037ab330 .functor AND 1, L_0x6000037ab790, L_0x600002db8aa0, C4<1>, C4<1>;
v0x600002e89f80_0 .net *"_ivl_0", 2 0, L_0x600002db8e60;  1 drivers
L_0x150099648 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e8a010_0 .net/2u *"_ivl_11", 2 0, L_0x150099648;  1 drivers
v0x600002e8a0a0_0 .net *"_ivl_13", 0 0, L_0x600002db8dc0;  1 drivers
L_0x150099690 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e8a130_0 .net/2u *"_ivl_15", 2 0, L_0x150099690;  1 drivers
v0x600002e8a1c0_0 .net *"_ivl_17", 0 0, L_0x600002db8be0;  1 drivers
v0x600002e8a250_0 .net *"_ivl_20", 0 0, L_0x6000037aff70;  1 drivers
v0x600002e8a2e0_0 .net *"_ivl_22", 0 0, L_0x6000037abbf0;  1 drivers
v0x600002e8a370_0 .net *"_ivl_24", 0 0, L_0x6000037ab790;  1 drivers
v0x600002e8a400_0 .net *"_ivl_25", 31 0, L_0x600002db8c80;  1 drivers
L_0x1500996d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8a490_0 .net *"_ivl_28", 15 0, L_0x1500996d8;  1 drivers
L_0x150099720 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8a520_0 .net/2u *"_ivl_29", 31 0, L_0x150099720;  1 drivers
L_0x1500995b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e8a5b0_0 .net *"_ivl_3", 0 0, L_0x1500995b8;  1 drivers
v0x600002e8a640_0 .net *"_ivl_31", 0 0, L_0x600002db8aa0;  1 drivers
L_0x150099600 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002e8a6d0_0 .net/2u *"_ivl_4", 2 0, L_0x150099600;  1 drivers
v0x600002e8a760_0 .net *"_ivl_6", 0 0, L_0x600002db8f00;  1 drivers
v0x600002e8a7f0_0 .net "do_clear", 0 0, L_0x6000037ab330;  1 drivers
v0x600002e8a880_0 .net "load_weight", 0 0, L_0x6000037aff00;  1 drivers
v0x600002e8a910_0 .net "weight_in", 7 0, L_0x600002db8d20;  1 drivers
L_0x600002db8e60 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x1500995b8;
L_0x600002db8f00 .cmp/eq 3, L_0x600002db8e60, L_0x150099600;
L_0x600002db8dc0 .cmp/eq 3, v0x600002e84990_0, L_0x150099648;
L_0x600002db8be0 .cmp/eq 3, v0x600002e84990_0, L_0x150099690;
L_0x600002db8c80 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x1500996d8;
L_0x600002db8aa0 .cmp/eq 32, L_0x600002db8c80, L_0x150099720;
S_0x14b686cb0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b689470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3b80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3bc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e89440_0 .net *"_ivl_11", 0 0, L_0x600002dba4e0;  1 drivers
v0x600002e894d0_0 .net *"_ivl_12", 15 0, L_0x600002dba580;  1 drivers
v0x600002e89560_0 .net/s *"_ivl_4", 15 0, L_0x600002db8b40;  1 drivers
v0x600002e895f0_0 .net/s *"_ivl_6", 15 0, L_0x600002db8960;  1 drivers
v0x600002e89680_0 .net/s "a_signed", 7 0, v0x600002e89830_0;  1 drivers
v0x600002e89710_0 .net "act_in", 7 0, v0x600002e88240_0;  alias, 1 drivers
v0x600002e897a0_0 .var "act_out", 7 0;
v0x600002e89830_0 .var "act_reg", 7 0;
v0x600002e898c0_0 .net "clear_acc", 0 0, L_0x6000037ab330;  alias, 1 drivers
v0x600002e89950_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e899e0_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e89a70_0 .net "load_weight", 0 0, L_0x6000037aff00;  alias, 1 drivers
v0x600002e89b00_0 .net/s "product", 15 0, L_0x600002db8a00;  1 drivers
v0x600002e89b90_0 .net/s "product_ext", 31 0, L_0x600002dba3a0;  1 drivers
v0x600002e89c20_0 .net "psum_in", 31 0, v0x600002e946c0_0;  alias, 1 drivers
v0x600002e89cb0_0 .var "psum_out", 31 0;
v0x600002e89d40_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e89dd0_0 .net/s "w_signed", 7 0, v0x600002e89ef0_0;  1 drivers
v0x600002e89e60_0 .net "weight_in", 7 0, L_0x600002db8d20;  alias, 1 drivers
v0x600002e89ef0_0 .var "weight_reg", 7 0;
L_0x600002db8b40 .extend/s 16, v0x600002e89830_0;
L_0x600002db8960 .extend/s 16, v0x600002e89ef0_0;
L_0x600002db8a00 .arith/mult 16, L_0x600002db8b40, L_0x600002db8960;
L_0x600002dba4e0 .part L_0x600002db8a00, 15, 1;
LS_0x600002dba580_0_0 .concat [ 1 1 1 1], L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0;
LS_0x600002dba580_0_4 .concat [ 1 1 1 1], L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0;
LS_0x600002dba580_0_8 .concat [ 1 1 1 1], L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0;
LS_0x600002dba580_0_12 .concat [ 1 1 1 1], L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0, L_0x600002dba4e0;
L_0x600002dba580 .concat [ 4 4 4 4], LS_0x600002dba580_0_0, LS_0x600002dba580_0_4, LS_0x600002dba580_0_8, LS_0x600002dba580_0_12;
L_0x600002dba3a0 .concat [ 16 16 0 0], L_0x600002db8a00, L_0x600002dba580;
S_0x14b686e20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b68b950;
 .timescale 0 0;
P_0x6000009e5b40 .param/l "col" 1 7 214, +C4<010>;
L_0x6000037aa610 .functor AND 1, v0x600002efebe0_0, L_0x600002dba260, C4<1>, C4<1>;
L_0x6000037aa1b0 .functor AND 1, L_0x600002db8820, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037a9d50 .functor OR 1, L_0x600002db86e0, L_0x6000037aa1b0, C4<0>, C4<0>;
L_0x6000037a98f0 .functor AND 1, L_0x15009a4a0, L_0x6000037a9d50, C4<1>, C4<1>;
L_0x6000037a9490 .functor AND 1, L_0x6000037a98f0, L_0x600002dbb8e0, C4<1>, C4<1>;
v0x600002e8b4e0_0 .net *"_ivl_0", 3 0, L_0x600002dba440;  1 drivers
L_0x1500997f8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e8b570_0 .net/2u *"_ivl_11", 2 0, L_0x1500997f8;  1 drivers
v0x600002e8b600_0 .net *"_ivl_13", 0 0, L_0x600002db86e0;  1 drivers
L_0x150099840 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e8b690_0 .net/2u *"_ivl_15", 2 0, L_0x150099840;  1 drivers
v0x600002e8b720_0 .net *"_ivl_17", 0 0, L_0x600002db8820;  1 drivers
v0x600002e8b7b0_0 .net *"_ivl_20", 0 0, L_0x6000037aa1b0;  1 drivers
v0x600002e8b840_0 .net *"_ivl_22", 0 0, L_0x6000037a9d50;  1 drivers
v0x600002e8b8d0_0 .net *"_ivl_24", 0 0, L_0x6000037a98f0;  1 drivers
v0x600002e8b960_0 .net *"_ivl_25", 31 0, L_0x600002db88c0;  1 drivers
L_0x150099888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8b9f0_0 .net *"_ivl_28", 15 0, L_0x150099888;  1 drivers
L_0x1500998d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8ba80_0 .net/2u *"_ivl_29", 31 0, L_0x1500998d0;  1 drivers
L_0x150099768 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e8bb10_0 .net *"_ivl_3", 1 0, L_0x150099768;  1 drivers
v0x600002e8bba0_0 .net *"_ivl_31", 0 0, L_0x600002dbb8e0;  1 drivers
L_0x1500997b0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002e8bc30_0 .net/2u *"_ivl_4", 3 0, L_0x1500997b0;  1 drivers
v0x600002e8bcc0_0 .net *"_ivl_6", 0 0, L_0x600002dba260;  1 drivers
v0x600002e8bd50_0 .net "do_clear", 0 0, L_0x6000037a9490;  1 drivers
v0x600002e8bde0_0 .net "load_weight", 0 0, L_0x6000037aa610;  1 drivers
v0x600002e8be70_0 .net "weight_in", 7 0, L_0x600002dba300;  1 drivers
L_0x600002dba440 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x150099768;
L_0x600002dba260 .cmp/eq 4, L_0x600002dba440, L_0x1500997b0;
L_0x600002db86e0 .cmp/eq 3, v0x600002e84990_0, L_0x1500997f8;
L_0x600002db8820 .cmp/eq 3, v0x600002e84990_0, L_0x150099840;
L_0x600002db88c0 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099888;
L_0x600002dbb8e0 .cmp/eq 32, L_0x600002db88c0, L_0x1500998d0;
S_0x14b684660 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b686e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3d80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3dc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e8a9a0_0 .net *"_ivl_11", 0 0, L_0x600002db01e0;  1 drivers
v0x600002e8aa30_0 .net *"_ivl_12", 15 0, L_0x600002db0280;  1 drivers
v0x600002e8aac0_0 .net/s *"_ivl_4", 15 0, L_0x600002db0000;  1 drivers
v0x600002e8ab50_0 .net/s *"_ivl_6", 15 0, L_0x600002db00a0;  1 drivers
v0x600002e8abe0_0 .net/s "a_signed", 7 0, v0x600002e8ad90_0;  1 drivers
v0x600002e8ac70_0 .net "act_in", 7 0, v0x600002e897a0_0;  alias, 1 drivers
v0x600002e8ad00_0 .var "act_out", 7 0;
v0x600002e8ad90_0 .var "act_reg", 7 0;
v0x600002e8ae20_0 .net "clear_acc", 0 0, L_0x6000037a9490;  alias, 1 drivers
v0x600002e8aeb0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e8af40_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e8afd0_0 .net "load_weight", 0 0, L_0x6000037aa610;  alias, 1 drivers
v0x600002e8b060_0 .net/s "product", 15 0, L_0x600002db0140;  1 drivers
v0x600002e8b0f0_0 .net/s "product_ext", 31 0, L_0x600002db0320;  1 drivers
v0x600002e8b180_0 .net "psum_in", 31 0, v0x600002e95c20_0;  alias, 1 drivers
v0x600002e8b210_0 .var "psum_out", 31 0;
v0x600002e8b2a0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e8b330_0 .net/s "w_signed", 7 0, v0x600002e8b450_0;  1 drivers
v0x600002e8b3c0_0 .net "weight_in", 7 0, L_0x600002dba300;  alias, 1 drivers
v0x600002e8b450_0 .var "weight_reg", 7 0;
L_0x600002db0000 .extend/s 16, v0x600002e8ad90_0;
L_0x600002db00a0 .extend/s 16, v0x600002e8b450_0;
L_0x600002db0140 .arith/mult 16, L_0x600002db0000, L_0x600002db00a0;
L_0x600002db01e0 .part L_0x600002db0140, 15, 1;
LS_0x600002db0280_0_0 .concat [ 1 1 1 1], L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0;
LS_0x600002db0280_0_4 .concat [ 1 1 1 1], L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0;
LS_0x600002db0280_0_8 .concat [ 1 1 1 1], L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0;
LS_0x600002db0280_0_12 .concat [ 1 1 1 1], L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0, L_0x600002db01e0;
L_0x600002db0280 .concat [ 4 4 4 4], LS_0x600002db0280_0_0, LS_0x600002db0280_0_4, LS_0x600002db0280_0_8, LS_0x600002db0280_0_12;
L_0x600002db0320 .concat [ 16 16 0 0], L_0x600002db0140, L_0x600002db0280;
S_0x14b6847d0 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b68b950;
 .timescale 0 0;
P_0x6000009e5c40 .param/l "col" 1 7 214, +C4<011>;
L_0x6000037a8770 .functor AND 1, v0x600002efebe0_0, L_0x600002db0460, C4<1>, C4<1>;
L_0x6000037a8310 .functor AND 1, L_0x600002db0640, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037a82a0 .functor OR 1, L_0x600002db05a0, L_0x6000037a8310, C4<0>, C4<0>;
L_0x6000037a8230 .functor AND 1, L_0x15009a4a0, L_0x6000037a82a0, C4<1>, C4<1>;
L_0x6000037a81c0 .functor AND 1, L_0x6000037a8230, L_0x600002db0780, C4<1>, C4<1>;
v0x600002e8cab0_0 .net *"_ivl_0", 3 0, L_0x600002db03c0;  1 drivers
L_0x1500999a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e8cb40_0 .net/2u *"_ivl_11", 2 0, L_0x1500999a8;  1 drivers
v0x600002e8cbd0_0 .net *"_ivl_13", 0 0, L_0x600002db05a0;  1 drivers
L_0x1500999f0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e8cc60_0 .net/2u *"_ivl_15", 2 0, L_0x1500999f0;  1 drivers
v0x600002e8ccf0_0 .net *"_ivl_17", 0 0, L_0x600002db0640;  1 drivers
v0x600002e8cd80_0 .net *"_ivl_20", 0 0, L_0x6000037a8310;  1 drivers
v0x600002e8ce10_0 .net *"_ivl_22", 0 0, L_0x6000037a82a0;  1 drivers
v0x600002e8cea0_0 .net *"_ivl_24", 0 0, L_0x6000037a8230;  1 drivers
v0x600002e8cf30_0 .net *"_ivl_25", 31 0, L_0x600002db06e0;  1 drivers
L_0x150099a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8cfc0_0 .net *"_ivl_28", 15 0, L_0x150099a38;  1 drivers
L_0x150099a80 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8d050_0 .net/2u *"_ivl_29", 31 0, L_0x150099a80;  1 drivers
L_0x150099918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e8d0e0_0 .net *"_ivl_3", 1 0, L_0x150099918;  1 drivers
v0x600002e8d170_0 .net *"_ivl_31", 0 0, L_0x600002db0780;  1 drivers
L_0x150099960 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002e8d200_0 .net/2u *"_ivl_4", 3 0, L_0x150099960;  1 drivers
v0x600002e8d290_0 .net *"_ivl_6", 0 0, L_0x600002db0460;  1 drivers
v0x600002e8d320_0 .net "do_clear", 0 0, L_0x6000037a81c0;  1 drivers
v0x600002e8d3b0_0 .net "load_weight", 0 0, L_0x6000037a8770;  1 drivers
v0x600002e8d440_0 .net "weight_in", 7 0, L_0x600002db0500;  1 drivers
L_0x600002db03c0 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x150099918;
L_0x600002db0460 .cmp/eq 4, L_0x600002db03c0, L_0x150099960;
L_0x600002db05a0 .cmp/eq 3, v0x600002e84990_0, L_0x1500999a8;
L_0x600002db0640 .cmp/eq 3, v0x600002e84990_0, L_0x1500999f0;
L_0x600002db06e0 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099a38;
L_0x600002db0780 .cmp/eq 32, L_0x600002db06e0, L_0x150099a80;
S_0x14b682010 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b6847d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3f00 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3f40 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e8bf00_0 .net *"_ivl_11", 0 0, L_0x600002db0a00;  1 drivers
v0x600002e8c000_0 .net *"_ivl_12", 15 0, L_0x600002db0aa0;  1 drivers
v0x600002e8c090_0 .net/s *"_ivl_4", 15 0, L_0x600002db0820;  1 drivers
v0x600002e8c120_0 .net/s *"_ivl_6", 15 0, L_0x600002db08c0;  1 drivers
v0x600002e8c1b0_0 .net/s "a_signed", 7 0, v0x600002e8c360_0;  1 drivers
v0x600002e8c240_0 .net "act_in", 7 0, v0x600002e8ad00_0;  alias, 1 drivers
v0x600002e8c2d0_0 .var "act_out", 7 0;
v0x600002e8c360_0 .var "act_reg", 7 0;
v0x600002e8c3f0_0 .net "clear_acc", 0 0, L_0x6000037a81c0;  alias, 1 drivers
v0x600002e8c480_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e8c510_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e8c5a0_0 .net "load_weight", 0 0, L_0x6000037a8770;  alias, 1 drivers
v0x600002e8c630_0 .net/s "product", 15 0, L_0x600002db0960;  1 drivers
v0x600002e8c6c0_0 .net/s "product_ext", 31 0, L_0x600002db0b40;  1 drivers
v0x600002e8c750_0 .net "psum_in", 31 0, v0x600002e97180_0;  alias, 1 drivers
v0x600002e8c7e0_0 .var "psum_out", 31 0;
v0x600002e8c870_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e8c900_0 .net/s "w_signed", 7 0, v0x600002e8ca20_0;  1 drivers
v0x600002e8c990_0 .net "weight_in", 7 0, L_0x600002db0500;  alias, 1 drivers
v0x600002e8ca20_0 .var "weight_reg", 7 0;
L_0x600002db0820 .extend/s 16, v0x600002e8c360_0;
L_0x600002db08c0 .extend/s 16, v0x600002e8ca20_0;
L_0x600002db0960 .arith/mult 16, L_0x600002db0820, L_0x600002db08c0;
L_0x600002db0a00 .part L_0x600002db0960, 15, 1;
LS_0x600002db0aa0_0_0 .concat [ 1 1 1 1], L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00;
LS_0x600002db0aa0_0_4 .concat [ 1 1 1 1], L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00;
LS_0x600002db0aa0_0_8 .concat [ 1 1 1 1], L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00;
LS_0x600002db0aa0_0_12 .concat [ 1 1 1 1], L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00, L_0x600002db0a00;
L_0x600002db0aa0 .concat [ 4 4 4 4], LS_0x600002db0aa0_0_0, LS_0x600002db0aa0_0_4, LS_0x600002db0aa0_0_8, LS_0x600002db0aa0_0_12;
L_0x600002db0b40 .concat [ 16 16 0 0], L_0x600002db0960, L_0x600002db0aa0;
S_0x14b682180 .scope generate, "pe_row[3]" "pe_row[3]" 7 213, 7 213 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e5d40 .param/l "row" 1 7 213, +C4<011>;
S_0x14b67f9c0 .scope generate, "pe_col[0]" "pe_col[0]" 7 214, 7 214 0, S_0x14b682180;
 .timescale 0 0;
P_0x6000009e5dc0 .param/l "col" 1 7 214, +C4<00>;
L_0x6000037a0000 .functor AND 1, v0x600002efebe0_0, L_0x600002db0c80, C4<1>, C4<1>;
L_0x6000037a0070 .functor AND 1, L_0x600002db0e60, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037a00e0 .functor OR 1, L_0x600002db0dc0, L_0x6000037a0070, C4<0>, C4<0>;
L_0x6000037a0150 .functor AND 1, L_0x15009a4a0, L_0x6000037a00e0, C4<1>, C4<1>;
L_0x6000037a01c0 .functor AND 1, L_0x6000037a0150, L_0x600002db0fa0, C4<1>, C4<1>;
v0x600002e8e010_0 .net *"_ivl_0", 2 0, L_0x600002db0be0;  1 drivers
L_0x150099b58 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e8e0a0_0 .net/2u *"_ivl_11", 2 0, L_0x150099b58;  1 drivers
v0x600002e8e130_0 .net *"_ivl_13", 0 0, L_0x600002db0dc0;  1 drivers
L_0x150099ba0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e8e1c0_0 .net/2u *"_ivl_15", 2 0, L_0x150099ba0;  1 drivers
v0x600002e8e250_0 .net *"_ivl_17", 0 0, L_0x600002db0e60;  1 drivers
v0x600002e8e2e0_0 .net *"_ivl_20", 0 0, L_0x6000037a0070;  1 drivers
v0x600002e8e370_0 .net *"_ivl_22", 0 0, L_0x6000037a00e0;  1 drivers
v0x600002e8e400_0 .net *"_ivl_24", 0 0, L_0x6000037a0150;  1 drivers
v0x600002e8e490_0 .net *"_ivl_25", 31 0, L_0x600002db0f00;  1 drivers
L_0x150099be8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8e520_0 .net *"_ivl_28", 15 0, L_0x150099be8;  1 drivers
L_0x150099c30 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8e5b0_0 .net/2u *"_ivl_29", 31 0, L_0x150099c30;  1 drivers
L_0x150099ac8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e8e640_0 .net *"_ivl_3", 0 0, L_0x150099ac8;  1 drivers
v0x600002e8e6d0_0 .net *"_ivl_31", 0 0, L_0x600002db0fa0;  1 drivers
L_0x150099b10 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e8e760_0 .net/2u *"_ivl_4", 2 0, L_0x150099b10;  1 drivers
v0x600002e8e7f0_0 .net *"_ivl_6", 0 0, L_0x600002db0c80;  1 drivers
v0x600002e8e880_0 .net "do_clear", 0 0, L_0x6000037a01c0;  1 drivers
v0x600002e8e910_0 .net "load_weight", 0 0, L_0x6000037a0000;  1 drivers
v0x600002e8e9a0_0 .net "weight_in", 7 0, L_0x600002db0d20;  1 drivers
L_0x600002db0be0 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x150099ac8;
L_0x600002db0c80 .cmp/eq 3, L_0x600002db0be0, L_0x150099b10;
L_0x600002db0dc0 .cmp/eq 3, v0x600002e84990_0, L_0x150099b58;
L_0x600002db0e60 .cmp/eq 3, v0x600002e84990_0, L_0x150099ba0;
L_0x600002db0f00 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099be8;
L_0x600002db0fa0 .cmp/eq 32, L_0x600002db0f00, L_0x150099c30;
S_0x14b67fb30 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b67f9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a3f80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a3fc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e8d4d0_0 .net *"_ivl_11", 0 0, L_0x600002db1220;  1 drivers
v0x600002e8d560_0 .net *"_ivl_12", 15 0, L_0x600002db12c0;  1 drivers
v0x600002e8d5f0_0 .net/s *"_ivl_4", 15 0, L_0x600002db1040;  1 drivers
v0x600002e8d680_0 .net/s *"_ivl_6", 15 0, L_0x600002db10e0;  1 drivers
v0x600002e8d710_0 .net/s "a_signed", 7 0, v0x600002e8d8c0_0;  1 drivers
v0x600002e8d7a0_0 .net "act_in", 7 0, L_0x6000037ad9d0;  alias, 1 drivers
v0x600002e8d830_0 .var "act_out", 7 0;
v0x600002e8d8c0_0 .var "act_reg", 7 0;
v0x600002e8d950_0 .net "clear_acc", 0 0, L_0x6000037a01c0;  alias, 1 drivers
v0x600002e8d9e0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e8da70_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e8db00_0 .net "load_weight", 0 0, L_0x6000037a0000;  alias, 1 drivers
v0x600002e8db90_0 .net/s "product", 15 0, L_0x600002db1180;  1 drivers
v0x600002e8dc20_0 .net/s "product_ext", 31 0, L_0x600002db1360;  1 drivers
v0x600002e8dcb0_0 .net "psum_in", 31 0, v0x600002e88750_0;  alias, 1 drivers
v0x600002e8dd40_0 .var "psum_out", 31 0;
v0x600002e8ddd0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e8de60_0 .net/s "w_signed", 7 0, v0x600002e8df80_0;  1 drivers
v0x600002e8def0_0 .net "weight_in", 7 0, L_0x600002db0d20;  alias, 1 drivers
v0x600002e8df80_0 .var "weight_reg", 7 0;
L_0x600002db1040 .extend/s 16, v0x600002e8d8c0_0;
L_0x600002db10e0 .extend/s 16, v0x600002e8df80_0;
L_0x600002db1180 .arith/mult 16, L_0x600002db1040, L_0x600002db10e0;
L_0x600002db1220 .part L_0x600002db1180, 15, 1;
LS_0x600002db12c0_0_0 .concat [ 1 1 1 1], L_0x600002db1220, L_0x600002db1220, L_0x600002db1220, L_0x600002db1220;
LS_0x600002db12c0_0_4 .concat [ 1 1 1 1], L_0x600002db1220, L_0x600002db1220, L_0x600002db1220, L_0x600002db1220;
LS_0x600002db12c0_0_8 .concat [ 1 1 1 1], L_0x600002db1220, L_0x600002db1220, L_0x600002db1220, L_0x600002db1220;
LS_0x600002db12c0_0_12 .concat [ 1 1 1 1], L_0x600002db1220, L_0x600002db1220, L_0x600002db1220, L_0x600002db1220;
L_0x600002db12c0 .concat [ 4 4 4 4], LS_0x600002db12c0_0_0, LS_0x600002db12c0_0_4, LS_0x600002db12c0_0_8, LS_0x600002db12c0_0_12;
L_0x600002db1360 .concat [ 16 16 0 0], L_0x600002db1180, L_0x600002db12c0;
S_0x14b67d370 .scope generate, "pe_col[1]" "pe_col[1]" 7 214, 7 214 0, S_0x14b682180;
 .timescale 0 0;
P_0x6000009e5ec0 .param/l "col" 1 7 214, +C4<01>;
L_0x6000037a0310 .functor AND 1, v0x600002efebe0_0, L_0x600002db14a0, C4<1>, C4<1>;
L_0x6000037a0380 .functor AND 1, L_0x600002db1680, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037a03f0 .functor OR 1, L_0x600002db15e0, L_0x6000037a0380, C4<0>, C4<0>;
L_0x6000037a0460 .functor AND 1, L_0x15009a4a0, L_0x6000037a03f0, C4<1>, C4<1>;
L_0x6000037a04d0 .functor AND 1, L_0x6000037a0460, L_0x600002db17c0, C4<1>, C4<1>;
v0x600002e8f570_0 .net *"_ivl_0", 2 0, L_0x600002db1400;  1 drivers
L_0x150099d08 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e8f600_0 .net/2u *"_ivl_11", 2 0, L_0x150099d08;  1 drivers
v0x600002e8f690_0 .net *"_ivl_13", 0 0, L_0x600002db15e0;  1 drivers
L_0x150099d50 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e8f720_0 .net/2u *"_ivl_15", 2 0, L_0x150099d50;  1 drivers
v0x600002e8f7b0_0 .net *"_ivl_17", 0 0, L_0x600002db1680;  1 drivers
v0x600002e8f840_0 .net *"_ivl_20", 0 0, L_0x6000037a0380;  1 drivers
v0x600002e8f8d0_0 .net *"_ivl_22", 0 0, L_0x6000037a03f0;  1 drivers
v0x600002e8f960_0 .net *"_ivl_24", 0 0, L_0x6000037a0460;  1 drivers
v0x600002e8f9f0_0 .net *"_ivl_25", 31 0, L_0x600002db1720;  1 drivers
L_0x150099d98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8fa80_0 .net *"_ivl_28", 15 0, L_0x150099d98;  1 drivers
L_0x150099de0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e8fb10_0 .net/2u *"_ivl_29", 31 0, L_0x150099de0;  1 drivers
L_0x150099c78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x600002e8fba0_0 .net *"_ivl_3", 0 0, L_0x150099c78;  1 drivers
v0x600002e8fc30_0 .net *"_ivl_31", 0 0, L_0x600002db17c0;  1 drivers
L_0x150099cc0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x600002e8fcc0_0 .net/2u *"_ivl_4", 2 0, L_0x150099cc0;  1 drivers
v0x600002e8fd50_0 .net *"_ivl_6", 0 0, L_0x600002db14a0;  1 drivers
v0x600002e8fde0_0 .net "do_clear", 0 0, L_0x6000037a04d0;  1 drivers
v0x600002e8fe70_0 .net "load_weight", 0 0, L_0x6000037a0310;  1 drivers
v0x600002e8ff00_0 .net "weight_in", 7 0, L_0x600002db1540;  1 drivers
L_0x600002db1400 .concat [ 2 1 0 0], v0x600002efeb50_0, L_0x150099c78;
L_0x600002db14a0 .cmp/eq 3, L_0x600002db1400, L_0x150099cc0;
L_0x600002db15e0 .cmp/eq 3, v0x600002e84990_0, L_0x150099d08;
L_0x600002db1680 .cmp/eq 3, v0x600002e84990_0, L_0x150099d50;
L_0x600002db1720 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099d98;
L_0x600002db17c0 .cmp/eq 32, L_0x600002db1720, L_0x150099de0;
S_0x14b67d4e0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b67d370;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032aff80 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032affc0 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e8ea30_0 .net *"_ivl_11", 0 0, L_0x600002db1a40;  1 drivers
v0x600002e8eac0_0 .net *"_ivl_12", 15 0, L_0x600002db1ae0;  1 drivers
v0x600002e8eb50_0 .net/s *"_ivl_4", 15 0, L_0x600002db1860;  1 drivers
v0x600002e8ebe0_0 .net/s *"_ivl_6", 15 0, L_0x600002db1900;  1 drivers
v0x600002e8ec70_0 .net/s "a_signed", 7 0, v0x600002e8ee20_0;  1 drivers
v0x600002e8ed00_0 .net "act_in", 7 0, v0x600002e8d830_0;  alias, 1 drivers
v0x600002e8ed90_0 .var "act_out", 7 0;
v0x600002e8ee20_0 .var "act_reg", 7 0;
v0x600002e8eeb0_0 .net "clear_acc", 0 0, L_0x6000037a04d0;  alias, 1 drivers
v0x600002e8ef40_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e8efd0_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e8f060_0 .net "load_weight", 0 0, L_0x6000037a0310;  alias, 1 drivers
v0x600002e8f0f0_0 .net/s "product", 15 0, L_0x600002db19a0;  1 drivers
v0x600002e8f180_0 .net/s "product_ext", 31 0, L_0x600002db1b80;  1 drivers
v0x600002e8f210_0 .net "psum_in", 31 0, v0x600002e89cb0_0;  alias, 1 drivers
v0x600002e8f2a0_0 .var "psum_out", 31 0;
v0x600002e8f330_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e8f3c0_0 .net/s "w_signed", 7 0, v0x600002e8f4e0_0;  1 drivers
v0x600002e8f450_0 .net "weight_in", 7 0, L_0x600002db1540;  alias, 1 drivers
v0x600002e8f4e0_0 .var "weight_reg", 7 0;
L_0x600002db1860 .extend/s 16, v0x600002e8ee20_0;
L_0x600002db1900 .extend/s 16, v0x600002e8f4e0_0;
L_0x600002db19a0 .arith/mult 16, L_0x600002db1860, L_0x600002db1900;
L_0x600002db1a40 .part L_0x600002db19a0, 15, 1;
LS_0x600002db1ae0_0_0 .concat [ 1 1 1 1], L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40;
LS_0x600002db1ae0_0_4 .concat [ 1 1 1 1], L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40;
LS_0x600002db1ae0_0_8 .concat [ 1 1 1 1], L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40;
LS_0x600002db1ae0_0_12 .concat [ 1 1 1 1], L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40, L_0x600002db1a40;
L_0x600002db1ae0 .concat [ 4 4 4 4], LS_0x600002db1ae0_0_0, LS_0x600002db1ae0_0_4, LS_0x600002db1ae0_0_8, LS_0x600002db1ae0_0_12;
L_0x600002db1b80 .concat [ 16 16 0 0], L_0x600002db19a0, L_0x600002db1ae0;
S_0x14b67ad20 .scope generate, "pe_col[2]" "pe_col[2]" 7 214, 7 214 0, S_0x14b682180;
 .timescale 0 0;
P_0x6000009e5fc0 .param/l "col" 1 7 214, +C4<010>;
L_0x6000037a0620 .functor AND 1, v0x600002efebe0_0, L_0x600002db1cc0, C4<1>, C4<1>;
L_0x6000037a0690 .functor AND 1, L_0x600002db1ea0, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037a0700 .functor OR 1, L_0x600002db1e00, L_0x6000037a0690, C4<0>, C4<0>;
L_0x6000037a0770 .functor AND 1, L_0x15009a4a0, L_0x6000037a0700, C4<1>, C4<1>;
L_0x6000037a07e0 .functor AND 1, L_0x6000037a0770, L_0x600002db1fe0, C4<1>, C4<1>;
v0x600002e80b40_0 .net *"_ivl_0", 3 0, L_0x600002db1c20;  1 drivers
L_0x150099eb8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e80bd0_0 .net/2u *"_ivl_11", 2 0, L_0x150099eb8;  1 drivers
v0x600002e80c60_0 .net *"_ivl_13", 0 0, L_0x600002db1e00;  1 drivers
L_0x150099f00 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e80cf0_0 .net/2u *"_ivl_15", 2 0, L_0x150099f00;  1 drivers
v0x600002e80d80_0 .net *"_ivl_17", 0 0, L_0x600002db1ea0;  1 drivers
v0x600002e80e10_0 .net *"_ivl_20", 0 0, L_0x6000037a0690;  1 drivers
v0x600002e80ea0_0 .net *"_ivl_22", 0 0, L_0x6000037a0700;  1 drivers
v0x600002e80f30_0 .net *"_ivl_24", 0 0, L_0x6000037a0770;  1 drivers
v0x600002e80fc0_0 .net *"_ivl_25", 31 0, L_0x600002db1f40;  1 drivers
L_0x150099f48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e81050_0 .net *"_ivl_28", 15 0, L_0x150099f48;  1 drivers
L_0x150099f90 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e810e0_0 .net/2u *"_ivl_29", 31 0, L_0x150099f90;  1 drivers
L_0x150099e28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e81170_0 .net *"_ivl_3", 1 0, L_0x150099e28;  1 drivers
v0x600002e81200_0 .net *"_ivl_31", 0 0, L_0x600002db1fe0;  1 drivers
L_0x150099e70 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x600002e81290_0 .net/2u *"_ivl_4", 3 0, L_0x150099e70;  1 drivers
v0x600002e81320_0 .net *"_ivl_6", 0 0, L_0x600002db1cc0;  1 drivers
v0x600002e813b0_0 .net "do_clear", 0 0, L_0x6000037a07e0;  1 drivers
v0x600002e81440_0 .net "load_weight", 0 0, L_0x6000037a0620;  1 drivers
v0x600002e814d0_0 .net "weight_in", 7 0, L_0x600002db1d60;  1 drivers
L_0x600002db1c20 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x150099e28;
L_0x600002db1cc0 .cmp/eq 4, L_0x600002db1c20, L_0x150099e70;
L_0x600002db1e00 .cmp/eq 3, v0x600002e84990_0, L_0x150099eb8;
L_0x600002db1ea0 .cmp/eq 3, v0x600002e84990_0, L_0x150099f00;
L_0x600002db1f40 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x150099f48;
L_0x600002db1fe0 .cmp/eq 32, L_0x600002db1f40, L_0x150099f90;
S_0x14b67ae90 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b67ad20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032b8200 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032b8240 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e80000_0 .net *"_ivl_11", 0 0, L_0x600002db2260;  1 drivers
v0x600002e80090_0 .net *"_ivl_12", 15 0, L_0x600002db2300;  1 drivers
v0x600002e80120_0 .net/s *"_ivl_4", 15 0, L_0x600002db2080;  1 drivers
v0x600002e801b0_0 .net/s *"_ivl_6", 15 0, L_0x600002db2120;  1 drivers
v0x600002e80240_0 .net/s "a_signed", 7 0, v0x600002e803f0_0;  1 drivers
v0x600002e802d0_0 .net "act_in", 7 0, v0x600002e8ed90_0;  alias, 1 drivers
v0x600002e80360_0 .var "act_out", 7 0;
v0x600002e803f0_0 .var "act_reg", 7 0;
v0x600002e80480_0 .net "clear_acc", 0 0, L_0x6000037a07e0;  alias, 1 drivers
v0x600002e80510_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e805a0_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e80630_0 .net "load_weight", 0 0, L_0x6000037a0620;  alias, 1 drivers
v0x600002e806c0_0 .net/s "product", 15 0, L_0x600002db21c0;  1 drivers
v0x600002e80750_0 .net/s "product_ext", 31 0, L_0x600002db23a0;  1 drivers
v0x600002e807e0_0 .net "psum_in", 31 0, v0x600002e8b210_0;  alias, 1 drivers
v0x600002e80870_0 .var "psum_out", 31 0;
v0x600002e80900_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e80990_0 .net/s "w_signed", 7 0, v0x600002e80ab0_0;  1 drivers
v0x600002e80a20_0 .net "weight_in", 7 0, L_0x600002db1d60;  alias, 1 drivers
v0x600002e80ab0_0 .var "weight_reg", 7 0;
L_0x600002db2080 .extend/s 16, v0x600002e803f0_0;
L_0x600002db2120 .extend/s 16, v0x600002e80ab0_0;
L_0x600002db21c0 .arith/mult 16, L_0x600002db2080, L_0x600002db2120;
L_0x600002db2260 .part L_0x600002db21c0, 15, 1;
LS_0x600002db2300_0_0 .concat [ 1 1 1 1], L_0x600002db2260, L_0x600002db2260, L_0x600002db2260, L_0x600002db2260;
LS_0x600002db2300_0_4 .concat [ 1 1 1 1], L_0x600002db2260, L_0x600002db2260, L_0x600002db2260, L_0x600002db2260;
LS_0x600002db2300_0_8 .concat [ 1 1 1 1], L_0x600002db2260, L_0x600002db2260, L_0x600002db2260, L_0x600002db2260;
LS_0x600002db2300_0_12 .concat [ 1 1 1 1], L_0x600002db2260, L_0x600002db2260, L_0x600002db2260, L_0x600002db2260;
L_0x600002db2300 .concat [ 4 4 4 4], LS_0x600002db2300_0_0, LS_0x600002db2300_0_4, LS_0x600002db2300_0_8, LS_0x600002db2300_0_12;
L_0x600002db23a0 .concat [ 16 16 0 0], L_0x600002db21c0, L_0x600002db2300;
S_0x14b673a30 .scope generate, "pe_col[3]" "pe_col[3]" 7 214, 7 214 0, S_0x14b682180;
 .timescale 0 0;
P_0x6000009e60c0 .param/l "col" 1 7 214, +C4<011>;
L_0x6000037a0930 .functor AND 1, v0x600002efebe0_0, L_0x600002db24e0, C4<1>, C4<1>;
L_0x6000037a09a0 .functor AND 1, L_0x600002db26c0, v0x600002efd680_0, C4<1>, C4<1>;
L_0x6000037a0a10 .functor OR 1, L_0x600002db2620, L_0x6000037a09a0, C4<0>, C4<0>;
L_0x6000037a0a80 .functor AND 1, L_0x15009a4a0, L_0x6000037a0a10, C4<1>, C4<1>;
L_0x6000037a0af0 .functor AND 1, L_0x6000037a0a80, L_0x600002db2800, C4<1>, C4<1>;
v0x600002e820a0_0 .net *"_ivl_0", 3 0, L_0x600002db2440;  1 drivers
L_0x15009a068 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x600002e82130_0 .net/2u *"_ivl_11", 2 0, L_0x15009a068;  1 drivers
v0x600002e821c0_0 .net *"_ivl_13", 0 0, L_0x600002db2620;  1 drivers
L_0x15009a0b0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002e82250_0 .net/2u *"_ivl_15", 2 0, L_0x15009a0b0;  1 drivers
v0x600002e822e0_0 .net *"_ivl_17", 0 0, L_0x600002db26c0;  1 drivers
v0x600002e82370_0 .net *"_ivl_20", 0 0, L_0x6000037a09a0;  1 drivers
v0x600002e82400_0 .net *"_ivl_22", 0 0, L_0x6000037a0a10;  1 drivers
v0x600002e82490_0 .net *"_ivl_24", 0 0, L_0x6000037a0a80;  1 drivers
v0x600002e82520_0 .net *"_ivl_25", 31 0, L_0x600002db2760;  1 drivers
L_0x15009a0f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e825b0_0 .net *"_ivl_28", 15 0, L_0x15009a0f8;  1 drivers
L_0x15009a140 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x600002e82640_0 .net/2u *"_ivl_29", 31 0, L_0x15009a140;  1 drivers
L_0x150099fd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002e826d0_0 .net *"_ivl_3", 1 0, L_0x150099fd8;  1 drivers
v0x600002e82760_0 .net *"_ivl_31", 0 0, L_0x600002db2800;  1 drivers
L_0x15009a020 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x600002e827f0_0 .net/2u *"_ivl_4", 3 0, L_0x15009a020;  1 drivers
v0x600002e82880_0 .net *"_ivl_6", 0 0, L_0x600002db24e0;  1 drivers
v0x600002e82910_0 .net "do_clear", 0 0, L_0x6000037a0af0;  1 drivers
v0x600002e829a0_0 .net "load_weight", 0 0, L_0x6000037a0930;  1 drivers
v0x600002e82a30_0 .net "weight_in", 7 0, L_0x600002db2580;  1 drivers
L_0x600002db2440 .concat [ 2 2 0 0], v0x600002efeb50_0, L_0x150099fd8;
L_0x600002db24e0 .cmp/eq 4, L_0x600002db2440, L_0x15009a020;
L_0x600002db2620 .cmp/eq 3, v0x600002e84990_0, L_0x15009a068;
L_0x600002db26c0 .cmp/eq 3, v0x600002e84990_0, L_0x15009a0b0;
L_0x600002db2760 .concat [ 16 16 0 0], v0x600002e84090_0, L_0x15009a0f8;
L_0x600002db2800 .cmp/eq 32, L_0x600002db2760, L_0x15009a140;
S_0x14b673ba0 .scope module, "pe_inst" "mac_pe" 7 223, 8 14 0, S_0x14b673a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load_weight";
    .port_info 4 /INPUT 1 "clear_acc";
    .port_info 5 /INPUT 8 "weight_in";
    .port_info 6 /INPUT 8 "act_in";
    .port_info 7 /OUTPUT 8 "act_out";
    .port_info 8 /INPUT 32 "psum_in";
    .port_info 9 /OUTPUT 32 "psum_out";
P_0x6000032a4000 .param/l "ACC_WIDTH" 0 8 16, +C4<00000000000000000000000000100000>;
P_0x6000032a4040 .param/l "DATA_WIDTH" 0 8 15, +C4<00000000000000000000000000001000>;
v0x600002e81560_0 .net *"_ivl_11", 0 0, L_0x600002db2a80;  1 drivers
v0x600002e815f0_0 .net *"_ivl_12", 15 0, L_0x600002db2b20;  1 drivers
v0x600002e81680_0 .net/s *"_ivl_4", 15 0, L_0x600002db28a0;  1 drivers
v0x600002e81710_0 .net/s *"_ivl_6", 15 0, L_0x600002db2940;  1 drivers
v0x600002e817a0_0 .net/s "a_signed", 7 0, v0x600002e81950_0;  1 drivers
v0x600002e81830_0 .net "act_in", 7 0, v0x600002e80360_0;  alias, 1 drivers
v0x600002e818c0_0 .var "act_out", 7 0;
v0x600002e81950_0 .var "act_reg", 7 0;
v0x600002e819e0_0 .net "clear_acc", 0 0, L_0x6000037a0af0;  alias, 1 drivers
v0x600002e81a70_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e81b00_0 .net "enable", 0 0, L_0x6000037a12d0;  alias, 1 drivers
v0x600002e81b90_0 .net "load_weight", 0 0, L_0x6000037a0930;  alias, 1 drivers
v0x600002e81c20_0 .net/s "product", 15 0, L_0x600002db29e0;  1 drivers
v0x600002e81cb0_0 .net/s "product_ext", 31 0, L_0x600002db2bc0;  1 drivers
v0x600002e81d40_0 .net "psum_in", 31 0, v0x600002e8c7e0_0;  alias, 1 drivers
v0x600002e81dd0_0 .var "psum_out", 31 0;
v0x600002e81e60_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e81ef0_0 .net/s "w_signed", 7 0, v0x600002e82010_0;  1 drivers
v0x600002e81f80_0 .net "weight_in", 7 0, L_0x600002db2580;  alias, 1 drivers
v0x600002e82010_0 .var "weight_reg", 7 0;
L_0x600002db28a0 .extend/s 16, v0x600002e81950_0;
L_0x600002db2940 .extend/s 16, v0x600002e82010_0;
L_0x600002db29e0 .arith/mult 16, L_0x600002db28a0, L_0x600002db2940;
L_0x600002db2a80 .part L_0x600002db29e0, 15, 1;
LS_0x600002db2b20_0_0 .concat [ 1 1 1 1], L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80;
LS_0x600002db2b20_0_4 .concat [ 1 1 1 1], L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80;
LS_0x600002db2b20_0_8 .concat [ 1 1 1 1], L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80;
LS_0x600002db2b20_0_12 .concat [ 1 1 1 1], L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80, L_0x600002db2a80;
L_0x600002db2b20 .concat [ 4 4 4 4], LS_0x600002db2b20_0_0, LS_0x600002db2b20_0_4, LS_0x600002db2b20_0_8, LS_0x600002db2b20_0_12;
L_0x600002db2bc0 .concat [ 16 16 0 0], L_0x600002db29e0, L_0x600002db2b20;
S_0x14b6713e0 .scope generate, "wire_col0[0]" "wire_col0[0]" 7 198, 7 198 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e61c0 .param/l "row" 1 7 198, +C4<00>;
L_0x6000037adc00 .functor BUFZ 8, v0x600002e9c870_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b671550 .scope generate, "wire_col0[1]" "wire_col0[1]" 7 198, 7 198 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e6240 .param/l "row" 1 7 198, +C4<01>;
L_0x6000037adab0 .functor BUFZ 8, v0x600002e9cb40_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b66ed90 .scope generate, "wire_col0[2]" "wire_col0[2]" 7 198, 7 198 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e62c0 .param/l "row" 1 7 198, +C4<010>;
L_0x6000037adb20 .functor BUFZ 8, v0x600002e9ce10_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b66ef00 .scope generate, "wire_col0[3]" "wire_col0[3]" 7 198, 7 198 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e6340 .param/l "row" 1 7 198, +C4<011>;
L_0x6000037ad9d0 .functor BUFZ 8, v0x600002e9d0e0_0, C4<00000000>, C4<00000000>, C4<00000000>;
S_0x14b6ab7e0 .scope generate, "wire_output[0]" "wire_output[0]" 7 279, 7 279 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e63c0 .param/l "col" 1 7 279, +C4<00>;
L_0x6000037a0fc0 .functor BUFZ 32, v0x600002e9c510_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002e82ac0_0 .net *"_ivl_2", 31 0, L_0x6000037a0fc0;  1 drivers
S_0x14b6ab950 .scope generate, "wire_output[1]" "wire_output[1]" 7 279, 7 279 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e6440 .param/l "col" 1 7 279, +C4<01>;
L_0x6000037a1030 .functor BUFZ 32, v0x600002e9c630_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002e82b50_0 .net *"_ivl_2", 31 0, L_0x6000037a1030;  1 drivers
S_0x14b6a7830 .scope generate, "wire_output[2]" "wire_output[2]" 7 279, 7 279 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e64c0 .param/l "col" 1 7 279, +C4<010>;
L_0x6000037a10a0 .functor BUFZ 32, v0x600002e9c750_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002e82be0_0 .net *"_ivl_2", 31 0, L_0x6000037a10a0;  1 drivers
S_0x14b6a79a0 .scope generate, "wire_output[3]" "wire_output[3]" 7 279, 7 279 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e6540 .param/l "col" 1 7 279, +C4<011>;
L_0x6000037a1110 .functor BUFZ 32, L_0x6000037a0f50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x600002e82c70_0 .net *"_ivl_2", 31 0, L_0x6000037a1110;  1 drivers
S_0x14b69ad10 .scope generate, "wire_psum_top[0]" "wire_psum_top[0]" 7 206, 7 206 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e65c0 .param/l "col" 1 7 206, +C4<00>;
S_0x14b69ae80 .scope generate, "wire_psum_top[1]" "wire_psum_top[1]" 7 206, 7 206 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e6640 .param/l "col" 1 7 206, +C4<01>;
S_0x14b69aff0 .scope generate, "wire_psum_top[2]" "wire_psum_top[2]" 7 206, 7 206 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e66c0 .param/l "col" 1 7 206, +C4<010>;
S_0x14b69b160 .scope generate, "wire_psum_top[3]" "wire_psum_top[3]" 7 206, 7 206 0, S_0x14b66bcb0;
 .timescale 0 0;
P_0x6000009e6740 .param/l "col" 1 7 206, +C4<011>;
S_0x14b66a670 .scope module, "sram_inst" "sram_subsystem" 4 480, 9 11 0, S_0x14b6a97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 20 "mxu_w_addr";
    .port_info 3 /INPUT 1 "mxu_w_re";
    .port_info 4 /OUTPUT 256 "mxu_w_rdata";
    .port_info 5 /OUTPUT 1 "mxu_w_ready";
    .port_info 6 /INPUT 20 "mxu_a_addr";
    .port_info 7 /INPUT 1 "mxu_a_re";
    .port_info 8 /OUTPUT 256 "mxu_a_rdata";
    .port_info 9 /OUTPUT 1 "mxu_a_ready";
    .port_info 10 /INPUT 20 "mxu_o_addr";
    .port_info 11 /INPUT 256 "mxu_o_wdata";
    .port_info 12 /INPUT 1 "mxu_o_we";
    .port_info 13 /OUTPUT 1 "mxu_o_ready";
    .port_info 14 /INPUT 20 "vpu_addr";
    .port_info 15 /INPUT 256 "vpu_wdata";
    .port_info 16 /INPUT 1 "vpu_we";
    .port_info 17 /INPUT 1 "vpu_re";
    .port_info 18 /OUTPUT 256 "vpu_rdata";
    .port_info 19 /OUTPUT 1 "vpu_ready";
    .port_info 20 /INPUT 20 "dma_addr";
    .port_info 21 /INPUT 256 "dma_wdata";
    .port_info 22 /INPUT 1 "dma_we";
    .port_info 23 /INPUT 1 "dma_re";
    .port_info 24 /OUTPUT 256 "dma_rdata";
    .port_info 25 /OUTPUT 1 "dma_ready";
P_0x14b66b320 .param/l "ADDR_WIDTH" 0 9 15, +C4<00000000000000000000000000010100>;
P_0x14b66b360 .param/l "BANK_BITS" 1 9 69, +C4<00000000000000000000000000000010>;
P_0x14b66b3a0 .param/l "BANK_DEPTH" 0 9 13, +C4<00000000000000000000000100000000>;
P_0x14b66b3e0 .param/l "DATA_WIDTH" 0 9 14, +C4<00000000000000000000000100000000>;
P_0x14b66b420 .param/l "NUM_BANKS" 0 9 12, +C4<00000000000000000000000000000100>;
P_0x14b66b460 .param/l "WORD_BITS" 1 9 70, +C4<00000000000000000000000000001000>;
L_0x6000037a20d0 .functor BUFZ 256, v0x600002e873c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037a2140 .functor BUFZ 256, v0x600002e87f00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037a21b0 .functor BUFZ 256, v0x600002e86d00_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x600002e862e0_0 .var/i "b", 31 0;
v0x600002e86370 .array "bank_addr", 3 0, 7 0;
v0x600002e86400_0 .net "bank_dma", 1 0, L_0x600002db6760;  1 drivers
v0x600002e86490_0 .var "bank_dma_d", 1 0;
v0x600002e86520_0 .net "bank_mxu_a", 1 0, L_0x600002db6580;  1 drivers
v0x600002e865b0_0 .var "bank_mxu_a_d", 1 0;
v0x600002e86640_0 .net "bank_mxu_o", 1 0, L_0x600002db6620;  1 drivers
v0x600002e866d0_0 .net "bank_mxu_w", 1 0, L_0x600002db64e0;  1 drivers
v0x600002e86760_0 .var "bank_mxu_w_d", 1 0;
v0x600002e867f0 .array "bank_rdata", 3 0;
v0x600002e867f0_0 .net v0x600002e867f0 0, 255 0, v0x600002e84f30_0; 1 drivers
v0x600002e867f0_1 .net v0x600002e867f0 1, 255 0, v0x600002e85440_0; 1 drivers
v0x600002e867f0_2 .net v0x600002e867f0 2, 255 0, v0x600002e85950_0; 1 drivers
v0x600002e867f0_3 .net v0x600002e867f0 3, 255 0, v0x600002e85e60_0; 1 drivers
v0x600002e86880_0 .var "bank_re", 3 0;
v0x600002e86910_0 .net "bank_vpu", 1 0, L_0x600002db66c0;  1 drivers
v0x600002e869a0_0 .var "bank_vpu_d", 1 0;
v0x600002e86a30 .array "bank_wdata", 3 0, 255 0;
v0x600002e86ac0_0 .var "bank_we", 3 0;
v0x600002e86b50_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e86be0_0 .net "dma_addr", 19 0, v0x600002e98e10_0;  alias, 1 drivers
v0x600002e86c70_0 .net "dma_rdata", 255 0, L_0x6000037a21b0;  alias, 1 drivers
v0x600002e86d00_0 .var "dma_rdata_reg", 255 0;
v0x600002e86d90_0 .net "dma_re", 0 0, L_0x6000037a1b90;  alias, 1 drivers
v0x600002e86e20_0 .net "dma_ready", 0 0, L_0x600002db6da0;  alias, 1 drivers
v0x600002e86eb0_0 .net "dma_wdata", 255 0, L_0x6000037a1ab0;  alias, 1 drivers
v0x600002e86f40_0 .net "dma_we", 0 0, L_0x6000037a1b20;  alias, 1 drivers
v0x600002e86fd0_0 .var "grant_dma", 3 0;
v0x600002e87060_0 .var "grant_mxu_a", 3 0;
v0x600002e870f0_0 .var "grant_mxu_o", 3 0;
v0x600002e87180_0 .var "grant_mxu_w", 3 0;
v0x600002e87210_0 .var "grant_vpu", 3 0;
v0x600002e872a0_0 .net "mxu_a_addr", 19 0, L_0x600002db3980;  alias, 1 drivers
v0x600002e87330_0 .net "mxu_a_rdata", 255 0, L_0x6000037a20d0;  alias, 1 drivers
v0x600002e873c0_0 .var "mxu_a_rdata_reg", 255 0;
v0x600002e87450_0 .net "mxu_a_re", 0 0, L_0x600002db3a20;  alias, 1 drivers
v0x600002e874e0_0 .net "mxu_a_ready", 0 0, L_0x600002db6c60;  alias, 1 drivers
v0x600002e87570_0 .net "mxu_o_addr", 19 0, L_0x600002db3c00;  alias, 1 drivers
v0x600002e87600_0 .net "mxu_o_ready", 0 0, L_0x600002db6d00;  alias, 1 drivers
v0x600002e87690_0 .net "mxu_o_wdata", 255 0, L_0x600002db3de0;  alias, 1 drivers
v0x600002e87720_0 .net "mxu_o_we", 0 0, L_0x6000037a1570;  alias, 1 drivers
v0x600002e877b0_0 .net "mxu_w_addr", 19 0, L_0x600002db3700;  alias, 1 drivers
v0x600002e87840_0 .net "mxu_w_rdata", 255 0, v0x600002e878d0_0;  alias, 1 drivers
v0x600002e878d0_0 .var "mxu_w_rdata_reg", 255 0;
v0x600002e87960_0 .net "mxu_w_re", 0 0, L_0x600002db37a0;  alias, 1 drivers
v0x600002e879f0_0 .net "mxu_w_ready", 0 0, L_0x600002db6b20;  alias, 1 drivers
v0x600002e87a80_0 .var "req_dma", 3 0;
v0x600002e87b10_0 .var "req_mxu_a", 3 0;
v0x600002e87ba0_0 .var "req_mxu_o", 3 0;
v0x600002e87c30_0 .var "req_mxu_w", 3 0;
v0x600002e87cc0_0 .var "req_vpu", 3 0;
v0x600002e87d50_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002e87de0_0 .net "vpu_addr", 19 0, v0x600002ef9710_0;  alias, 1 drivers
v0x600002e87e70_0 .net "vpu_rdata", 255 0, L_0x6000037a2140;  alias, 1 drivers
v0x600002e87f00_0 .var "vpu_rdata_reg", 255 0;
v0x600002ef8000_0 .net "vpu_re", 0 0, L_0x6000037a1960;  alias, 1 drivers
v0x600002ef8090_0 .net "vpu_ready", 0 0, L_0x600002db6bc0;  alias, 1 drivers
v0x600002ef8120_0 .net "vpu_wdata", 255 0, L_0x6000037a1880;  alias, 1 drivers
v0x600002ef81b0_0 .net "vpu_we", 0 0, L_0x6000037a18f0;  alias, 1 drivers
v0x600002ef8240_0 .net "word_dma", 7 0, L_0x600002db6a80;  1 drivers
v0x600002ef82d0_0 .net "word_mxu_a", 7 0, L_0x600002db68a0;  1 drivers
v0x600002ef8360_0 .net "word_mxu_o", 7 0, L_0x600002db6940;  1 drivers
v0x600002ef83f0_0 .net "word_mxu_w", 7 0, L_0x600002db6800;  1 drivers
v0x600002ef8480_0 .net "word_vpu", 7 0, L_0x600002db69e0;  1 drivers
E_0x6000009e6f40/0 .event anyedge, v0x600002e86760_0, v0x600002e84f30_0, v0x600002e85440_0, v0x600002e85950_0;
E_0x6000009e6f40/1 .event anyedge, v0x600002e85e60_0, v0x600002e865b0_0, v0x600002e869a0_0, v0x600002e86490_0;
E_0x6000009e6f40 .event/or E_0x6000009e6f40/0, E_0x6000009e6f40/1;
E_0x6000009e6fc0/0 .event anyedge, v0x600002e87c30_0, v0x600002e87b10_0, v0x600002e87ba0_0, v0x600002e87cc0_0;
E_0x6000009e6fc0/1 .event anyedge, v0x600002e87a80_0, v0x600002e87180_0, v0x600002ef83f0_0, v0x600002e87060_0;
E_0x6000009e6fc0/2 .event anyedge, v0x600002ef82d0_0, v0x600002e870f0_0, v0x600002ef8360_0, v0x600002e87690_0;
E_0x6000009e6fc0/3 .event anyedge, v0x600002e87210_0, v0x600002ef8480_0, v0x600002ef8120_0, v0x600002ef81b0_0;
E_0x6000009e6fc0/4 .event anyedge, v0x600002ef8000_0, v0x600002e86fd0_0, v0x600002ef8240_0, v0x600002e990e0_0;
E_0x6000009e6fc0/5 .event anyedge, v0x600002e99200_0, v0x600002e98f30_0;
E_0x6000009e6fc0 .event/or E_0x6000009e6fc0/0, E_0x6000009e6fc0/1, E_0x6000009e6fc0/2, E_0x6000009e6fc0/3, E_0x6000009e6fc0/4, E_0x6000009e6fc0/5;
E_0x6000009e7000/0 .event anyedge, v0x600002e87960_0, v0x600002e866d0_0, v0x600002e87450_0, v0x600002e86520_0;
E_0x6000009e7000/1 .event anyedge, v0x600002e87720_0, v0x600002e86640_0, v0x600002ef81b0_0, v0x600002ef8000_0;
E_0x6000009e7000/2 .event anyedge, v0x600002e86910_0, v0x600002e99200_0, v0x600002e98f30_0, v0x600002e86400_0;
E_0x6000009e7000 .event/or E_0x6000009e7000/0, E_0x6000009e7000/1, E_0x6000009e7000/2;
L_0x600002db5fe0 .part v0x600002e86ac0_0, 0, 1;
L_0x600002db6080 .part v0x600002e86880_0, 0, 1;
L_0x600002db6120 .part v0x600002e86ac0_0, 1, 1;
L_0x600002db61c0 .part v0x600002e86880_0, 1, 1;
L_0x600002db6260 .part v0x600002e86ac0_0, 2, 1;
L_0x600002db6300 .part v0x600002e86880_0, 2, 1;
L_0x600002db63a0 .part v0x600002e86ac0_0, 3, 1;
L_0x600002db6440 .part v0x600002e86880_0, 3, 1;
L_0x600002db64e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x600002db3700 (v0x600002e860a0_0) S_0x14b69bf40;
L_0x600002db6580 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x600002db3980 (v0x600002e860a0_0) S_0x14b69bf40;
L_0x600002db6620 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, L_0x600002db3c00 (v0x600002e860a0_0) S_0x14b69bf40;
L_0x600002db66c0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x600002ef9710_0 (v0x600002e860a0_0) S_0x14b69bf40;
L_0x600002db6760 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_bank, 2, v0x600002e98e10_0 (v0x600002e860a0_0) S_0x14b69bf40;
L_0x600002db6800 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x600002db3700 (v0x600002e861c0_0) S_0x14b69c0b0;
L_0x600002db68a0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x600002db3980 (v0x600002e861c0_0) S_0x14b69c0b0;
L_0x600002db6940 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, L_0x600002db3c00 (v0x600002e861c0_0) S_0x14b69c0b0;
L_0x600002db69e0 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x600002ef9710_0 (v0x600002e861c0_0) S_0x14b69c0b0;
L_0x600002db6a80 .ufunc/vec4 TD_tb_e2e_inference.dut.sram_inst.get_word, 8, v0x600002e98e10_0 (v0x600002e861c0_0) S_0x14b69c0b0;
L_0x600002db6b20 .part/v v0x600002e87180_0, L_0x600002db64e0, 1;
L_0x600002db6c60 .part/v v0x600002e87060_0, L_0x600002db6580, 1;
L_0x600002db6d00 .part/v v0x600002e870f0_0, L_0x600002db6620, 1;
L_0x600002db6bc0 .part/v v0x600002e87210_0, L_0x600002db66c0, 1;
L_0x600002db6da0 .part/v v0x600002e86fd0_0, L_0x600002db6760, 1;
S_0x14b66b710 .scope generate, "bank_gen[0]" "bank_gen[0]" 9 184, 9 184 0, S_0x14b66a670;
 .timescale 0 0;
P_0x6000009e7040 .param/l "i" 1 9 184, +C4<00>;
S_0x14b6a1780 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b66b710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000032a4100 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000032a4140 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002e86370_0 .array/port v0x600002e86370, 0;
v0x600002e84cf0_0 .net "addr", 7 0, v0x600002e86370_0;  1 drivers
v0x600002e84d80_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e84e10_0 .var/i "i", 31 0;
v0x600002e84ea0 .array "mem", 255 0, 255 0;
v0x600002e84f30_0 .var "rdata", 255 0;
v0x600002e84fc0_0 .net "re", 0 0, L_0x600002db6080;  1 drivers
v0x600002e86a30_0 .array/port v0x600002e86a30, 0;
v0x600002e85050_0 .net "wdata", 255 0, v0x600002e86a30_0;  1 drivers
v0x600002e850e0_0 .net "we", 0 0, L_0x600002db5fe0;  1 drivers
E_0x6000009e7140 .event posedge, v0x600002e98090_0;
S_0x14b6a18f0 .scope generate, "bank_gen[1]" "bank_gen[1]" 9 184, 9 184 0, S_0x14b66a670;
 .timescale 0 0;
P_0x6000009e71c0 .param/l "i" 1 9 184, +C4<01>;
S_0x14b6a1a60 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b6a18f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000032a4180 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000032a41c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002e86370_1 .array/port v0x600002e86370, 1;
v0x600002e85200_0 .net "addr", 7 0, v0x600002e86370_1;  1 drivers
v0x600002e85290_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e85320_0 .var/i "i", 31 0;
v0x600002e853b0 .array "mem", 255 0, 255 0;
v0x600002e85440_0 .var "rdata", 255 0;
v0x600002e854d0_0 .net "re", 0 0, L_0x600002db61c0;  1 drivers
v0x600002e86a30_1 .array/port v0x600002e86a30, 1;
v0x600002e85560_0 .net "wdata", 255 0, v0x600002e86a30_1;  1 drivers
v0x600002e855f0_0 .net "we", 0 0, L_0x600002db6120;  1 drivers
S_0x14b69b980 .scope generate, "bank_gen[2]" "bank_gen[2]" 9 184, 9 184 0, S_0x14b66a670;
 .timescale 0 0;
P_0x6000009e7300 .param/l "i" 1 9 184, +C4<010>;
S_0x14b69baf0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b69b980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000032a4200 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000032a4240 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002e86370_2 .array/port v0x600002e86370, 2;
v0x600002e85710_0 .net "addr", 7 0, v0x600002e86370_2;  1 drivers
v0x600002e857a0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e85830_0 .var/i "i", 31 0;
v0x600002e858c0 .array "mem", 255 0, 255 0;
v0x600002e85950_0 .var "rdata", 255 0;
v0x600002e859e0_0 .net "re", 0 0, L_0x600002db6300;  1 drivers
v0x600002e86a30_2 .array/port v0x600002e86a30, 2;
v0x600002e85a70_0 .net "wdata", 255 0, v0x600002e86a30_2;  1 drivers
v0x600002e85b00_0 .net "we", 0 0, L_0x600002db6260;  1 drivers
S_0x14b69bc60 .scope generate, "bank_gen[3]" "bank_gen[3]" 9 184, 9 184 0, S_0x14b66a670;
 .timescale 0 0;
P_0x6000009e7440 .param/l "i" 1 9 184, +C4<011>;
S_0x14b69bdd0 .scope module, "bank_inst" "sram_bank" 9 188, 9 253 0, S_0x14b69bc60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "addr";
    .port_info 2 /INPUT 256 "wdata";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "re";
    .port_info 5 /OUTPUT 256 "rdata";
P_0x6000032a4280 .param/l "DEPTH" 0 9 254, +C4<00000000000000000000000100000000>;
P_0x6000032a42c0 .param/l "WIDTH" 0 9 255, +C4<00000000000000000000000100000000>;
v0x600002e86370_3 .array/port v0x600002e86370, 3;
v0x600002e85c20_0 .net "addr", 7 0, v0x600002e86370_3;  1 drivers
v0x600002e85cb0_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002e85d40_0 .var/i "i", 31 0;
v0x600002e85dd0 .array "mem", 255 0, 255 0;
v0x600002e85e60_0 .var "rdata", 255 0;
v0x600002e85ef0_0 .net "re", 0 0, L_0x600002db6440;  1 drivers
v0x600002e86a30_3 .array/port v0x600002e86a30, 3;
v0x600002e85f80_0 .net "wdata", 255 0, v0x600002e86a30_3;  1 drivers
v0x600002e86010_0 .net "we", 0 0, L_0x600002db63a0;  1 drivers
S_0x14b69bf40 .scope function.vec4.s2, "get_bank" "get_bank" 9 73, 9 73 0, S_0x14b66a670;
 .timescale 0 0;
v0x600002e860a0_0 .var "addr", 19 0;
; Variable get_bank is vec4 return value of scope S_0x14b69bf40
TD_tb_e2e_inference.dut.sram_inst.get_bank ;
    %load/vec4 v0x600002e860a0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0x600002e860a0_0;
    %parti/s 2, 8, 5;
    %xor;
    %ret/vec4 0, 0, 2;  Assign to get_bank (store_vec4_to_lval)
    %end;
S_0x14b69c0b0 .scope function.vec4.s8, "get_word" "get_word" 9 81, 9 81 0, S_0x14b66a670;
 .timescale 0 0;
v0x600002e861c0_0 .var "addr", 19 0;
; Variable get_word is vec4 return value of scope S_0x14b69c0b0
TD_tb_e2e_inference.dut.sram_inst.get_word ;
    %load/vec4 v0x600002e861c0_0;
    %parti/s 8, 2, 3;
    %ret/vec4 0, 0, 8;  Assign to get_word (store_vec4_to_lval)
    %end;
S_0x14b69c420 .scope module, "vpu_inst" "vector_unit" 4 407, 10 17 0, S_0x14b6a97c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
P_0x14b80f400 .param/l "DATA_WIDTH" 0 10 19, +C4<00000000000000000000000000010000>;
P_0x14b80f440 .param/l "LANES" 0 10 18, +C4<00000000000000000000000000010000>;
P_0x14b80f480 .param/l "REDUCE_STAGES" 1 10 201, +C4<00000000000000000000000000000100>;
P_0x14b80f4c0 .param/l "SRAM_ADDR_W" 0 10 21, +C4<00000000000000000000000000010100>;
P_0x14b80f500 .param/l "S_DECODE" 1 10 112, C4<001>;
P_0x14b80f540 .param/l "S_DONE" 1 10 117, C4<110>;
P_0x14b80f580 .param/l "S_EXECUTE" 1 10 113, C4<010>;
P_0x14b80f5c0 .param/l "S_IDLE" 1 10 111, C4<000>;
P_0x14b80f600 .param/l "S_MEM_WAIT" 1 10 114, C4<011>;
P_0x14b80f640 .param/l "S_REDUCE" 1 10 115, C4<100>;
P_0x14b80f680 .param/l "S_WRITEBACK" 1 10 116, C4<101>;
P_0x14b80f6c0 .param/l "VOP_ADD" 1 10 78, C4<00000001>;
P_0x14b80f700 .param/l "VOP_BCAST" 1 10 92, C4<00110010>;
P_0x14b80f740 .param/l "VOP_GELU" 1 10 83, C4<00010001>;
P_0x14b80f780 .param/l "VOP_LOAD" 1 10 90, C4<00110000>;
P_0x14b80f7c0 .param/l "VOP_MADD" 1 10 81, C4<00000100>;
P_0x14b80f800 .param/l "VOP_MAX" 1 10 88, C4<00100001>;
P_0x14b80f840 .param/l "VOP_MIN" 1 10 89, C4<00100010>;
P_0x14b80f880 .param/l "VOP_MOV" 1 10 93, C4<00110011>;
P_0x14b80f8c0 .param/l "VOP_MUL" 1 10 80, C4<00000011>;
P_0x14b80f900 .param/l "VOP_RELU" 1 10 82, C4<00010000>;
P_0x14b80f940 .param/l "VOP_SIGMOID" 1 10 85, C4<00010011>;
P_0x14b80f980 .param/l "VOP_SILU" 1 10 84, C4<00010010>;
P_0x14b80f9c0 .param/l "VOP_STORE" 1 10 91, C4<00110001>;
P_0x14b80fa00 .param/l "VOP_SUB" 1 10 79, C4<00000010>;
P_0x14b80fa40 .param/l "VOP_SUM" 1 10 87, C4<00100000>;
P_0x14b80fa80 .param/l "VOP_TANH" 1 10 86, C4<00010100>;
P_0x14b80fac0 .param/l "VOP_ZERO" 1 10 94, C4<00110100>;
P_0x14b80fb00 .param/l "VREG_COUNT" 0 10 20, +C4<00000000000000000000000000100000>;
L_0x6000037a16c0 .functor BUFZ 256, L_0x600002db57c0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037a1730 .functor BUFZ 256, L_0x600002db5900, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037a17a0 .functor BUFZ 1, v0x600002ef8ea0_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1880 .functor BUFZ 256, v0x600002ef9a70_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x6000037a18f0 .functor BUFZ 1, v0x600002ef9b90_0, C4<0>, C4<0>, C4<0>;
L_0x6000037a1960 .functor BUFZ 1, v0x600002ef98c0_0, C4<0>, C4<0>, C4<0>;
v0x600002ef8510_0 .net *"_ivl_48", 255 0, L_0x600002db57c0;  1 drivers
v0x600002ef85a0_0 .net *"_ivl_50", 6 0, L_0x600002db5860;  1 drivers
L_0x15009a848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ef8630_0 .net *"_ivl_53", 1 0, L_0x15009a848;  1 drivers
v0x600002ef86c0_0 .net *"_ivl_56", 255 0, L_0x600002db5900;  1 drivers
v0x600002ef8750_0 .net *"_ivl_58", 6 0, L_0x600002db59a0;  1 drivers
L_0x15009a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x600002ef87e0_0 .net *"_ivl_61", 1 0, L_0x15009a890;  1 drivers
L_0x15009a8d8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x600002ef8870_0 .net/2u *"_ivl_64", 2 0, L_0x15009a8d8;  1 drivers
v0x600002ef8900_0 .var "addr_reg", 19 0;
v0x600002ef8990_0 .var "alu_result", 255 0;
v0x600002ef8a20_0 .net "clk", 0 0, v0x600002eff7b0_0;  alias, 1 drivers
v0x600002ef8ab0_0 .net "cmd", 127 0, v0x600002e9c240_0;  alias, 1 drivers
v0x600002ef8b40_0 .net "cmd_done", 0 0, L_0x6000037a17a0;  alias, 1 drivers
v0x600002ef8bd0_0 .net "cmd_ready", 0 0, L_0x600002db5a40;  alias, 1 drivers
v0x600002ef8c60_0 .var "cmd_reg", 127 0;
v0x600002ef8cf0_0 .net "cmd_valid", 0 0, L_0x6000037ae140;  alias, 1 drivers
v0x600002ef8d80_0 .net "count", 15 0, L_0x600002db5720;  1 drivers
v0x600002ef8e10_0 .var "count_reg", 15 0;
v0x600002ef8ea0_0 .var "done_reg", 0 0;
v0x600002ef8f30_0 .var "elem_count", 15 0;
v0x600002ef8fc0_0 .net "imm", 15 0, L_0x600002db55e0;  1 drivers
v0x600002ef9050_0 .var "imm_reg", 15 0;
v0x600002ef90e0_0 .var/i "lane", 31 0;
v0x600002ef9170 .array "lane_a", 15 0;
v0x600002ef9170_0 .net v0x600002ef9170 0, 15 0, L_0x600002db3f20; 1 drivers
v0x600002ef9170_1 .net v0x600002ef9170 1, 15 0, L_0x600002db4000; 1 drivers
v0x600002ef9170_2 .net v0x600002ef9170 2, 15 0, L_0x600002db4140; 1 drivers
v0x600002ef9170_3 .net v0x600002ef9170 3, 15 0, L_0x600002db4280; 1 drivers
v0x600002ef9170_4 .net v0x600002ef9170 4, 15 0, L_0x600002db43c0; 1 drivers
v0x600002ef9170_5 .net v0x600002ef9170 5, 15 0, L_0x600002db4500; 1 drivers
v0x600002ef9170_6 .net v0x600002ef9170 6, 15 0, L_0x600002db4640; 1 drivers
v0x600002ef9170_7 .net v0x600002ef9170 7, 15 0, L_0x600002db4780; 1 drivers
v0x600002ef9170_8 .net v0x600002ef9170 8, 15 0, L_0x600002db48c0; 1 drivers
v0x600002ef9170_9 .net v0x600002ef9170 9, 15 0, L_0x600002db4a00; 1 drivers
v0x600002ef9170_10 .net v0x600002ef9170 10, 15 0, L_0x600002db4be0; 1 drivers
v0x600002ef9170_11 .net v0x600002ef9170 11, 15 0, L_0x600002db4c80; 1 drivers
v0x600002ef9170_12 .net v0x600002ef9170 12, 15 0, L_0x600002db4dc0; 1 drivers
v0x600002ef9170_13 .net v0x600002ef9170 13, 15 0, L_0x600002db4f00; 1 drivers
v0x600002ef9170_14 .net v0x600002ef9170 14, 15 0, L_0x600002db5040; 1 drivers
v0x600002ef9170_15 .net v0x600002ef9170 15, 15 0, L_0x600002db5180; 1 drivers
v0x600002ef9200 .array "lane_b", 15 0;
v0x600002ef9200_0 .net v0x600002ef9200 0, 15 0, L_0x600002db8640; 1 drivers
v0x600002ef9200_1 .net v0x600002ef9200 1, 15 0, L_0x600002db40a0; 1 drivers
v0x600002ef9200_2 .net v0x600002ef9200 2, 15 0, L_0x600002db41e0; 1 drivers
v0x600002ef9200_3 .net v0x600002ef9200 3, 15 0, L_0x600002db4320; 1 drivers
v0x600002ef9200_4 .net v0x600002ef9200 4, 15 0, L_0x600002db4460; 1 drivers
v0x600002ef9200_5 .net v0x600002ef9200 5, 15 0, L_0x600002db45a0; 1 drivers
v0x600002ef9200_6 .net v0x600002ef9200 6, 15 0, L_0x600002db46e0; 1 drivers
v0x600002ef9200_7 .net v0x600002ef9200 7, 15 0, L_0x600002db4820; 1 drivers
v0x600002ef9200_8 .net v0x600002ef9200 8, 15 0, L_0x600002db4960; 1 drivers
v0x600002ef9200_9 .net v0x600002ef9200 9, 15 0, L_0x600002db4b40; 1 drivers
v0x600002ef9200_10 .net v0x600002ef9200 10, 15 0, L_0x600002db4aa0; 1 drivers
v0x600002ef9200_11 .net v0x600002ef9200 11, 15 0, L_0x600002db4d20; 1 drivers
v0x600002ef9200_12 .net v0x600002ef9200 12, 15 0, L_0x600002db4e60; 1 drivers
v0x600002ef9200_13 .net v0x600002ef9200 13, 15 0, L_0x600002db4fa0; 1 drivers
v0x600002ef9200_14 .net v0x600002ef9200 14, 15 0, L_0x600002db50e0; 1 drivers
v0x600002ef9200_15 .net v0x600002ef9200 15, 15 0, L_0x600002db5220; 1 drivers
v0x600002ef9290 .array "lane_result", 15 0, 15 0;
v0x600002ef9320_0 .net "mem_addr", 19 0, L_0x600002db5680;  1 drivers
v0x600002ef93b0_0 .var "mem_addr_reg", 19 0;
v0x600002ef9440_0 .net "opcode", 7 0, L_0x600002db52c0;  1 drivers
v0x600002ef94d0_0 .var "reduce_result", 15 0;
v0x600002ef9560 .array "reduce_tree", 79 0, 15 0;
v0x600002ef95f0_0 .net "rst_n", 0 0, v0x600002ef0090_0;  alias, 1 drivers
v0x600002ef9680_0 .net "sram_addr", 19 0, v0x600002ef9710_0;  alias, 1 drivers
v0x600002ef9710_0 .var "sram_addr_reg", 19 0;
v0x600002ef97a0_0 .net "sram_rdata", 255 0, L_0x6000037a2140;  alias, 1 drivers
v0x600002ef9830_0 .net "sram_re", 0 0, L_0x6000037a1960;  alias, 1 drivers
v0x600002ef98c0_0 .var "sram_re_reg", 0 0;
v0x600002ef9950_0 .net "sram_ready", 0 0, L_0x600002db6bc0;  alias, 1 drivers
v0x600002ef99e0_0 .net "sram_wdata", 255 0, L_0x6000037a1880;  alias, 1 drivers
v0x600002ef9a70_0 .var "sram_wdata_reg", 255 0;
v0x600002ef9b00_0 .net "sram_we", 0 0, L_0x6000037a18f0;  alias, 1 drivers
v0x600002ef9b90_0 .var "sram_we_reg", 0 0;
v0x600002ef9c20_0 .var/i "stage", 31 0;
v0x600002ef9cb0_0 .var "state", 2 0;
v0x600002ef9d40_0 .net "subop", 7 0, L_0x600002db5360;  1 drivers
v0x600002ef9dd0_0 .var "subop_reg", 7 0;
v0x600002ef9e60_0 .net "vd", 4 0, L_0x600002db5400;  1 drivers
v0x600002ef9ef0_0 .var "vd_reg", 4 0;
v0x600002ef9f80 .array "vrf", 31 0, 255 0;
v0x600002efa010_0 .net "vs1", 4 0, L_0x600002db54a0;  1 drivers
v0x600002efa0a0_0 .net "vs1_data", 255 0, L_0x6000037a16c0;  1 drivers
v0x600002efa130_0 .var "vs1_reg", 4 0;
v0x600002efa1c0_0 .net "vs2", 4 0, L_0x600002db5540;  1 drivers
v0x600002efa250_0 .net "vs2_data", 255 0, L_0x6000037a1730;  1 drivers
v0x600002efa2e0_0 .var "vs2_reg", 4 0;
E_0x6000009e7d40/0 .event anyedge, v0x600002ef9170_0, v0x600002ef9170_1, v0x600002ef9170_2, v0x600002ef9170_3;
E_0x6000009e7d40/1 .event anyedge, v0x600002ef9170_4, v0x600002ef9170_5, v0x600002ef9170_6, v0x600002ef9170_7;
E_0x6000009e7d40/2 .event anyedge, v0x600002ef9170_8, v0x600002ef9170_9, v0x600002ef9170_10, v0x600002ef9170_11;
E_0x6000009e7d40/3 .event anyedge, v0x600002ef9170_12, v0x600002ef9170_13, v0x600002ef9170_14, v0x600002ef9170_15;
v0x600002ef9560_0 .array/port v0x600002ef9560, 0;
v0x600002ef9560_1 .array/port v0x600002ef9560, 1;
v0x600002ef9560_2 .array/port v0x600002ef9560, 2;
E_0x6000009e7d40/4 .event anyedge, v0x600002ef9dd0_0, v0x600002ef9560_0, v0x600002ef9560_1, v0x600002ef9560_2;
v0x600002ef9560_3 .array/port v0x600002ef9560, 3;
v0x600002ef9560_4 .array/port v0x600002ef9560, 4;
v0x600002ef9560_5 .array/port v0x600002ef9560, 5;
v0x600002ef9560_6 .array/port v0x600002ef9560, 6;
E_0x6000009e7d40/5 .event anyedge, v0x600002ef9560_3, v0x600002ef9560_4, v0x600002ef9560_5, v0x600002ef9560_6;
v0x600002ef9560_7 .array/port v0x600002ef9560, 7;
v0x600002ef9560_8 .array/port v0x600002ef9560, 8;
v0x600002ef9560_9 .array/port v0x600002ef9560, 9;
v0x600002ef9560_10 .array/port v0x600002ef9560, 10;
E_0x6000009e7d40/6 .event anyedge, v0x600002ef9560_7, v0x600002ef9560_8, v0x600002ef9560_9, v0x600002ef9560_10;
v0x600002ef9560_11 .array/port v0x600002ef9560, 11;
v0x600002ef9560_12 .array/port v0x600002ef9560, 12;
v0x600002ef9560_13 .array/port v0x600002ef9560, 13;
v0x600002ef9560_14 .array/port v0x600002ef9560, 14;
E_0x6000009e7d40/7 .event anyedge, v0x600002ef9560_11, v0x600002ef9560_12, v0x600002ef9560_13, v0x600002ef9560_14;
v0x600002ef9560_15 .array/port v0x600002ef9560, 15;
v0x600002ef9560_16 .array/port v0x600002ef9560, 16;
v0x600002ef9560_17 .array/port v0x600002ef9560, 17;
v0x600002ef9560_18 .array/port v0x600002ef9560, 18;
E_0x6000009e7d40/8 .event anyedge, v0x600002ef9560_15, v0x600002ef9560_16, v0x600002ef9560_17, v0x600002ef9560_18;
v0x600002ef9560_19 .array/port v0x600002ef9560, 19;
v0x600002ef9560_20 .array/port v0x600002ef9560, 20;
v0x600002ef9560_21 .array/port v0x600002ef9560, 21;
v0x600002ef9560_22 .array/port v0x600002ef9560, 22;
E_0x6000009e7d40/9 .event anyedge, v0x600002ef9560_19, v0x600002ef9560_20, v0x600002ef9560_21, v0x600002ef9560_22;
v0x600002ef9560_23 .array/port v0x600002ef9560, 23;
v0x600002ef9560_24 .array/port v0x600002ef9560, 24;
v0x600002ef9560_25 .array/port v0x600002ef9560, 25;
v0x600002ef9560_26 .array/port v0x600002ef9560, 26;
E_0x6000009e7d40/10 .event anyedge, v0x600002ef9560_23, v0x600002ef9560_24, v0x600002ef9560_25, v0x600002ef9560_26;
v0x600002ef9560_27 .array/port v0x600002ef9560, 27;
v0x600002ef9560_28 .array/port v0x600002ef9560, 28;
v0x600002ef9560_29 .array/port v0x600002ef9560, 29;
v0x600002ef9560_30 .array/port v0x600002ef9560, 30;
E_0x6000009e7d40/11 .event anyedge, v0x600002ef9560_27, v0x600002ef9560_28, v0x600002ef9560_29, v0x600002ef9560_30;
v0x600002ef9560_31 .array/port v0x600002ef9560, 31;
v0x600002ef9560_32 .array/port v0x600002ef9560, 32;
v0x600002ef9560_33 .array/port v0x600002ef9560, 33;
v0x600002ef9560_34 .array/port v0x600002ef9560, 34;
E_0x6000009e7d40/12 .event anyedge, v0x600002ef9560_31, v0x600002ef9560_32, v0x600002ef9560_33, v0x600002ef9560_34;
v0x600002ef9560_35 .array/port v0x600002ef9560, 35;
v0x600002ef9560_36 .array/port v0x600002ef9560, 36;
v0x600002ef9560_37 .array/port v0x600002ef9560, 37;
v0x600002ef9560_38 .array/port v0x600002ef9560, 38;
E_0x6000009e7d40/13 .event anyedge, v0x600002ef9560_35, v0x600002ef9560_36, v0x600002ef9560_37, v0x600002ef9560_38;
v0x600002ef9560_39 .array/port v0x600002ef9560, 39;
v0x600002ef9560_40 .array/port v0x600002ef9560, 40;
v0x600002ef9560_41 .array/port v0x600002ef9560, 41;
v0x600002ef9560_42 .array/port v0x600002ef9560, 42;
E_0x6000009e7d40/14 .event anyedge, v0x600002ef9560_39, v0x600002ef9560_40, v0x600002ef9560_41, v0x600002ef9560_42;
v0x600002ef9560_43 .array/port v0x600002ef9560, 43;
v0x600002ef9560_44 .array/port v0x600002ef9560, 44;
v0x600002ef9560_45 .array/port v0x600002ef9560, 45;
v0x600002ef9560_46 .array/port v0x600002ef9560, 46;
E_0x6000009e7d40/15 .event anyedge, v0x600002ef9560_43, v0x600002ef9560_44, v0x600002ef9560_45, v0x600002ef9560_46;
v0x600002ef9560_47 .array/port v0x600002ef9560, 47;
v0x600002ef9560_48 .array/port v0x600002ef9560, 48;
v0x600002ef9560_49 .array/port v0x600002ef9560, 49;
v0x600002ef9560_50 .array/port v0x600002ef9560, 50;
E_0x6000009e7d40/16 .event anyedge, v0x600002ef9560_47, v0x600002ef9560_48, v0x600002ef9560_49, v0x600002ef9560_50;
v0x600002ef9560_51 .array/port v0x600002ef9560, 51;
v0x600002ef9560_52 .array/port v0x600002ef9560, 52;
v0x600002ef9560_53 .array/port v0x600002ef9560, 53;
v0x600002ef9560_54 .array/port v0x600002ef9560, 54;
E_0x6000009e7d40/17 .event anyedge, v0x600002ef9560_51, v0x600002ef9560_52, v0x600002ef9560_53, v0x600002ef9560_54;
v0x600002ef9560_55 .array/port v0x600002ef9560, 55;
v0x600002ef9560_56 .array/port v0x600002ef9560, 56;
v0x600002ef9560_57 .array/port v0x600002ef9560, 57;
v0x600002ef9560_58 .array/port v0x600002ef9560, 58;
E_0x6000009e7d40/18 .event anyedge, v0x600002ef9560_55, v0x600002ef9560_56, v0x600002ef9560_57, v0x600002ef9560_58;
v0x600002ef9560_59 .array/port v0x600002ef9560, 59;
v0x600002ef9560_60 .array/port v0x600002ef9560, 60;
v0x600002ef9560_61 .array/port v0x600002ef9560, 61;
v0x600002ef9560_62 .array/port v0x600002ef9560, 62;
E_0x6000009e7d40/19 .event anyedge, v0x600002ef9560_59, v0x600002ef9560_60, v0x600002ef9560_61, v0x600002ef9560_62;
v0x600002ef9560_63 .array/port v0x600002ef9560, 63;
v0x600002ef9560_64 .array/port v0x600002ef9560, 64;
v0x600002ef9560_65 .array/port v0x600002ef9560, 65;
v0x600002ef9560_66 .array/port v0x600002ef9560, 66;
E_0x6000009e7d40/20 .event anyedge, v0x600002ef9560_63, v0x600002ef9560_64, v0x600002ef9560_65, v0x600002ef9560_66;
v0x600002ef9560_67 .array/port v0x600002ef9560, 67;
v0x600002ef9560_68 .array/port v0x600002ef9560, 68;
v0x600002ef9560_69 .array/port v0x600002ef9560, 69;
v0x600002ef9560_70 .array/port v0x600002ef9560, 70;
E_0x6000009e7d40/21 .event anyedge, v0x600002ef9560_67, v0x600002ef9560_68, v0x600002ef9560_69, v0x600002ef9560_70;
v0x600002ef9560_71 .array/port v0x600002ef9560, 71;
v0x600002ef9560_72 .array/port v0x600002ef9560, 72;
v0x600002ef9560_73 .array/port v0x600002ef9560, 73;
v0x600002ef9560_74 .array/port v0x600002ef9560, 74;
E_0x6000009e7d40/22 .event anyedge, v0x600002ef9560_71, v0x600002ef9560_72, v0x600002ef9560_73, v0x600002ef9560_74;
v0x600002ef9560_75 .array/port v0x600002ef9560, 75;
v0x600002ef9560_76 .array/port v0x600002ef9560, 76;
v0x600002ef9560_77 .array/port v0x600002ef9560, 77;
v0x600002ef9560_78 .array/port v0x600002ef9560, 78;
E_0x6000009e7d40/23 .event anyedge, v0x600002ef9560_75, v0x600002ef9560_76, v0x600002ef9560_77, v0x600002ef9560_78;
v0x600002ef9560_79 .array/port v0x600002ef9560, 79;
E_0x6000009e7d40/24 .event anyedge, v0x600002ef9560_79;
E_0x6000009e7d40 .event/or E_0x6000009e7d40/0, E_0x6000009e7d40/1, E_0x6000009e7d40/2, E_0x6000009e7d40/3, E_0x6000009e7d40/4, E_0x6000009e7d40/5, E_0x6000009e7d40/6, E_0x6000009e7d40/7, E_0x6000009e7d40/8, E_0x6000009e7d40/9, E_0x6000009e7d40/10, E_0x6000009e7d40/11, E_0x6000009e7d40/12, E_0x6000009e7d40/13, E_0x6000009e7d40/14, E_0x6000009e7d40/15, E_0x6000009e7d40/16, E_0x6000009e7d40/17, E_0x6000009e7d40/18, E_0x6000009e7d40/19, E_0x6000009e7d40/20, E_0x6000009e7d40/21, E_0x6000009e7d40/22, E_0x6000009e7d40/23, E_0x6000009e7d40/24;
L_0x600002db3f20 .part L_0x6000037a16c0, 0, 16;
L_0x600002db8640 .part L_0x6000037a1730, 0, 16;
L_0x600002db4000 .part L_0x6000037a16c0, 16, 16;
L_0x600002db40a0 .part L_0x6000037a1730, 16, 16;
L_0x600002db4140 .part L_0x6000037a16c0, 32, 16;
L_0x600002db41e0 .part L_0x6000037a1730, 32, 16;
L_0x600002db4280 .part L_0x6000037a16c0, 48, 16;
L_0x600002db4320 .part L_0x6000037a1730, 48, 16;
L_0x600002db43c0 .part L_0x6000037a16c0, 64, 16;
L_0x600002db4460 .part L_0x6000037a1730, 64, 16;
L_0x600002db4500 .part L_0x6000037a16c0, 80, 16;
L_0x600002db45a0 .part L_0x6000037a1730, 80, 16;
L_0x600002db4640 .part L_0x6000037a16c0, 96, 16;
L_0x600002db46e0 .part L_0x6000037a1730, 96, 16;
L_0x600002db4780 .part L_0x6000037a16c0, 112, 16;
L_0x600002db4820 .part L_0x6000037a1730, 112, 16;
L_0x600002db48c0 .part L_0x6000037a16c0, 128, 16;
L_0x600002db4960 .part L_0x6000037a1730, 128, 16;
L_0x600002db4a00 .part L_0x6000037a16c0, 144, 16;
L_0x600002db4b40 .part L_0x6000037a1730, 144, 16;
L_0x600002db4be0 .part L_0x6000037a16c0, 160, 16;
L_0x600002db4aa0 .part L_0x6000037a1730, 160, 16;
L_0x600002db4c80 .part L_0x6000037a16c0, 176, 16;
L_0x600002db4d20 .part L_0x6000037a1730, 176, 16;
L_0x600002db4dc0 .part L_0x6000037a16c0, 192, 16;
L_0x600002db4e60 .part L_0x6000037a1730, 192, 16;
L_0x600002db4f00 .part L_0x6000037a16c0, 208, 16;
L_0x600002db4fa0 .part L_0x6000037a1730, 208, 16;
L_0x600002db5040 .part L_0x6000037a16c0, 224, 16;
L_0x600002db50e0 .part L_0x6000037a1730, 224, 16;
L_0x600002db5180 .part L_0x6000037a16c0, 240, 16;
L_0x600002db5220 .part L_0x6000037a1730, 240, 16;
L_0x600002db52c0 .part v0x600002e9c240_0, 120, 8;
L_0x600002db5360 .part v0x600002e9c240_0, 112, 8;
L_0x600002db5400 .part v0x600002e9c240_0, 107, 5;
L_0x600002db54a0 .part v0x600002e9c240_0, 102, 5;
L_0x600002db5540 .part v0x600002e9c240_0, 97, 5;
L_0x600002db55e0 .part v0x600002e9c240_0, 32, 16;
L_0x600002db5680 .part v0x600002e9c240_0, 76, 20;
L_0x600002db5720 .part v0x600002e9c240_0, 48, 16;
L_0x600002db57c0 .array/port v0x600002ef9f80, L_0x600002db5860;
L_0x600002db5860 .concat [ 5 2 0 0], v0x600002efa130_0, L_0x15009a848;
L_0x600002db5900 .array/port v0x600002ef9f80, L_0x600002db59a0;
L_0x600002db59a0 .concat [ 5 2 0 0], v0x600002efa2e0_0, L_0x15009a890;
L_0x600002db5a40 .cmp/eq 3, v0x600002ef9cb0_0, L_0x15009a8d8;
S_0x14b69c8a0 .scope generate, "lane_extract[0]" "lane_extract[0]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009e7d80 .param/l "i" 1 10 137, +C4<00>;
v0x600002ef9290_0 .array/port v0x600002ef9290, 0;
v0x600002ef9290_1 .array/port v0x600002ef9290, 1;
v0x600002ef9290_2 .array/port v0x600002ef9290, 2;
v0x600002ef9290_3 .array/port v0x600002ef9290, 3;
E_0x6000009e7e00/0 .event anyedge, v0x600002ef9290_0, v0x600002ef9290_1, v0x600002ef9290_2, v0x600002ef9290_3;
v0x600002ef9290_4 .array/port v0x600002ef9290, 4;
v0x600002ef9290_5 .array/port v0x600002ef9290, 5;
v0x600002ef9290_6 .array/port v0x600002ef9290, 6;
v0x600002ef9290_7 .array/port v0x600002ef9290, 7;
E_0x6000009e7e00/1 .event anyedge, v0x600002ef9290_4, v0x600002ef9290_5, v0x600002ef9290_6, v0x600002ef9290_7;
v0x600002ef9290_8 .array/port v0x600002ef9290, 8;
v0x600002ef9290_9 .array/port v0x600002ef9290, 9;
v0x600002ef9290_10 .array/port v0x600002ef9290, 10;
v0x600002ef9290_11 .array/port v0x600002ef9290, 11;
E_0x6000009e7e00/2 .event anyedge, v0x600002ef9290_8, v0x600002ef9290_9, v0x600002ef9290_10, v0x600002ef9290_11;
v0x600002ef9290_12 .array/port v0x600002ef9290, 12;
v0x600002ef9290_13 .array/port v0x600002ef9290, 13;
v0x600002ef9290_14 .array/port v0x600002ef9290, 14;
v0x600002ef9290_15 .array/port v0x600002ef9290, 15;
E_0x6000009e7e00/3 .event anyedge, v0x600002ef9290_12, v0x600002ef9290_13, v0x600002ef9290_14, v0x600002ef9290_15;
E_0x6000009e7e00 .event/or E_0x6000009e7e00/0, E_0x6000009e7e00/1, E_0x6000009e7e00/2, E_0x6000009e7e00/3;
E_0x6000009e7e40/0 .event anyedge, v0x600002ef9dd0_0, v0x600002ef9170_0, v0x600002ef9170_1, v0x600002ef9170_2;
E_0x6000009e7e40/1 .event anyedge, v0x600002ef9170_3, v0x600002ef9170_4, v0x600002ef9170_5, v0x600002ef9170_6;
E_0x6000009e7e40/2 .event anyedge, v0x600002ef9170_7, v0x600002ef9170_8, v0x600002ef9170_9, v0x600002ef9170_10;
E_0x6000009e7e40/3 .event anyedge, v0x600002ef9170_11, v0x600002ef9170_12, v0x600002ef9170_13, v0x600002ef9170_14;
E_0x6000009e7e40/4 .event anyedge, v0x600002ef9170_15, v0x600002ef9200_0, v0x600002ef9200_1, v0x600002ef9200_2;
E_0x6000009e7e40/5 .event anyedge, v0x600002ef9200_3, v0x600002ef9200_4, v0x600002ef9200_5, v0x600002ef9200_6;
E_0x6000009e7e40/6 .event anyedge, v0x600002ef9200_7, v0x600002ef9200_8, v0x600002ef9200_9, v0x600002ef9200_10;
E_0x6000009e7e40/7 .event anyedge, v0x600002ef9200_11, v0x600002ef9200_12, v0x600002ef9200_13, v0x600002ef9200_14;
E_0x6000009e7e40/8 .event anyedge, v0x600002ef9200_15, v0x600002ef9050_0;
E_0x6000009e7e40 .event/or E_0x6000009e7e40/0, E_0x6000009e7e40/1, E_0x6000009e7e40/2, E_0x6000009e7e40/3, E_0x6000009e7e40/4, E_0x6000009e7e40/5, E_0x6000009e7e40/6, E_0x6000009e7e40/7, E_0x6000009e7e40/8;
S_0x14b69ca10 .scope generate, "lane_extract[1]" "lane_extract[1]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009e7e80 .param/l "i" 1 10 137, +C4<01>;
S_0x14b69cb80 .scope generate, "lane_extract[2]" "lane_extract[2]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009e7f00 .param/l "i" 1 10 137, +C4<010>;
S_0x14b69ccf0 .scope generate, "lane_extract[3]" "lane_extract[3]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009e7f80 .param/l "i" 1 10 137, +C4<011>;
S_0x14b69ce60 .scope generate, "lane_extract[4]" "lane_extract[4]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8040 .param/l "i" 1 10 137, +C4<0100>;
S_0x14b69cfd0 .scope generate, "lane_extract[5]" "lane_extract[5]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d80c0 .param/l "i" 1 10 137, +C4<0101>;
S_0x14b69d140 .scope generate, "lane_extract[6]" "lane_extract[6]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8140 .param/l "i" 1 10 137, +C4<0110>;
S_0x14b69d2b0 .scope generate, "lane_extract[7]" "lane_extract[7]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d81c0 .param/l "i" 1 10 137, +C4<0111>;
S_0x14b69d420 .scope generate, "lane_extract[8]" "lane_extract[8]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8000 .param/l "i" 1 10 137, +C4<01000>;
S_0x14b69d590 .scope generate, "lane_extract[9]" "lane_extract[9]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8280 .param/l "i" 1 10 137, +C4<01001>;
S_0x14b69d700 .scope generate, "lane_extract[10]" "lane_extract[10]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8300 .param/l "i" 1 10 137, +C4<01010>;
S_0x14b69d870 .scope generate, "lane_extract[11]" "lane_extract[11]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8380 .param/l "i" 1 10 137, +C4<01011>;
S_0x14b69d9e0 .scope generate, "lane_extract[12]" "lane_extract[12]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8400 .param/l "i" 1 10 137, +C4<01100>;
S_0x14b69db50 .scope generate, "lane_extract[13]" "lane_extract[13]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8480 .param/l "i" 1 10 137, +C4<01101>;
S_0x14b69dcc0 .scope generate, "lane_extract[14]" "lane_extract[14]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8500 .param/l "i" 1 10 137, +C4<01110>;
S_0x14b69de30 .scope generate, "lane_extract[15]" "lane_extract[15]" 10 137, 10 137 0, S_0x14b69c420;
 .timescale 0 0;
P_0x6000009d8580 .param/l "i" 1 10 137, +C4<01111>;
    .scope S_0x14b696390;
T_2 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e9bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9ba80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9bb10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9b9f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x600002e9b690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002e9ba80_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x600002e9ba80_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002e9ba80_0, 0;
T_2.2 ;
    %load/vec4 v0x600002e9c2d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002e9bb10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0x600002e9bb10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002e9bb10_0, 0;
T_2.5 ;
    %load/vec4 v0x600002e9a9a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x600002e9b9f0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %load/vec4 v0x600002e9b9f0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x600002e9b9f0_0, 0;
T_2.8 ;
    %load/vec4 v0x600002e9b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x600002e9b720_0;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %load/vec4 v0x600002e9ba80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002e9ba80_0, 0;
T_2.11 ;
    %load/vec4 v0x600002e9c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x600002e9c360_0;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %load/vec4 v0x600002e9bb10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002e9bb10_0, 0;
T_2.14 ;
    %load/vec4 v0x600002e9ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.19, 9;
    %load/vec4 v0x600002e9aa30_0;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %load/vec4 v0x600002e9b9f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x600002e9b9f0_0, 0;
T_2.17 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x14b696390;
T_3 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e9bba0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002e9b210_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002e9b3c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002e9af40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9b0f0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002e9b600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9b840_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002e9c240_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9c480_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002e9a910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ab50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ad90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9c090_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9a6d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9a760_0, 0;
    %fork t_1, S_0x14b66c0f0;
    %jmp t_0;
    .scope S_0x14b66c0f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e99440_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x600002e99440_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x600002e99440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9b450, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x600002e99440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9b330, 0, 4;
    %load/vec4 v0x600002e99440_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e99440_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x14b696390;
t_0 %join;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x600002e9b840_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x600002e9b720_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9b840_0, 0;
T_3.4 ;
    %load/vec4 v0x600002e9c480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.9, 9;
    %load/vec4 v0x600002e9c360_0;
    %and;
T_3.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9c480_0, 0;
T_3.7 ;
    %load/vec4 v0x600002e9ab50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.12, 9;
    %load/vec4 v0x600002e9aa30_0;
    %and;
T_3.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ab50_0, 0;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ac70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9b0f0_0, 0;
    %load/vec4 v0x600002e9bd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.24;
T_3.13 ;
    %load/vec4 v0x600002e9bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.25, 8;
    %load/vec4 v0x600002e9bcc0_0;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002e9b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ad90_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.25 ;
    %jmp T_3.24;
T_3.14 ;
    %load/vec4 v0x600002e9b960_0;
    %assign/vec4 v0x600002e9af40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9b0f0_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.24;
T_3.15 ;
    %load/vec4 v0x600002e9b180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.27, 8;
    %load/vec4 v0x600002e9afd0_0;
    %assign/vec4 v0x600002e9b210_0, 0;
    %load/vec4 v0x600002e9afd0_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x600002e9a6d0_0, 0;
    %load/vec4 v0x600002e9afd0_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x600002e9a760_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.27 ;
    %jmp T_3.24;
T_3.16 ;
    %load/vec4 v0x600002e9a6d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_3.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_3.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_3.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_3.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.39;
T_3.29 ;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.39;
T_3.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.39;
T_3.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.39;
T_3.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.39;
T_3.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.39;
T_3.34 ;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_3.40, 5;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9b450, 0, 4;
    %load/vec4 v0x600002e9b210_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9b330, 0, 4;
    %load/vec4 v0x600002e9b3c0_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x600002e9b3c0_0, 0;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.41;
T_3.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.41 ;
    %jmp T_3.39;
T_3.35 ;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.42, 5;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002e9b330, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.44, 5;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002e9b330, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9b330, 0, 4;
    %load/vec4 v0x600002e9b3c0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x600002e9b450, 4;
    %assign/vec4 v0x600002e9b960_0, 0;
    %jmp T_3.45;
T_3.44 ;
    %load/vec4 v0x600002e9b3c0_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x600002e9b3c0_0, 0;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
T_3.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.43;
T_3.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9ad90_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.43 ;
    %jmp T_3.39;
T_3.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9c090_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.39;
T_3.37 ;
    %load/vec4 v0x600002e9a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.46, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9ac70_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.46 ;
    %jmp T_3.39;
T_3.39 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.17 ;
    %load/vec4 v0x600002e9a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.48, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.48 ;
    %jmp T_3.24;
T_3.18 ;
    %load/vec4 v0x600002e9a6d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.54;
T_3.50 ;
    %load/vec4 v0x600002e9b210_0;
    %assign/vec4 v0x600002e9b600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9b840_0, 0;
    %load/vec4 v0x600002e9b720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.55 ;
    %jmp T_3.54;
T_3.51 ;
    %load/vec4 v0x600002e9b210_0;
    %assign/vec4 v0x600002e9c240_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9c480_0, 0;
    %load/vec4 v0x600002e9c360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.57 ;
    %jmp T_3.54;
T_3.52 ;
    %load/vec4 v0x600002e9b210_0;
    %assign/vec4 v0x600002e9a910_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e9ab50_0, 0;
    %load/vec4 v0x600002e9aa30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.59 ;
    %jmp T_3.54;
T_3.54 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.19 ;
    %load/vec4 v0x600002e9a760_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_3.61, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_3.62, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_3.63, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_3.64, 6;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
    %jmp T_3.66;
T_3.61 ;
    %load/vec4 v0x600002e9b4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.67, 8;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.67 ;
    %jmp T_3.66;
T_3.62 ;
    %load/vec4 v0x600002e9c120_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.69, 8;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.69 ;
    %jmp T_3.66;
T_3.63 ;
    %load/vec4 v0x600002e9a7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.71, 8;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.71 ;
    %jmp T_3.66;
T_3.64 ;
    %load/vec4 v0x600002e9a520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.73, 8;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.73 ;
    %jmp T_3.66;
T_3.66 ;
    %pop/vec4 1;
    %jmp T_3.24;
T_3.20 ;
    %load/vec4 v0x600002e9be70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.75, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9c090_0, 0;
    %load/vec4 v0x600002e9b960_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.75 ;
    %jmp T_3.24;
T_3.21 ;
    %load/vec4 v0x600002e9bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.77, 8;
    %load/vec4 v0x600002e9bcc0_0;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002e9b3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ac70_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.77 ;
    %jmp T_3.24;
T_3.22 ;
    %load/vec4 v0x600002e9bc30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.79, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e9ad90_0, 0;
    %load/vec4 v0x600002e9bcc0_0;
    %assign/vec4 v0x600002e9b960_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002e9b3c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e9bd50_0, 0;
T_3.79 ;
    %jmp T_3.24;
T_3.24 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x14b6775d0;
T_4 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9c870_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x600002e84750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e847e0, 4;
    %assign/vec4 v0x600002e9c870_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x14b672930;
T_5 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9cab0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x600002e9cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002e9cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9ca20, 0, 4;
    %load/vec4 v0x600002e9cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9cab0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9cb40_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x600002e84750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e847e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9ca20, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002e9cab0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x600002e9cab0_0;
    %cmpi/s 1, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x600002e9cab0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002e9ca20, 4;
    %ix/getv/s 3, v0x600002e9cab0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9ca20, 0, 4;
    %load/vec4 v0x600002e9cab0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9cab0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e9ca20, 4;
    %assign/vec4 v0x600002e9cb40_0, 0;
T_5.4 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x14b66dc90;
T_6 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9cd80_0, 0, 32;
T_6.2 ;
    %load/vec4 v0x600002e9cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002e9cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9ccf0, 0, 4;
    %load/vec4 v0x600002e9cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9cd80_0, 0, 32;
    %jmp T_6.2;
T_6.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9ce10_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x600002e84750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e847e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9ccf0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002e9cd80_0, 0, 32;
T_6.6 ;
    %load/vec4 v0x600002e9cd80_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_6.7, 5;
    %load/vec4 v0x600002e9cd80_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002e9ccf0, 4;
    %ix/getv/s 3, v0x600002e9cd80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9ccf0, 0, 4;
    %load/vec4 v0x600002e9cd80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9cd80_0, 0, 32;
    %jmp T_6.6;
T_6.7 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e9ccf0, 4;
    %assign/vec4 v0x600002e9ce10_0, 0;
T_6.4 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x14b60bc10;
T_7 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9d050_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x600002e9d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0x600002e9d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9cfc0, 0, 4;
    %load/vec4 v0x600002e9d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9d050_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9d0e0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x600002e84750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e847e0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9cfc0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002e9d050_0, 0, 32;
T_7.6 ;
    %load/vec4 v0x600002e9d050_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v0x600002e9d050_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002e9cfc0, 4;
    %ix/getv/s 3, v0x600002e9d050_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9cfc0, 0, 4;
    %load/vec4 v0x600002e9d050_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9d050_0, 0, 32;
    %jmp T_7.6;
T_7.7 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e9cfc0, 4;
    %assign/vec4 v0x600002e9d0e0_0, 0;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x14b61c0a0;
T_8 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e9db90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9dd40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9d680_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9d5f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e9db00_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x600002e9d8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x600002e9dcb0_0;
    %assign/vec4 v0x600002e9dd40_0, 0;
T_8.2 ;
    %load/vec4 v0x600002e9d830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x600002e9d560_0;
    %assign/vec4 v0x600002e9d680_0, 0;
    %load/vec4 v0x600002e9d680_0;
    %assign/vec4 v0x600002e9d5f0_0, 0;
    %load/vec4 v0x600002e9d710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0x600002e9d9e0_0;
    %assign/vec4 v0x600002e9db00_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v0x600002e9da70_0;
    %load/vec4 v0x600002e9d9e0_0;
    %add;
    %assign/vec4 v0x600002e9db00_0, 0;
T_8.7 ;
T_8.4 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x14b60ff40;
T_9 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e9f0f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9f2a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9ebe0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e9eb50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e9f060_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x600002e9ee20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x600002e9f210_0;
    %assign/vec4 v0x600002e9f2a0_0, 0;
T_9.2 ;
    %load/vec4 v0x600002e9ed90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x600002e9eac0_0;
    %assign/vec4 v0x600002e9ebe0_0, 0;
    %load/vec4 v0x600002e9ebe0_0;
    %assign/vec4 v0x600002e9eb50_0, 0;
    %load/vec4 v0x600002e9ec70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0x600002e9ef40_0;
    %assign/vec4 v0x600002e9f060_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x600002e9efd0_0;
    %load/vec4 v0x600002e9ef40_0;
    %add;
    %assign/vec4 v0x600002e9f060_0, 0;
T_9.7 ;
T_9.4 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14b604b10;
T_10 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e906c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e90870_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e901b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e90120_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e90630_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x600002e903f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x600002e907e0_0;
    %assign/vec4 v0x600002e90870_0, 0;
T_10.2 ;
    %load/vec4 v0x600002e90360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %load/vec4 v0x600002e90090_0;
    %assign/vec4 v0x600002e901b0_0, 0;
    %load/vec4 v0x600002e901b0_0;
    %assign/vec4 v0x600002e90120_0, 0;
    %load/vec4 v0x600002e90240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.6, 8;
    %load/vec4 v0x600002e90510_0;
    %assign/vec4 v0x600002e90630_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %load/vec4 v0x600002e905a0_0;
    %load/vec4 v0x600002e90510_0;
    %add;
    %assign/vec4 v0x600002e90630_0, 0;
T_10.7 ;
T_10.4 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x14b616100;
T_11 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e91c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e91dd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e91710_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e91680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e91b90_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x600002e91950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x600002e91d40_0;
    %assign/vec4 v0x600002e91dd0_0, 0;
T_11.2 ;
    %load/vec4 v0x600002e918c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0x600002e915f0_0;
    %assign/vec4 v0x600002e91710_0, 0;
    %load/vec4 v0x600002e91710_0;
    %assign/vec4 v0x600002e91680_0, 0;
    %load/vec4 v0x600002e917a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.6, 8;
    %load/vec4 v0x600002e91a70_0;
    %assign/vec4 v0x600002e91b90_0, 0;
    %jmp T_11.7;
T_11.6 ;
    %load/vec4 v0x600002e91b00_0;
    %load/vec4 v0x600002e91a70_0;
    %add;
    %assign/vec4 v0x600002e91b90_0, 0;
T_11.7 ;
T_11.4 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14b698770;
T_12 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e93180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e93330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e92c70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e92be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e930f0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x600002e92eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x600002e932a0_0;
    %assign/vec4 v0x600002e93330_0, 0;
T_12.2 ;
    %load/vec4 v0x600002e92e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %load/vec4 v0x600002e92b50_0;
    %assign/vec4 v0x600002e92c70_0, 0;
    %load/vec4 v0x600002e92c70_0;
    %assign/vec4 v0x600002e92be0_0, 0;
    %load/vec4 v0x600002e92d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %load/vec4 v0x600002e92fd0_0;
    %assign/vec4 v0x600002e930f0_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %load/vec4 v0x600002e93060_0;
    %load/vec4 v0x600002e92fd0_0;
    %add;
    %assign/vec4 v0x600002e930f0_0, 0;
T_12.7 ;
T_12.4 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x14b692db0;
T_13 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e94750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e94900_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e94240_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e941b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e946c0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x600002e94480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x600002e94870_0;
    %assign/vec4 v0x600002e94900_0, 0;
T_13.2 ;
    %load/vec4 v0x600002e943f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %load/vec4 v0x600002e94120_0;
    %assign/vec4 v0x600002e94240_0, 0;
    %load/vec4 v0x600002e94240_0;
    %assign/vec4 v0x600002e941b0_0, 0;
    %load/vec4 v0x600002e942d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %load/vec4 v0x600002e945a0_0;
    %assign/vec4 v0x600002e946c0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x600002e94630_0;
    %load/vec4 v0x600002e945a0_0;
    %add;
    %assign/vec4 v0x600002e946c0_0, 0;
T_13.7 ;
T_13.4 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x14b690760;
T_14 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e95cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e95e60_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e957a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e95710_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e95c20_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x600002e959e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x600002e95dd0_0;
    %assign/vec4 v0x600002e95e60_0, 0;
T_14.2 ;
    %load/vec4 v0x600002e95950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x600002e95680_0;
    %assign/vec4 v0x600002e957a0_0, 0;
    %load/vec4 v0x600002e957a0_0;
    %assign/vec4 v0x600002e95710_0, 0;
    %load/vec4 v0x600002e95830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0x600002e95b00_0;
    %assign/vec4 v0x600002e95c20_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v0x600002e95b90_0;
    %load/vec4 v0x600002e95b00_0;
    %add;
    %assign/vec4 v0x600002e95c20_0, 0;
T_14.7 ;
T_14.4 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x14b68e110;
T_15 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e97210_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e973c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e96d00_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e96c70_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e97180_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x600002e96f40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x600002e97330_0;
    %assign/vec4 v0x600002e973c0_0, 0;
T_15.2 ;
    %load/vec4 v0x600002e96eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.4, 8;
    %load/vec4 v0x600002e96be0_0;
    %assign/vec4 v0x600002e96d00_0, 0;
    %load/vec4 v0x600002e96d00_0;
    %assign/vec4 v0x600002e96c70_0, 0;
    %load/vec4 v0x600002e96d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0x600002e97060_0;
    %assign/vec4 v0x600002e97180_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0x600002e970f0_0;
    %load/vec4 v0x600002e97060_0;
    %add;
    %assign/vec4 v0x600002e97180_0, 0;
T_15.7 ;
T_15.4 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x14b689300;
T_16 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e887e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e88990_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e882d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e88240_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e88750_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x600002e88510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x600002e88900_0;
    %assign/vec4 v0x600002e88990_0, 0;
T_16.2 ;
    %load/vec4 v0x600002e88480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v0x600002e881b0_0;
    %assign/vec4 v0x600002e882d0_0, 0;
    %load/vec4 v0x600002e882d0_0;
    %assign/vec4 v0x600002e88240_0, 0;
    %load/vec4 v0x600002e88360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0x600002e88630_0;
    %assign/vec4 v0x600002e88750_0, 0;
    %jmp T_16.7;
T_16.6 ;
    %load/vec4 v0x600002e886c0_0;
    %load/vec4 v0x600002e88630_0;
    %add;
    %assign/vec4 v0x600002e88750_0, 0;
T_16.7 ;
T_16.4 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x14b686cb0;
T_17 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e89d40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e89ef0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e89830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e897a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e89cb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x600002e89a70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x600002e89e60_0;
    %assign/vec4 v0x600002e89ef0_0, 0;
T_17.2 ;
    %load/vec4 v0x600002e899e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0x600002e89710_0;
    %assign/vec4 v0x600002e89830_0, 0;
    %load/vec4 v0x600002e89830_0;
    %assign/vec4 v0x600002e897a0_0, 0;
    %load/vec4 v0x600002e898c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.6, 8;
    %load/vec4 v0x600002e89b90_0;
    %assign/vec4 v0x600002e89cb0_0, 0;
    %jmp T_17.7;
T_17.6 ;
    %load/vec4 v0x600002e89c20_0;
    %load/vec4 v0x600002e89b90_0;
    %add;
    %assign/vec4 v0x600002e89cb0_0, 0;
T_17.7 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x14b684660;
T_18 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e8b2a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8b450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8ad90_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8ad00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e8b210_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x600002e8afd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v0x600002e8b3c0_0;
    %assign/vec4 v0x600002e8b450_0, 0;
T_18.2 ;
    %load/vec4 v0x600002e8af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v0x600002e8ac70_0;
    %assign/vec4 v0x600002e8ad90_0, 0;
    %load/vec4 v0x600002e8ad90_0;
    %assign/vec4 v0x600002e8ad00_0, 0;
    %load/vec4 v0x600002e8ae20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v0x600002e8b0f0_0;
    %assign/vec4 v0x600002e8b210_0, 0;
    %jmp T_18.7;
T_18.6 ;
    %load/vec4 v0x600002e8b180_0;
    %load/vec4 v0x600002e8b0f0_0;
    %add;
    %assign/vec4 v0x600002e8b210_0, 0;
T_18.7 ;
T_18.4 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x14b682010;
T_19 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e8c870_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8ca20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8c360_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8c2d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e8c7e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x600002e8c5a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0x600002e8c990_0;
    %assign/vec4 v0x600002e8ca20_0, 0;
T_19.2 ;
    %load/vec4 v0x600002e8c510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %load/vec4 v0x600002e8c240_0;
    %assign/vec4 v0x600002e8c360_0, 0;
    %load/vec4 v0x600002e8c360_0;
    %assign/vec4 v0x600002e8c2d0_0, 0;
    %load/vec4 v0x600002e8c3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0x600002e8c6c0_0;
    %assign/vec4 v0x600002e8c7e0_0, 0;
    %jmp T_19.7;
T_19.6 ;
    %load/vec4 v0x600002e8c750_0;
    %load/vec4 v0x600002e8c6c0_0;
    %add;
    %assign/vec4 v0x600002e8c7e0_0, 0;
T_19.7 ;
T_19.4 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x14b67fb30;
T_20 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e8ddd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8df80_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8d8c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8d830_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e8dd40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x600002e8db00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0x600002e8def0_0;
    %assign/vec4 v0x600002e8df80_0, 0;
T_20.2 ;
    %load/vec4 v0x600002e8da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v0x600002e8d7a0_0;
    %assign/vec4 v0x600002e8d8c0_0, 0;
    %load/vec4 v0x600002e8d8c0_0;
    %assign/vec4 v0x600002e8d830_0, 0;
    %load/vec4 v0x600002e8d950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0x600002e8dc20_0;
    %assign/vec4 v0x600002e8dd40_0, 0;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0x600002e8dcb0_0;
    %load/vec4 v0x600002e8dc20_0;
    %add;
    %assign/vec4 v0x600002e8dd40_0, 0;
T_20.7 ;
T_20.4 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x14b67d4e0;
T_21 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e8f330_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8f4e0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8ee20_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e8ed90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e8f2a0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x600002e8f060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0x600002e8f450_0;
    %assign/vec4 v0x600002e8f4e0_0, 0;
T_21.2 ;
    %load/vec4 v0x600002e8efd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %load/vec4 v0x600002e8ed00_0;
    %assign/vec4 v0x600002e8ee20_0, 0;
    %load/vec4 v0x600002e8ee20_0;
    %assign/vec4 v0x600002e8ed90_0, 0;
    %load/vec4 v0x600002e8eeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.6, 8;
    %load/vec4 v0x600002e8f180_0;
    %assign/vec4 v0x600002e8f2a0_0, 0;
    %jmp T_21.7;
T_21.6 ;
    %load/vec4 v0x600002e8f210_0;
    %load/vec4 v0x600002e8f180_0;
    %add;
    %assign/vec4 v0x600002e8f2a0_0, 0;
T_21.7 ;
T_21.4 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x14b67ae90;
T_22 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e80900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e80ab0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e803f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e80360_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e80870_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x600002e80630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0x600002e80a20_0;
    %assign/vec4 v0x600002e80ab0_0, 0;
T_22.2 ;
    %load/vec4 v0x600002e805a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %load/vec4 v0x600002e802d0_0;
    %assign/vec4 v0x600002e803f0_0, 0;
    %load/vec4 v0x600002e803f0_0;
    %assign/vec4 v0x600002e80360_0, 0;
    %load/vec4 v0x600002e80480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.6, 8;
    %load/vec4 v0x600002e80750_0;
    %assign/vec4 v0x600002e80870_0, 0;
    %jmp T_22.7;
T_22.6 ;
    %load/vec4 v0x600002e807e0_0;
    %load/vec4 v0x600002e80750_0;
    %add;
    %assign/vec4 v0x600002e80870_0, 0;
T_22.7 ;
T_22.4 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x14b673ba0;
T_23 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e81e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e82010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e81950_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e818c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002e81dd0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x600002e81b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0x600002e81f80_0;
    %assign/vec4 v0x600002e82010_0, 0;
T_23.2 ;
    %load/vec4 v0x600002e81b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %load/vec4 v0x600002e81830_0;
    %assign/vec4 v0x600002e81950_0, 0;
    %load/vec4 v0x600002e81950_0;
    %assign/vec4 v0x600002e818c0_0, 0;
    %load/vec4 v0x600002e819e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.6, 8;
    %load/vec4 v0x600002e81cb0_0;
    %assign/vec4 v0x600002e81dd0_0, 0;
    %jmp T_23.7;
T_23.6 ;
    %load/vec4 v0x600002e81d40_0;
    %load/vec4 v0x600002e81cb0_0;
    %add;
    %assign/vec4 v0x600002e81dd0_0, 0;
T_23.7 ;
T_23.4 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x14b68a850;
T_24 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9c5a0_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x600002e9c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002e9c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c510, 0, 4;
    %load/vec4 v0x600002e9c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9c5a0_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x600002e84360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e843f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c510, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002e9c5a0_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x600002e9c5a0_0;
    %cmpi/s 6, 0, 32;
    %jmp/0xz T_24.7, 5;
    %load/vec4 v0x600002e9c5a0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002e9c510, 4;
    %ix/getv/s 3, v0x600002e9c5a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c510, 0, 4;
    %load/vec4 v0x600002e9c5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9c5a0_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
T_24.4 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x14b685bb0;
T_25 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9c6c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x600002e9c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002e9c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c630, 0, 4;
    %load/vec4 v0x600002e9c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9c6c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x600002e84360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e843f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c630, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002e9c6c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v0x600002e9c6c0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_25.7, 5;
    %load/vec4 v0x600002e9c6c0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002e9c630, 4;
    %ix/getv/s 3, v0x600002e9c6c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c630, 0, 4;
    %load/vec4 v0x600002e9c6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9c6c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
T_25.4 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x14b680f10;
T_26 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e9c7e0_0, 0, 32;
T_26.2 ;
    %load/vec4 v0x600002e9c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x600002e9c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c750, 0, 4;
    %load/vec4 v0x600002e9c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9c7e0_0, 0, 32;
    %jmp T_26.2;
T_26.3 ;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x600002e84360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e843f0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c750, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002e9c7e0_0, 0, 32;
T_26.6 ;
    %load/vec4 v0x600002e9c7e0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz T_26.7, 5;
    %load/vec4 v0x600002e9c7e0_0;
    %subi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v0x600002e9c750, 4;
    %ix/getv/s 3, v0x600002e9c7e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e9c750, 0, 4;
    %load/vec4 v0x600002e9c7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e9c7e0_0, 0, 32;
    %jmp T_26.6;
T_26.7 ;
T_26.4 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x14b66bcb0;
T_27 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e846c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002e84990_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002e84090_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x600002e84a20_0;
    %assign/vec4 v0x600002e84990_0, 0;
    %load/vec4 v0x600002e84120_0;
    %assign/vec4 v0x600002e84090_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x14b66bcb0;
T_28 ;
    %wait E_0x6000009e4b80;
    %load/vec4 v0x600002e84990_0;
    %store/vec4 v0x600002e84a20_0, 0, 3;
    %load/vec4 v0x600002e84090_0;
    %store/vec4 v0x600002e84120_0, 0, 16;
    %load/vec4 v0x600002e84990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_28.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_28.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_28.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_28.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_28.4, 6;
    %jmp T_28.5;
T_28.0 ;
    %load/vec4 v0x600002e84900_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.6, 8;
    %load/vec4 v0x600002e84bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_28.8, 8;
    %pushi/vec4 1, 0, 3;
    %jmp/1 T_28.9, 8;
T_28.8 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_28.9, 8;
 ; End of false expr.
    %blend;
T_28.9;
    %store/vec4 v0x600002e84a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e84120_0, 0, 16;
T_28.6 ;
    %jmp T_28.5;
T_28.1 ;
    %load/vec4 v0x600002e84bd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x600002e84a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e84120_0, 0, 16;
T_28.10 ;
    %jmp T_28.5;
T_28.2 ;
    %load/vec4 v0x600002e84090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002e84120_0, 0, 16;
    %load/vec4 v0x600002e83e70_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002e84090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.12, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x600002e84a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e84120_0, 0, 16;
T_28.12 ;
    %jmp T_28.5;
T_28.3 ;
    %load/vec4 v0x600002e84090_0;
    %addi 1, 0, 16;
    %store/vec4 v0x600002e84120_0, 0, 16;
    %load/vec4 v0x600002e842d0_0;
    %pad/u 32;
    %addi 4, 0, 32;
    %load/vec4 v0x600002e84090_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_28.14, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x600002e84a20_0, 0, 3;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x600002e84120_0, 0, 16;
T_28.14 ;
    %jmp T_28.5;
T_28.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x600002e84a20_0, 0, 3;
    %jmp T_28.5;
T_28.5 ;
    %pop/vec4 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x14b69c8a0;
T_29 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.0 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.1 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.3 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.11, 8;
T_29.10 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_29.11, 8;
 ; End of false expr.
    %blend;
T_29.11;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.4 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_29.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_29.13, 8;
T_29.12 ; End of true expr.
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_29.13, 8;
 ; End of false expr.
    %blend;
T_29.13;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.6 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_29.9;
T_29.9 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x14b69c8a0;
T_30 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x14b69ca10;
T_31 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_31.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_31.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_31.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_31.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_31.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_31.7, 6;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.0 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.1 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.2 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.3 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.11, 8;
T_31.10 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_31.11, 8;
 ; End of false expr.
    %blend;
T_31.11;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.4 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_31.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_31.13, 8;
T_31.12 ; End of true expr.
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_31.13, 8;
 ; End of false expr.
    %blend;
T_31.13;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.6 ;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_31.9;
T_31.9 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x14b69ca10;
T_32 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x14b69cb80;
T_33 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.0 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.1 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.3 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.11, 8;
T_33.10 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_33.11, 8;
 ; End of false expr.
    %blend;
T_33.11;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.4 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.6 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_33.9;
T_33.9 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x14b69cb80;
T_34 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0x14b69ccf0;
T_35 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_35.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_35.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_35.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_35.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_35.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_35.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_35.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_35.7, 6;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.1 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.2 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.3 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.11, 8;
T_35.10 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_35.11, 8;
 ; End of false expr.
    %blend;
T_35.11;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.4 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_35.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_35.13, 8;
T_35.12 ; End of true expr.
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_35.13, 8;
 ; End of false expr.
    %blend;
T_35.13;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.6 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_35.9;
T_35.9 ;
    %pop/vec4 1;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0x14b69ccf0;
T_36 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x14b69ce60;
T_37 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_37.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_37.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_37.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_37.7, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.0 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.1 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.2 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.3 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.11, 8;
T_37.10 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_37.11, 8;
 ; End of false expr.
    %blend;
T_37.11;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.4 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_37.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_37.13, 8;
T_37.12 ; End of true expr.
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_37.13, 8;
 ; End of false expr.
    %blend;
T_37.13;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.6 ;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_37.9;
T_37.9 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0x14b69ce60;
T_38 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_0x14b69cfd0;
T_39 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_39.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_39.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_39.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_39.7, 6;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.0 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.1 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.2 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.3 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.11, 8;
T_39.10 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_39.11, 8;
 ; End of false expr.
    %blend;
T_39.11;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.4 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_39.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_39.13, 8;
T_39.12 ; End of true expr.
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_39.13, 8;
 ; End of false expr.
    %blend;
T_39.13;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.6 ;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_39.9;
T_39.9 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0x14b69cfd0;
T_40 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 80, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x14b69d140;
T_41 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_41.7, 6;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.0 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.1 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.2 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.3 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.4 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.6 ;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_41.9;
T_41.9 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x14b69d140;
T_42 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x14b69d2b0;
T_43 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_43.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_43.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_43.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_43.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_43.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_43.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_43.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_43.7, 6;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.0 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.2 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.3 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.11, 8;
T_43.10 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_43.11, 8;
 ; End of false expr.
    %blend;
T_43.11;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.4 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_43.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_43.13, 8;
T_43.12 ; End of true expr.
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_43.13, 8;
 ; End of false expr.
    %blend;
T_43.13;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.6 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_43.9;
T_43.9 ;
    %pop/vec4 1;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_0x14b69d2b0;
T_44 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x14b69d420;
T_45 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_45.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_45.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_45.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_45.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_45.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_45.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_45.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_45.7, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.0 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.1 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.2 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.3 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.11, 8;
T_45.10 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_45.11, 8;
 ; End of false expr.
    %blend;
T_45.11;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.4 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_45.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_45.13, 8;
T_45.12 ; End of true expr.
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_45.13, 8;
 ; End of false expr.
    %blend;
T_45.13;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.6 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_45.9;
T_45.9 ;
    %pop/vec4 1;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0x14b69d420;
T_46 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0x14b69d590;
T_47 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_47.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_47.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_47.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_47.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_47.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_47.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_47.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_47.7, 6;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.0 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.1 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.2 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.3 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.11, 8;
T_47.10 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_47.11, 8;
 ; End of false expr.
    %blend;
T_47.11;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.4 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_47.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_47.13, 8;
T_47.12 ; End of true expr.
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_47.13, 8;
 ; End of false expr.
    %blend;
T_47.13;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.6 ;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_47.9;
T_47.9 ;
    %pop/vec4 1;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0x14b69d590;
T_48 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 144, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0x14b69d700;
T_49 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_49.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_49.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_49.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_49.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_49.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_49.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_49.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_49.7, 6;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.0 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.1 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.2 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.3 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.11, 8;
T_49.10 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_49.11, 8;
 ; End of false expr.
    %blend;
T_49.11;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.4 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_49.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_49.13, 8;
T_49.12 ; End of true expr.
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_49.13, 8;
 ; End of false expr.
    %blend;
T_49.13;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.6 ;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_49.9;
T_49.9 ;
    %pop/vec4 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x14b69d700;
T_50 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x14b69d870;
T_51 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_51.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_51.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_51.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_51.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_51.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_51.7, 6;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.0 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.1 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.3 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.11, 8;
T_51.10 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_51.11, 8;
 ; End of false expr.
    %blend;
T_51.11;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.4 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_51.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_51.13, 8;
T_51.12 ; End of true expr.
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_51.13, 8;
 ; End of false expr.
    %blend;
T_51.13;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.6 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_51.9;
T_51.9 ;
    %pop/vec4 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x14b69d870;
T_52 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 176, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x14b69d9e0;
T_53 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_53.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_53.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.0 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.1 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.2 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.3 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.11, 8;
T_53.10 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_53.11, 8;
 ; End of false expr.
    %blend;
T_53.11;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.4 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_53.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_53.13, 8;
T_53.12 ; End of true expr.
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_53.13, 8;
 ; End of false expr.
    %blend;
T_53.13;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.6 ;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_53.9;
T_53.9 ;
    %pop/vec4 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x14b69d9e0;
T_54 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x14b69db50;
T_55 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_55.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_55.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_55.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_55.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_55.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_55.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_55.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_55.7, 6;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.0 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.1 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.2 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.3 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.11, 8;
T_55.10 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_55.11, 8;
 ; End of false expr.
    %blend;
T_55.11;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.4 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_55.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_55.13, 8;
T_55.12 ; End of true expr.
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_55.13, 8;
 ; End of false expr.
    %blend;
T_55.13;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.6 ;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_55.9;
T_55.9 ;
    %pop/vec4 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x14b69db50;
T_56 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 208, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0x14b69dcc0;
T_57 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_57.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_57.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_57.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_57.7, 6;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.0 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.1 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.2 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.3 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.11, 8;
T_57.10 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_57.11, 8;
 ; End of false expr.
    %blend;
T_57.11;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.4 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_57.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_57.13, 8;
T_57.12 ; End of true expr.
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_57.13, 8;
 ; End of false expr.
    %blend;
T_57.13;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.6 ;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_57.9;
T_57.9 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x14b69dcc0;
T_58 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x14b69de30;
T_59 ;
    %wait E_0x6000009e7e40;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_59.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_59.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_59.2, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_59.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.0 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.1 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.2 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9200, 4;
    %mul;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.10, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.11, 8;
T_59.10 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_59.11, 8;
 ; End of false expr.
    %blend;
T_59.11;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.4 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %parti/s 1, 15, 5;
    %flag_set/vec4 8;
    %jmp/0 T_59.12, 8;
    %pushi/vec4 0, 0, 16;
    %jmp/1 T_59.13, 8;
T_59.12 ; End of true expr.
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %jmp/0 T_59.13, 8;
 ; End of false expr.
    %blend;
T_59.13;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.5 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.6 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.7 ;
    %load/vec4 v0x600002ef9050_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002ef9290, 4, 0;
    %jmp T_59.9;
T_59.9 ;
    %pop/vec4 1;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_0x14b69de30;
T_60 ;
    %wait E_0x6000009e7e00;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9290, 4;
    %ix/load 4, 240, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x600002ef8990_0, 4, 16;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x14b69c420;
T_61 ;
    %wait E_0x6000009e7d40;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ef90e0_0, 0, 32;
T_61.0 ;
    %load/vec4 v0x600002ef90e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_61.1, 5;
    %ix/getv/s 4, v0x600002ef90e0_0;
    %load/vec4a v0x600002ef9170, 4;
    %ix/getv/s 4, v0x600002ef90e0_0;
    %store/vec4a v0x600002ef9560, 4, 0;
    %load/vec4 v0x600002ef90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ef90e0_0, 0, 32;
    %jmp T_61.0;
T_61.1 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002ef9c20_0, 0, 32;
T_61.2 ;
    %load/vec4 v0x600002ef9c20_0;
    %cmpi/s 4, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_61.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002ef90e0_0, 0, 32;
T_61.4 ;
    %load/vec4 v0x600002ef90e0_0;
    %pushi/vec4 16, 0, 32;
    %load/vec4 v0x600002ef9c20_0;
    %ix/vec4 4;
    %shiftr 4;
    %cmp/s;
    %jmp/0xz T_61.5, 5;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_61.6, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_61.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_61.8, 6;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %load/vec4 v0x600002ef9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ef9560, 4, 0;
    %jmp T_61.10;
T_61.6 ;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %add;
    %load/vec4 v0x600002ef9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ef9560, 4, 0;
    %jmp T_61.10;
T_61.7 ;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.11, 8;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %jmp/1 T_61.12, 8;
T_61.11 ; End of true expr.
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %jmp/0 T_61.12, 8;
 ; End of false expr.
    %blend;
T_61.12;
    %load/vec4 v0x600002ef9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ef9560, 4, 0;
    %jmp T_61.10;
T_61.8 ;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_61.13, 8;
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %jmp/1 T_61.14, 8;
T_61.13 ; End of true expr.
    %load/vec4 v0x600002ef9c20_0;
    %subi 1, 0, 32;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %muli 2, 0, 32;
    %addi 1, 0, 32;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0x600002ef9560, 4;
    %jmp/0 T_61.14, 8;
 ; End of false expr.
    %blend;
T_61.14;
    %load/vec4 v0x600002ef9c20_0;
    %pad/s 37;
    %pad/s 41;
    %muli 16, 0, 41;
    %pad/s 42;
    %load/vec4 v0x600002ef90e0_0;
    %pad/s 42;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x600002ef9560, 4, 0;
    %jmp T_61.10;
T_61.10 ;
    %pop/vec4 1;
    %load/vec4 v0x600002ef90e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ef90e0_0, 0, 32;
    %jmp T_61.4;
T_61.5 ;
    %load/vec4 v0x600002ef9c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002ef9c20_0, 0, 32;
    %jmp T_61.2;
T_61.3 ;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002ef9560, 4;
    %store/vec4 v0x600002ef94d0_0, 0, 16;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x14b69c420;
T_62 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002ef95f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002ef8c60_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ef8f30_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002ef8900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ef9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ef98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ef8ea0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ef9dd0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002ef9ef0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002efa130_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002efa2e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ef9050_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002ef93b0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002ef8e10_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ef9b90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ef98c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ef8ea0_0, 0;
    %load/vec4 v0x600002ef9cb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_62.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_62.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_62.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_62.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_62.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_62.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_62.8, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.10;
T_62.2 ;
    %load/vec4 v0x600002ef8cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.11, 8;
    %load/vec4 v0x600002ef8ab0_0;
    %assign/vec4 v0x600002ef8c60_0, 0;
    %load/vec4 v0x600002ef9d40_0;
    %assign/vec4 v0x600002ef9dd0_0, 0;
    %load/vec4 v0x600002ef9e60_0;
    %assign/vec4 v0x600002ef9ef0_0, 0;
    %load/vec4 v0x600002efa010_0;
    %assign/vec4 v0x600002efa130_0, 0;
    %load/vec4 v0x600002efa1c0_0;
    %assign/vec4 v0x600002efa2e0_0, 0;
    %load/vec4 v0x600002ef8fc0_0;
    %assign/vec4 v0x600002ef9050_0, 0;
    %load/vec4 v0x600002ef9320_0;
    %assign/vec4 v0x600002ef93b0_0, 0;
    %load/vec4 v0x600002ef8d80_0;
    %assign/vec4 v0x600002ef8e10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
T_62.11 ;
    %jmp T_62.10;
T_62.3 ;
    %load/vec4 v0x600002ef8e10_0;
    %assign/vec4 v0x600002ef8f30_0, 0;
    %load/vec4 v0x600002ef93b0_0;
    %assign/vec4 v0x600002ef8900_0, 0;
    %load/vec4 v0x600002ef9dd0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_62.13, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_62.14, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_62.15, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_62.16, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_62.17, 6;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.19;
T_62.13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ef98c0_0, 0;
    %load/vec4 v0x600002ef93b0_0;
    %assign/vec4 v0x600002ef9710_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.19;
T_62.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ef9b90_0, 0;
    %load/vec4 v0x600002ef93b0_0;
    %assign/vec4 v0x600002ef9710_0, 0;
    %load/vec4 v0x600002efa0a0_0;
    %assign/vec4 v0x600002ef9a70_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.19;
T_62.15 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.19;
T_62.16 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.19;
T_62.17 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.19;
T_62.19 ;
    %pop/vec4 1;
    %jmp T_62.10;
T_62.4 ;
    %load/vec4 v0x600002ef8990_0;
    %load/vec4 v0x600002ef9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ef9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.10;
T_62.5 ;
    %load/vec4 v0x600002ef9950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.20, 8;
    %load/vec4 v0x600002ef9dd0_0;
    %cmpi/e 48, 0, 8;
    %jmp/0xz  T_62.22, 4;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.23;
T_62.22 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
T_62.23 ;
T_62.20 ;
    %jmp T_62.10;
T_62.6 ;
    %load/vec4 v0x600002ef97a0_0;
    %load/vec4 v0x600002ef9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ef9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.10;
T_62.7 ;
    %pushi/vec4 0, 0, 240;
    %load/vec4 v0x600002ef94d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x600002ef9ef0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002ef9f80, 0, 4;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.10;
T_62.8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ef8ea0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002ef9cb0_0, 0;
    %jmp T_62.10;
T_62.10 ;
    %pop/vec4 1;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x14b66c530;
T_63 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002e98cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002e98b40_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e98bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e98360_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e98c60_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e983f0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e987e0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e98ab0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002e98630_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002e986c0_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002e98900_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002e98990_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002e98480_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x600002e98e10_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002e99170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e99290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e98fc0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002ea7450_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x600002ea7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea7570_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea7180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7720_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7330_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x600002ea7cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e98510_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e99290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e98fc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002e98510_0, 0;
    %load/vec4 v0x600002e99320_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_63.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_63.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_63.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_63.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_63.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_63.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_63.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_63.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_63.10, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_63.11, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_63.12, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_63.13, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_63.14, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_63.15, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.17;
T_63.2 ;
    %load/vec4 v0x600002e982d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.18, 8;
    %load/vec4 v0x600002e993b0_0;
    %assign/vec4 v0x600002e98b40_0, 0;
    %load/vec4 v0x600002e985a0_0;
    %assign/vec4 v0x600002e98630_0, 0;
    %load/vec4 v0x600002e98870_0;
    %assign/vec4 v0x600002e98900_0, 0;
    %load/vec4 v0x600002e98000_0;
    %assign/vec4 v0x600002e98c60_0, 0;
    %load/vec4 v0x600002ea0630_0;
    %assign/vec4 v0x600002e983f0_0, 0;
    %load/vec4 v0x600002e98750_0;
    %assign/vec4 v0x600002e987e0_0, 0;
    %load/vec4 v0x600002e98a20_0;
    %assign/vec4 v0x600002e98ab0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.18 ;
    %jmp T_63.17;
T_63.3 ;
    %load/vec4 v0x600002e98630_0;
    %assign/vec4 v0x600002e986c0_0, 0;
    %load/vec4 v0x600002e98900_0;
    %assign/vec4 v0x600002e98990_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e98bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e98360_0, 0;
    %load/vec4 v0x600002e98b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.20, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.21, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.23;
T_63.20 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.23;
T_63.21 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.23;
T_63.23 ;
    %pop/vec4 1;
    %jmp T_63.17;
T_63.4 ;
    %load/vec4 v0x600002e986c0_0;
    %assign/vec4 v0x600002ea7060_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ea7330_0, 0;
    %load/vec4 v0x600002ea7210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.26, 9;
    %load/vec4 v0x600002ea7330_0;
    %and;
T_63.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7330_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ea7b10_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.24 ;
    %jmp T_63.17;
T_63.5 ;
    %load/vec4 v0x600002ea7ba0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.29, 9;
    %load/vec4 v0x600002ea7b10_0;
    %and;
T_63.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.27, 8;
    %load/vec4 v0x600002ea7960_0;
    %assign/vec4 v0x600002e98480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7b10_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.27 ;
    %jmp T_63.17;
T_63.6 ;
    %load/vec4 v0x600002e98990_0;
    %assign/vec4 v0x600002e98e10_0, 0;
    %load/vec4 v0x600002e98480_0;
    %assign/vec4 v0x600002e99170_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e99290_0, 0;
    %load/vec4 v0x600002e99050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.30, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.30 ;
    %jmp T_63.17;
T_63.7 ;
    %load/vec4 v0x600002e98990_0;
    %assign/vec4 v0x600002e98e10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e98fc0_0, 0;
    %load/vec4 v0x600002e99050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.32, 8;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.32 ;
    %jmp T_63.17;
T_63.8 ;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.17;
T_63.9 ;
    %load/vec4 v0x600002e98ea0_0;
    %assign/vec4 v0x600002e98480_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.17;
T_63.10 ;
    %load/vec4 v0x600002e986c0_0;
    %assign/vec4 v0x600002ea7450_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x600002ea7570_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ea7720_0, 0;
    %load/vec4 v0x600002ea7600_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.36, 9;
    %load/vec4 v0x600002ea7720_0;
    %and;
T_63.36;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.34, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7720_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.34 ;
    %jmp T_63.17;
T_63.11 ;
    %load/vec4 v0x600002e98480_0;
    %assign/vec4 v0x600002ea7cc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ea7de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002ea06c0_0, 0;
    %load/vec4 v0x600002ea7e70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_63.39, 9;
    %load/vec4 v0x600002ea06c0_0;
    %and;
T_63.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea06c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002ea7de0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.37 ;
    %jmp T_63.17;
T_63.12 ;
    %load/vec4 v0x600002ea78d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.40, 8;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
T_63.40 ;
    %jmp T_63.17;
T_63.13 ;
    %load/vec4 v0x600002e98360_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002e98360_0, 0;
    %load/vec4 v0x600002e986c0_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x600002e986c0_0, 0;
    %load/vec4 v0x600002e98990_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x600002e98990_0, 0;
    %load/vec4 v0x600002e983f0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002e98360_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.42, 5;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.43;
T_63.42 ;
    %load/vec4 v0x600002e98b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.45, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.47;
T_63.44 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.47;
T_63.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.47;
T_63.47 ;
    %pop/vec4 1;
T_63.43 ;
    %jmp T_63.17;
T_63.14 ;
    %load/vec4 v0x600002e98bd0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x600002e98bd0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x600002e98360_0, 0;
    %load/vec4 v0x600002e98c60_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x600002e98bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_63.48, 5;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.49;
T_63.48 ;
    %load/vec4 v0x600002e98630_0;
    %load/vec4 v0x600002e98bd0_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x600002e987e0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x600002e986c0_0, 0;
    %load/vec4 v0x600002e98900_0;
    %load/vec4 v0x600002e98bd0_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x600002e98ab0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x600002e98990_0, 0;
    %load/vec4 v0x600002e98b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_63.50, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_63.51, 6;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.53;
T_63.50 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.53;
T_63.51 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.53;
T_63.53 ;
    %pop/vec4 1;
T_63.49 ;
    %jmp T_63.17;
T_63.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002e98510_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x600002e99320_0, 0;
    %jmp T_63.17;
T_63.17 ;
    %pop/vec4 1;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x14b6a1780;
T_64 ;
    %wait E_0x6000009e7140;
    %load/vec4 v0x600002e850e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.0, 8;
    %load/vec4 v0x600002e85050_0;
    %load/vec4 v0x600002e84cf0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e84ea0, 0, 4;
T_64.0 ;
    %load/vec4 v0x600002e84fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.2, 8;
    %load/vec4 v0x600002e84cf0_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002e84ea0, 4;
    %assign/vec4 v0x600002e84f30_0, 0;
T_64.2 ;
    %jmp T_64;
    .thread T_64;
    .scope S_0x14b6a1780;
T_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e84e10_0, 0, 32;
T_65.0 ;
    %load/vec4 v0x600002e84e10_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_65.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002e84e10_0;
    %store/vec4a v0x600002e84ea0, 4, 0;
    %load/vec4 v0x600002e84e10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e84e10_0, 0, 32;
    %jmp T_65.0;
T_65.1 ;
    %end;
    .thread T_65;
    .scope S_0x14b6a1a60;
T_66 ;
    %wait E_0x6000009e7140;
    %load/vec4 v0x600002e855f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.0, 8;
    %load/vec4 v0x600002e85560_0;
    %load/vec4 v0x600002e85200_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e853b0, 0, 4;
T_66.0 ;
    %load/vec4 v0x600002e854d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_66.2, 8;
    %load/vec4 v0x600002e85200_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002e853b0, 4;
    %assign/vec4 v0x600002e85440_0, 0;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0x14b6a1a60;
T_67 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e85320_0, 0, 32;
T_67.0 ;
    %load/vec4 v0x600002e85320_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_67.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002e85320_0;
    %store/vec4a v0x600002e853b0, 4, 0;
    %load/vec4 v0x600002e85320_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e85320_0, 0, 32;
    %jmp T_67.0;
T_67.1 ;
    %end;
    .thread T_67;
    .scope S_0x14b69baf0;
T_68 ;
    %wait E_0x6000009e7140;
    %load/vec4 v0x600002e85b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %load/vec4 v0x600002e85a70_0;
    %load/vec4 v0x600002e85710_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e858c0, 0, 4;
T_68.0 ;
    %load/vec4 v0x600002e859e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v0x600002e85710_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002e858c0, 4;
    %assign/vec4 v0x600002e85950_0, 0;
T_68.2 ;
    %jmp T_68;
    .thread T_68;
    .scope S_0x14b69baf0;
T_69 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e85830_0, 0, 32;
T_69.0 ;
    %load/vec4 v0x600002e85830_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_69.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002e85830_0;
    %store/vec4a v0x600002e858c0, 4, 0;
    %load/vec4 v0x600002e85830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e85830_0, 0, 32;
    %jmp T_69.0;
T_69.1 ;
    %end;
    .thread T_69;
    .scope S_0x14b69bdd0;
T_70 ;
    %wait E_0x6000009e7140;
    %load/vec4 v0x600002e86010_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.0, 8;
    %load/vec4 v0x600002e85f80_0;
    %load/vec4 v0x600002e85c20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002e85dd0, 0, 4;
T_70.0 ;
    %load/vec4 v0x600002e85ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_70.2, 8;
    %load/vec4 v0x600002e85c20_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x600002e85dd0, 4;
    %assign/vec4 v0x600002e85e60_0, 0;
T_70.2 ;
    %jmp T_70;
    .thread T_70;
    .scope S_0x14b69bdd0;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e85d40_0, 0, 32;
T_71.0 ;
    %load/vec4 v0x600002e85d40_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_71.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002e85d40_0;
    %store/vec4a v0x600002e85dd0, 4, 0;
    %load/vec4 v0x600002e85d40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e85d40_0, 0, 32;
    %jmp T_71.0;
T_71.1 ;
    %end;
    .thread T_71;
    .scope S_0x14b66a670;
T_72 ;
    %wait E_0x6000009e7000;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e862e0_0, 0, 32;
T_72.0 ;
    %load/vec4 v0x600002e862e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_72.1, 5;
    %load/vec4 v0x600002e87960_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.2, 8;
    %load/vec4 v0x600002e866d0_0;
    %pad/u 32;
    %load/vec4 v0x600002e862e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.2;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87c30_0, 4, 1;
    %load/vec4 v0x600002e87450_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.3, 8;
    %load/vec4 v0x600002e86520_0;
    %pad/u 32;
    %load/vec4 v0x600002e862e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.3;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87b10_0, 4, 1;
    %load/vec4 v0x600002e87720_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_72.4, 8;
    %load/vec4 v0x600002e86640_0;
    %pad/u 32;
    %load/vec4 v0x600002e862e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.4;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87ba0_0, 4, 1;
    %load/vec4 v0x600002ef81b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.6, 8;
    %load/vec4 v0x600002ef8000_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.6;
    %flag_get/vec4 8;
    %jmp/0 T_72.5, 8;
    %load/vec4 v0x600002e86910_0;
    %pad/u 32;
    %load/vec4 v0x600002e862e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.5;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87cc0_0, 4, 1;
    %load/vec4 v0x600002e86f40_0;
    %flag_set/vec4 8;
    %jmp/1 T_72.8, 8;
    %load/vec4 v0x600002e86d90_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_72.8;
    %flag_get/vec4 8;
    %jmp/0 T_72.7, 8;
    %load/vec4 v0x600002e86400_0;
    %pad/u 32;
    %load/vec4 v0x600002e862e0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_72.7;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87a80_0, 4, 1;
    %load/vec4 v0x600002e862e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e862e0_0, 0, 32;
    %jmp T_72.0;
T_72.1 ;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0x14b66a670;
T_73 ;
    %wait E_0x6000009e6fc0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002e862e0_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x600002e862e0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_73.1, 5;
    %load/vec4 v0x600002e87c30_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87180_0, 4, 1;
    %load/vec4 v0x600002e87b10_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.2, 8;
    %load/vec4 v0x600002e87c30_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.2;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87060_0, 4, 1;
    %load/vec4 v0x600002e87ba0_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.4, 9;
    %load/vec4 v0x600002e87c30_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.4;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.3, 8;
    %load/vec4 v0x600002e87b10_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.3;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e870f0_0, 4, 1;
    %load/vec4 v0x600002e87cc0_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.7, 10;
    %load/vec4 v0x600002e87c30_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.6, 9;
    %load/vec4 v0x600002e87b10_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.6;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.5, 8;
    %load/vec4 v0x600002e87ba0_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.5;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e87210_0, 4, 1;
    %load/vec4 v0x600002e87a80_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_73.11, 11;
    %load/vec4 v0x600002e87c30_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.11;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_73.10, 10;
    %load/vec4 v0x600002e87b10_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.10;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_73.9, 9;
    %load/vec4 v0x600002e87ba0_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.9;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_73.8, 8;
    %load/vec4 v0x600002e87cc0_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %nor/r;
    %and;
T_73.8;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86fd0_0, 4, 1;
    %load/vec4 v0x600002e87180_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.12, 8;
    %load/vec4 v0x600002ef83f0_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86880_0, 4, 1;
    %jmp T_73.13;
T_73.12 ;
    %load/vec4 v0x600002e87060_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.14, 8;
    %load/vec4 v0x600002ef82d0_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86ac0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86880_0, 4, 1;
    %jmp T_73.15;
T_73.14 ;
    %load/vec4 v0x600002e870f0_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.16, 8;
    %load/vec4 v0x600002ef8360_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86370, 4, 0;
    %load/vec4 v0x600002e87690_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86a30, 4, 0;
    %pushi/vec4 1, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86880_0, 4, 1;
    %jmp T_73.17;
T_73.16 ;
    %load/vec4 v0x600002e87210_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.18, 8;
    %load/vec4 v0x600002ef8480_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86370, 4, 0;
    %load/vec4 v0x600002ef8120_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86a30, 4, 0;
    %load/vec4 v0x600002ef81b0_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86ac0_0, 4, 1;
    %load/vec4 v0x600002ef8000_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86880_0, 4, 1;
    %jmp T_73.19;
T_73.18 ;
    %load/vec4 v0x600002e86fd0_0;
    %load/vec4 v0x600002e862e0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.20, 8;
    %load/vec4 v0x600002ef8240_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86370, 4, 0;
    %load/vec4 v0x600002e86eb0_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86a30, 4, 0;
    %load/vec4 v0x600002e86f40_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86ac0_0, 4, 1;
    %load/vec4 v0x600002e86d90_0;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86880_0, 4, 1;
    %jmp T_73.21;
T_73.20 ;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86370, 4, 0;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4a v0x600002e86a30, 4, 0;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86ac0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/getv/s 4, v0x600002e862e0_0;
    %store/vec4 v0x600002e86880_0, 4, 1;
T_73.21 ;
T_73.19 ;
T_73.17 ;
T_73.15 ;
T_73.13 ;
    %load/vec4 v0x600002e862e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002e862e0_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x14b66a670;
T_74 ;
    %wait E_0x6000009e7140;
    %load/vec4 v0x600002e866d0_0;
    %assign/vec4 v0x600002e86760_0, 0;
    %load/vec4 v0x600002e86520_0;
    %assign/vec4 v0x600002e865b0_0, 0;
    %load/vec4 v0x600002e86910_0;
    %assign/vec4 v0x600002e869a0_0, 0;
    %load/vec4 v0x600002e86400_0;
    %assign/vec4 v0x600002e86490_0, 0;
    %jmp T_74;
    .thread T_74;
    .scope S_0x14b66a670;
T_75 ;
    %wait E_0x6000009e6f40;
    %load/vec4 v0x600002e86760_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002e867f0, 4;
    %store/vec4 v0x600002e878d0_0, 0, 256;
    %load/vec4 v0x600002e865b0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002e867f0, 4;
    %store/vec4 v0x600002e873c0_0, 0, 256;
    %load/vec4 v0x600002e869a0_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002e867f0, 4;
    %store/vec4 v0x600002e87f00_0, 0, 256;
    %load/vec4 v0x600002e86490_0;
    %pad/u 4;
    %ix/vec4 4;
    %load/vec4a v0x600002e867f0, 4;
    %store/vec4 v0x600002e86d00_0, 0, 256;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x14b6a97c0;
T_76 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002efe010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x600002efc360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efc3f0_0, 0;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x600002efc6c0_0;
    %assign/vec4 v0x600002efc3f0_0, 0;
    %load/vec4 v0x600002efc6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x600002efc5a0_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v0x600002efc2d0, 4;
    %assign/vec4 v0x600002efc360_0, 0;
T_76.2 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76;
    .scope S_0x14b6a97c0;
T_77 ;
    %wait E_0x6000009e7140;
    %load/vec4 v0x600002efdd40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_77.3, 10;
    %load/vec4 v0x600002efdcb0_0;
    %and;
T_77.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_77.2, 9;
    %load/vec4 v0x600002efdc20_0;
    %and;
T_77.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %load/vec4 v0x600002efdb90_0;
    %parti/s 128, 0, 2;
    %load/vec4 v0x600002efdb00_0;
    %parti/s 12, 0, 2;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x600002efc2d0, 0, 4;
T_77.0 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x14b6a97c0;
T_78 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002efe010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efebe0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x600002efeb50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efb0f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efb180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efd680_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x600002efb060_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v0x600002efd710_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002efebe0_0, 0;
    %load/vec4 v0x600002efce10_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x600002efeb50_0, 0;
    %load/vec4 v0x600002efd710_0;
    %pushi/vec4 2, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x600002efb0f0_0, 0;
    %load/vec4 v0x600002efb0f0_0;
    %assign/vec4 v0x600002efb180_0, 0;
    %load/vec4 v0x600002efd5f0_0;
    %assign/vec4 v0x600002efd680_0, 0;
    %load/vec4 v0x600002efcab0_0;
    %parti/s 32, 0, 2;
    %assign/vec4 v0x600002efb060_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_0x14b6a97c0;
T_79 ;
    %wait E_0x6000009e4280;
    %load/vec4 v0x600002efe010_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002efd710_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002efcea0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002efd3b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002efce10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efd5f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002efd440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efcf30_0, 0;
    %jmp T_79.1;
T_79.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efd5f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efcf30_0, 0;
    %load/vec4 v0x600002efe370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_79.5, 10;
    %load/vec4 v0x600002efd200_0;
    %and;
T_79.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_79.4, 9;
    %load/vec4 v0x600002efd710_0;
    %cmpi/e 2, 0, 3;
    %flag_get/vec4 4;
    %jmp/1 T_79.6, 4;
    %load/vec4 v0x600002efd710_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_79.6;
    %and;
T_79.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.2, 8;
    %load/vec4 v0x600002efd3b0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002efd3b0_0, 0;
T_79.2 ;
    %load/vec4 v0x600002efd710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_79.7, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_79.8, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_79.9, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_79.10, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_79.11, 6;
    %jmp T_79.12;
T_79.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002efd440_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002efd3b0_0, 0;
    %load/vec4 v0x600002efc870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x600002efd440_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x600002efce10_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x600002efd710_0, 0;
T_79.13 ;
    %jmp T_79.12;
T_79.8 ;
    %load/vec4 v0x600002efd9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.15, 8;
    %load/vec4 v0x600002efce10_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x600002efce10_0, 0;
    %load/vec4 v0x600002efce10_0;
    %pad/u 32;
    %cmpi/u 3, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.17, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002efd5f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x600002efcea0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x600002efd710_0, 0;
T_79.17 ;
T_79.15 ;
    %jmp T_79.12;
T_79.9 ;
    %load/vec4 v0x600002efcbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.19, 8;
    %load/vec4 v0x600002efcea0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x600002efcea0_0, 0;
T_79.19 ;
    %load/vec4 v0x600002efe250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_79.21, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x600002efd710_0, 0;
T_79.21 ;
    %jmp T_79.12;
T_79.10 ;
    %load/vec4 v0x600002efd3b0_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_79.23, 5;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x600002efd710_0, 0;
T_79.23 ;
    %jmp T_79.12;
T_79.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x600002efcf30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x600002efd710_0, 0;
    %jmp T_79.12;
T_79.12 ;
    %pop/vec4 1;
T_79.1 ;
    %jmp T_79;
    .thread T_79;
    .scope S_0x14b69b580;
T_80 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eff7b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ef0090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ef03f0_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002ef0480_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eff960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ef0120_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002effb10_0, 0, 256;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x600002effa80_0, 0, 20;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002effcc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002effba0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002effe70_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eff060_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002efee20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002eff690_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eff2a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eff4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002eff3c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x600002eff210_0, 0, 2;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x600002eff330_0, 0, 256;
    %end;
    .thread T_80, $init;
    .scope S_0x14b69b580;
T_81 ;
    %delay 5000, 0;
    %load/vec4 v0x600002eff7b0_0;
    %inv;
    %store/vec4 v0x600002eff7b0_0, 0, 1;
    %jmp T_81;
    .thread T_81;
    .scope S_0x14b69b580;
T_82 ;
    %vpi_call/w 3 83 "$display", "\000" {0 0 0};
    %vpi_call/w 3 84 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 85 "$display", "\342\225\221        E2E Inference Layer Test: Y = ReLU(X\303\227W + bias)        \342\225\221" {0 0 0};
    %vpi_call/w 3 86 "$display", "\342\225\221        Single Row: 4 inputs \342\206\222 4 outputs                      \342\225\221" {0 0 0};
    %vpi_call/w 3 87 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 88 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eff840_0, 0, 32;
    %vpi_call/w 3 95 "$display", "[SETUP] Initializing SRAM..." {0 0 0};
    %pushi/vec4 16843009, 0, 256;
    %store/vec4 v0x600002ef0000_0, 0, 256;
    %load/vec4 v0x600002ef0000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e84ea0, 4, 0;
    %load/vec4 v0x600002ef0000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e853b0, 4, 0;
    %load/vec4 v0x600002ef0000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e858c0, 4, 0;
    %load/vec4 v0x600002ef0000_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e85dd0, 4, 0;
    %vpi_call/w 3 103 "$display", "  X: 4\303\2274 matrix of 1s" {0 0 0};
    %pushi/vec4 1, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e84ea0, 4, 0;
    %pushi/vec4 256, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e853b0, 4, 0;
    %pushi/vec4 65536, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e858c0, 4, 0;
    %pushi/vec4 16777216, 0, 256;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e85dd0, 4, 0;
    %vpi_call/w 3 110 "$display", "  W: 4\303\2274 identity matrix" {0 0 0};
    %pushi/vec4 2147483648, 0, 191;
    %concati/vec4 4294967295, 0, 33;
    %concati/vec4 4294967294, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x600002e84ea0, 4, 0;
    %vpi_call/w 3 115 "$display", "  Bias: [-2, -1, 0, 1]" {0 0 0};
    %vpi_call/w 3 117 "$display", "  Expected: Z=[1,1,1,1] \342\206\222 Z+b=[-1,0,1,2] \342\206\222 ReLU=[0,0,1,2]" {0 0 0};
    %vpi_call/w 3 122 "$display", "\000" {0 0 0};
    %vpi_call/w 3 123 "$display", "[SETUP] Loading program..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2155876352, 0, 39;
    %concati/vec4 2147483648, 0, 36;
    %concati/vec4 2147516416, 0, 34;
    %concati/vec4 262144, 0, 19;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2149580800, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2348810240, 0, 38;
    %concati/vec4 2147483649, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2348941312, 0, 38;
    %concati/vec4 3221225473, 0, 40;
    %concati/vec4 0, 0, 50;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2151678080, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2214592512, 0, 38;
    %concati/vec4 2147483648, 0, 71;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2353004544, 0, 38;
    %concati/vec4 2147483648, 0, 39;
    %concati/vec4 2147483648, 0, 32;
    %concati/vec4 0, 0, 19;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 2151677952, 0, 37;
    %concati/vec4 0, 0, 91;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %ix/getv/s 4, v0x600002eff9f0_0;
    %store/vec4a v0x600002efc2d0, 4, 0;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %vpi_call/w 3 152 "$display", "  Program: %0d instructions", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 157 "$display", "\000" {0 0 0};
    %vpi_call/w 3 158 "$display", "[EXEC] Running inference..." {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ef0090_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ef0090_0, 0, 1;
    %delay 50000, 0;
    %wait E_0x6000009e3900;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x600002ef03f0_0, 0, 1;
    %wait E_0x6000009e7140;
    %wait E_0x6000009e7140;
    %wait E_0x6000009e3900;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x600002ef03f0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
T_82.0 ;
    %load/vec4 v0x600002eff9f0_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_82.1, 5;
    %wait E_0x6000009e7140;
    %load/vec4 v0x600002ef02d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %vpi_call/w 3 172 "$display", "  Completed in %0d cycles", v0x600002eff9f0_0 {0 0 0};
    %pushi/vec4 1000, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
T_82.2 ;
    %load/vec4 v0x600002eff9f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff9f0_0, 0, 32;
    %jmp T_82.0;
T_82.1 ;
    %load/vec4 v0x600002eff9f0_0;
    %cmpi/s 1000, 0, 32;
    %jmp/0xz  T_82.4, 5;
    %vpi_call/w 3 178 "$display", "  TIMEOUT!" {0 0 0};
    %load/vec4 v0x600002eff840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff840_0, 0, 32;
T_82.4 ;
    %delay 50000, 0;
    %vpi_call/w 3 187 "$display", "\000" {0 0 0};
    %vpi_call/w 3 188 "$display", "[VERIFY] Checking output..." {0 0 0};
    %vpi_call/w 3 191 "$display", "  Output Y (row 0): %h", &APV<v0x600002e84ea0, 16, 0, 128> {0 0 0};
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e84ea0, 4;
    %parti/s 32, 0, 2;
    %store/vec4 v0x600002efec70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eff8d0_0, 0, 32;
    %load/vec4 v0x600002efec70_0;
    %load/vec4 v0x600002eff8d0_0;
    %cmp/e;
    %jmp/0xz  T_82.6, 4;
    %vpi_call/w 3 197 "$display", "    PASS: Y[0] = %0d", v0x600002efec70_0 {0 0 0};
    %jmp T_82.7;
T_82.6 ;
    %vpi_call/w 3 198 "$display", "    FAIL: Y[0] = %0d, expected %0d", v0x600002efec70_0, v0x600002eff8d0_0 {0 0 0};
    %load/vec4 v0x600002eff840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff840_0, 0, 32;
T_82.7 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e84ea0, 4;
    %parti/s 32, 32, 7;
    %store/vec4 v0x600002efec70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x600002eff8d0_0, 0, 32;
    %load/vec4 v0x600002efec70_0;
    %load/vec4 v0x600002eff8d0_0;
    %cmp/e;
    %jmp/0xz  T_82.8, 4;
    %vpi_call/w 3 202 "$display", "    PASS: Y[1] = %0d", v0x600002efec70_0 {0 0 0};
    %jmp T_82.9;
T_82.8 ;
    %vpi_call/w 3 203 "$display", "    FAIL: Y[1] = %0d, expected %0d", v0x600002efec70_0, v0x600002eff8d0_0 {0 0 0};
    %load/vec4 v0x600002eff840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff840_0, 0, 32;
T_82.9 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e84ea0, 4;
    %parti/s 32, 64, 8;
    %store/vec4 v0x600002efec70_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x600002eff8d0_0, 0, 32;
    %load/vec4 v0x600002efec70_0;
    %load/vec4 v0x600002eff8d0_0;
    %cmp/e;
    %jmp/0xz  T_82.10, 4;
    %vpi_call/w 3 207 "$display", "    PASS: Y[2] = %0d", v0x600002efec70_0 {0 0 0};
    %jmp T_82.11;
T_82.10 ;
    %vpi_call/w 3 208 "$display", "    FAIL: Y[2] = %0d, expected %0d", v0x600002efec70_0, v0x600002eff8d0_0 {0 0 0};
    %load/vec4 v0x600002eff840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff840_0, 0, 32;
T_82.11 ;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x600002e84ea0, 4;
    %parti/s 32, 96, 8;
    %store/vec4 v0x600002efec70_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x600002eff8d0_0, 0, 32;
    %load/vec4 v0x600002efec70_0;
    %load/vec4 v0x600002eff8d0_0;
    %cmp/e;
    %jmp/0xz  T_82.12, 4;
    %vpi_call/w 3 212 "$display", "    PASS: Y[3] = %0d", v0x600002efec70_0 {0 0 0};
    %jmp T_82.13;
T_82.12 ;
    %vpi_call/w 3 213 "$display", "    FAIL: Y[3] = %0d, expected %0d", v0x600002efec70_0, v0x600002eff8d0_0 {0 0 0};
    %load/vec4 v0x600002eff840_0;
    %addi 1, 0, 32;
    %store/vec4 v0x600002eff840_0, 0, 32;
T_82.13 ;
    %vpi_call/w 3 218 "$display", "\000" {0 0 0};
    %vpi_call/w 3 219 "$display", "\342\225\224\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\227" {0 0 0};
    %vpi_call/w 3 220 "$display", "\342\225\221                    TEST SUMMARY                              \342\225\221" {0 0 0};
    %vpi_call/w 3 221 "$display", "\342\225\240\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\243" {0 0 0};
    %load/vec4 v0x600002eff840_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_82.14, 4;
    %vpi_call/w 3 223 "$display", "\342\225\221   PASSED: E2E inference layer (GEMM\342\206\222ADD\342\206\222ReLU)              \342\225\221" {0 0 0};
    %vpi_call/w 3 224 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 225 "$display", ">>> E2E INFERENCE TEST PASSED! <<<" {0 0 0};
    %jmp T_82.15;
T_82.14 ;
    %vpi_call/w 3 227 "$display", "\342\225\221   FAILED: %0d errors                                         \342\225\221", v0x600002eff840_0 {0 0 0};
    %vpi_call/w 3 228 "$display", "\342\225\232\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\220\342\225\235" {0 0 0};
    %vpi_call/w 3 229 "$display", ">>> E2E INFERENCE TEST FAILED <<<" {0 0 0};
T_82.15 ;
    %delay 100000, 0;
    %vpi_call/w 3 233 "$finish" {0 0 0};
    %end;
    .thread T_82;
    .scope S_0x14b69b580;
T_83 ;
    %delay 100000000, 0;
    %vpi_call/w 3 238 "$display", "GLOBAL TIMEOUT!" {0 0 0};
    %vpi_call/w 3 239 "$finish" {0 0 0};
    %end;
    .thread T_83;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_e2e_inference.v";
    "rtl/top/tensor_processing_cluster.v";
    "rtl/core/dma_engine.v";
    "rtl/control/local_cmd_processor.v";
    "rtl/core/systolic_array.v";
    "rtl/core/mac_pe.v";
    "rtl/memory/sram_subsystem.v";
    "rtl/core/vector_unit.v";
