// Seed: 741016139
macromodule module_0 (
    input wire id_0,
    input wire id_1,
    output supply1 id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5
);
  id_7(
      .id_0(id_3), .id_1(1 - 1'h0), .id_2(1), .id_3(1 - 1), .id_4(1)
  );
  wire id_8;
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    output wand id_2,
    input uwire id_3,
    input tri1 id_4,
    output supply1 id_5,
    output logic id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri id_9,
    input wor id_10,
    output tri0 id_11,
    output supply1 id_12,
    output wor id_13,
    input wor id_14,
    input supply1 id_15,
    output wire id_16,
    input wand id_17,
    input wor id_18
    , id_20
);
  assign id_12 = 1'b0 ? 1'h0 : (id_20) ? 1 >>> (id_14) : 1;
  module_0 modCall_1 (
      id_15,
      id_14,
      id_11,
      id_4,
      id_4,
      id_2
  );
  always_ff id_6 <= 1;
  wire id_21;
  wire id_22;
endmodule
