{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1458601113271 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.2 Build 209 09/17/2014 SJ Full Version " "Version 14.0.2 Build 209 09/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1458601113271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 19:58:33 2016 " "Processing started: Mon Mar 21 19:58:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1458601113271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1458601113271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Cache -c Cache " "Command: quartus_map --read_settings_files=on --write_settings_files=off Cache -c Cache" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1458601113271 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1458601113835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tagmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tagmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TagMemory-behav " "Found design unit 1: TagMemory-behav" {  } { { "TagMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/TagMemory.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116460 ""} { "Info" "ISGN_ENTITY_NAME" "1 TagMemory " "Found entity 1: TagMemory" {  } { { "TagMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/TagMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458601116460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp_lib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mp_lib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MP_lib " "Found design unit 1: MP_lib" {  } { { "MP_lib.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/MP_lib.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116516 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 MP_lib-body " "Found design unit 2: MP_lib-body" {  } { { "MP_lib.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/MP_lib.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458601116516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-behav " "Found design unit 1: DataMemory-behav" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116520 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458601116520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cachecontroller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cachecontroller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CacheController-behav " "Found design unit 1: CacheController-behav" {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116550 ""} { "Info" "ISGN_ENTITY_NAME" "1 CacheController " "Found entity 1: CacheController" {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458601116550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/MainMemory.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116553 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/MainMemory.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458601116553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cache-behav " "Found design unit 1: Cache-behav" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116555 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601116555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458601116555 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cache " "Elaborating entity \"Cache\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1458601117063 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done_cache Cache.vhd(20) " "VHDL Signal Declaration warning at Cache.vhd(20): used implicit default value for signal \"done_cache\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 20 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dataIn Cache.vhd(36) " "VHDL Signal Declaration warning at Cache.vhd(36): used implicit default value for signal \"dataIn\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "address_block_in Cache.vhd(41) " "VHDL Signal Declaration warning at Cache.vhd(41): used implicit default value for signal \"address_block_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_out_cpu Cache.vhd(156) " "VHDL Process Statement warning at Cache.vhd(156): signal \"data_out_cpu\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "controller_en Cache.vhd(69) " "VHDL Process Statement warning at Cache.vhd(69): inferring latch(es) for signal or variable \"controller_en\", which holds its previous value in one or more paths through the process" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_out Cache.vhd(69) " "VHDL Process Statement warning at Cache.vhd(69): inferring latch(es) for signal or variable \"data_out\", which holds its previous value in one or more paths through the process" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[0\] Cache.vhd(69) " "Inferred latch for \"data_out\[0\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[1\] Cache.vhd(69) " "Inferred latch for \"data_out\[1\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[2\] Cache.vhd(69) " "Inferred latch for \"data_out\[2\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[3\] Cache.vhd(69) " "Inferred latch for \"data_out\[3\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[4\] Cache.vhd(69) " "Inferred latch for \"data_out\[4\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[5\] Cache.vhd(69) " "Inferred latch for \"data_out\[5\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[6\] Cache.vhd(69) " "Inferred latch for \"data_out\[6\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[7\] Cache.vhd(69) " "Inferred latch for \"data_out\[7\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[8\] Cache.vhd(69) " "Inferred latch for \"data_out\[8\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117065 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[9\] Cache.vhd(69) " "Inferred latch for \"data_out\[9\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[10\] Cache.vhd(69) " "Inferred latch for \"data_out\[10\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[11\] Cache.vhd(69) " "Inferred latch for \"data_out\[11\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[12\] Cache.vhd(69) " "Inferred latch for \"data_out\[12\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[13\] Cache.vhd(69) " "Inferred latch for \"data_out\[13\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[14\] Cache.vhd(69) " "Inferred latch for \"data_out\[14\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_out\[15\] Cache.vhd(69) " "Inferred latch for \"data_out\[15\]\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "controller_en Cache.vhd(69) " "Inferred latch for \"controller_en\" at Cache.vhd(69)" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 69 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117066 "|Cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheController CacheController:Unit1 " "Elaborating entity \"CacheController\" for hierarchy \"CacheController:Unit1\"" {  } { { "Cache.vhd" "Unit1" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601117084 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "done_out CacheController.vhd(22) " "VHDL Signal Declaration warning at CacheController.vhd(22): used implicit default value for signal \"done_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458601117237 "|Cache|CacheController:Unit1"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "hit_out CacheController.vhd(23) " "VHDL Signal Declaration warning at CacheController.vhd(23): used implicit default value for signal \"hit_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1458601117251 "|Cache|CacheController:Unit1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blockReplaced CacheController.vhd(64) " "Verilog HDL or VHDL warning at CacheController.vhd(64): object \"blockReplaced\" assigned a value but never read" {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458601117255 "|Cache|CacheController:Unit1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "done CacheController.vhd(67) " "Verilog HDL or VHDL warning at CacheController.vhd(67): object \"done\" assigned a value but never read" {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1458601117255 "|Cache|CacheController:Unit1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TagMemory CacheController:Unit1\|TagMemory:unit1 " "Elaborating entity \"TagMemory\" for hierarchy \"CacheController:Unit1\|TagMemory:unit1\"" {  } { { "CacheController.vhd" "unit1" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601117922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory CacheController:Unit1\|DataMemory:unit2 " "Elaborating entity \"DataMemory\" for hierarchy \"CacheController:Unit1\|DataMemory:unit2\"" {  } { { "CacheController.vhd" "unit2" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601117923 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "blockReplaced DataMemory.vhd(38) " "VHDL Process Statement warning at DataMemory.vhd(38): inferring latch(es) for signal or variable \"blockReplaced\", which holds its previous value in one or more paths through the process" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1458601117933 "|Cache|CacheController:Unit1|DataMemory:unit2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "blockReplaced DataMemory.vhd(38) " "Inferred latch for \"blockReplaced\" at DataMemory.vhd(38)" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1458601117933 "|Cache|CacheController:Unit1|DataMemory:unit2"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "memory " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"memory\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Quartus II" 0 -1 1458601117933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MainMemory:Unit2 " "Elaborating entity \"MainMemory\" for hierarchy \"MainMemory:Unit2\"" {  } { { "Cache.vhd" "Unit2" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601117934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MainMemory:Unit2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MainMemory:Unit2\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "altsyncram_component" { Text "C:/Users/dorozco/Desktop/testCache/MainMemory.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainMemory:Unit2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MainMemory:Unit2\|altsyncram:altsyncram_component\"" {  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/MainMemory.vhd" 87 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458601118267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainMemory:Unit2\|altsyncram:altsyncram_component " "Instantiated megafunction \"MainMemory:Unit2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex " "Parameter \"init_file\" = \"../Project_Enhanced_System/SimpleCompArch_QII_14/m9k_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 64 " "Parameter \"width_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118304 ""}  } { { "MainMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/MainMemory.vhd" 87 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1458601118304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bv14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bv14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bv14 " "Found entity 1: altsyncram_bv14" {  } { { "db/altsyncram_bv14.tdf" "" { Text "C:/Users/dorozco/Desktop/testCache/db/altsyncram_bv14.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1458601118363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1458601118363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bv14 MainMemory:Unit2\|altsyncram:altsyncram_component\|altsyncram_bv14:auto_generated " "Elaborating entity \"altsyncram_bv14\" for hierarchy \"MainMemory:Unit2\|altsyncram:altsyncram_component\|altsyncram_bv14:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1458601118364 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CacheController:Unit1\|TagMemory:unit1\|hit " "Converted tri-state buffer \"CacheController:Unit1\|TagMemory:unit1\|hit\" feeding internal logic into a wire" {  } { { "TagMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/TagMemory.vhd" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1458601119549 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1458601119549 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|read_var CacheController:Unit1\|read_var~_emulated CacheController:Unit1\|read_var~1 " "Register \"CacheController:Unit1\|read_var\" is converted into an equivalent circuit using register \"CacheController:Unit1\|read_var~_emulated\" and latch \"CacheController:Unit1\|read_var~1\"" {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 95 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|read_var"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|write_var CacheController:Unit1\|write_var~_emulated CacheController:Unit1\|write_var~1 " "Register \"CacheController:Unit1\|write_var\" is converted into an equivalent circuit using register \"CacheController:Unit1\|write_var~_emulated\" and latch \"CacheController:Unit1\|write_var~1\"" {  } { { "CacheController.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/CacheController.vhd" 96 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|write_var"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[0\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[1\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[2\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[3\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[4\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[5\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[6\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[7\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[8\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][8]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[9\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][9]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[10\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][10]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[11\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][11]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[12\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][12]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[13\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][13]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[14\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][14]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[2\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[2][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[1\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[1][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[0\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[0][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[3\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[3][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[5\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[5][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[6\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[6][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[4\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[4][3][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[1\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][1][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[2\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][2][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[0\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][0][15]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\] CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~_emulated CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~1 " "Register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]\" is converted into an equivalent circuit using register \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~_emulated\" and latch \"CacheController:Unit1\|DataMemory:unit2\|memory\[7\]\[3\]\[15\]~1\"" {  } { { "DataMemory.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/DataMemory.vhd" 27 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1458601121907 "|Cache|CacheController:Unit1|DataMemory:unit2|memory[7][3][15]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1458601121907 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "done_cache GND " "Pin \"done_cache\" is stuck at GND" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458601122619 "|Cache|done_cache"} { "Warning" "WMLS_MLS_STUCK_PIN" "done_controller_d GND " "Pin \"done_controller_d\" is stuck at GND" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458601122619 "|Cache|done_controller_d"} { "Warning" "WMLS_MLS_STUCK_PIN" "done_check_d GND " "Pin \"done_check_d\" is stuck at GND" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1458601122619 "|Cache|done_check_d"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1458601122619 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1458601123068 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "21 " "21 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1458601127843 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1458601128539 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458601128539 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "cache_en " "No output dependent on input pin \"cache_en\"" {  } { { "Cache.vhd" "" { Text "C:/Users/dorozco/Desktop/testCache/Cache.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1458601128834 "|Cache|cache_en"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1458601128834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3485 " "Implemented 3485 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "33 " "Implemented 33 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1458601128835 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1458601128835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3359 " "Implemented 3359 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1458601128835 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1458601128835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1458601128835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 534 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 534 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "636 " "Peak virtual memory: 636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1458601128874 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 19:58:48 2016 " "Processing ended: Mon Mar 21 19:58:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1458601128874 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1458601128874 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1458601128874 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1458601128874 ""}
