// Seed: 3376751574
`define pp_5 0
module module_0 (
    input logic id_0,
    output logic id_1,
    output logic id_2,
    input id_3
    , id_5,
    output wire id_4
);
  assign id_4[1] = id_3;
  logic id_6, id_7, id_8, id_9;
  type_15(
      1'b0, 1
  );
endmodule
