Analysis & Synthesis report for Math
Tue Aug  8 07:49:41 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize
 12. Registers Protected by Synthesis
 13. Registers Removed During Synthesis
 14. Removed Registers Triggering Further Register Optimizations
 15. General Register Statistics
 16. Inverted Register Statistics
 17. Multiplexer Restructuring Statistics (Restructuring Performed)
 18. Source assignments for nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated
 19. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:cmd_demux
 20. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 21. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002
 22. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux:rsp_demux
 23. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 24. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_002
 25. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_003
 26. Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_004
 27. Source assignments for nios_design:inst|altera_reset_controller:rst_controller
 28. Source assignments for nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 29. Source assignments for nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 30. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0
 31. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram
 32. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i
 33. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator
 34. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 35. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 36. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator
 37. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 38. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator
 39. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator
 40. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator
 41. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_math_0_avm_m0_agent
 42. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 43. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 44. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent
 45. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 46. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo
 47. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 48. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 49. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 50. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent
 51. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor
 52. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo
 53. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent
 54. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 55. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo
 56. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent
 57. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 58. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
 59. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router:router|nios_design_mm_interconnect_0_router_default_decode:the_default_decode
 60. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001|nios_design_mm_interconnect_0_router_001_default_decode:the_default_decode
 61. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002|nios_design_mm_interconnect_0_router_002_default_decode:the_default_decode
 62. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_003:router_003|nios_design_mm_interconnect_0_router_003_default_decode:the_default_decode
 63. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_004:router_004|nios_design_mm_interconnect_0_router_004_default_decode:the_default_decode
 64. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_005|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode
 65. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_006|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode
 66. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_007|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode
 67. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
 68. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
 69. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
 70. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 71. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
 72. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 73. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
 74. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 75. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb
 76. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
 77. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
 78. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
 79. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
 80. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
 81. Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
 82. Parameter Settings for User Entity Instance: nios_design:inst|altera_reset_controller:rst_controller
 83. Parameter Settings for User Entity Instance: nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 84. Parameter Settings for User Entity Instance: nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 85. altsyncram Parameter Settings by Entity Instance
 86. Port Connectivity Checks: "nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
 87. Port Connectivity Checks: "nios_design:inst|altera_reset_controller:rst_controller"
 88. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 89. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 90. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 91. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
 92. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_005|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode"
 93. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_004:router_004|nios_design_mm_interconnect_0_router_004_default_decode:the_default_decode"
 94. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_003:router_003|nios_design_mm_interconnect_0_router_003_default_decode:the_default_decode"
 95. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002|nios_design_mm_interconnect_0_router_002_default_decode:the_default_decode"
 96. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001|nios_design_mm_interconnect_0_router_001_default_decode:the_default_decode"
 97. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router:router|nios_design_mm_interconnect_0_router_default_decode:the_default_decode"
 98. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
 99. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent"
100. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo"
101. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent"
102. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo"
103. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent"
104. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
105. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
106. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
107. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
108. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
109. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
110. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_math_0_avm_m0_agent"
111. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
112. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
113. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator"
114. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
115. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
116. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
117. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
118. Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator"
119. Port Connectivity Checks: "nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i"
120. Port Connectivity Checks: "nios_design:inst|nios_design_pll_0:pll_0"
121. Port Connectivity Checks: "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0"
122. Port Connectivity Checks: "nios_design:inst|custom_math:custom_math_0"
123. Post-Synthesis Netlist Statistics for Top Partition
124. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
125. Elapsed Time Per Partition
126. Analysis & Synthesis Messages
127. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Aug  8 07:49:41 2017       ;
; Quartus II 64-Bit Version       ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                   ; Math                                        ;
; Top-level Entity Name           ; Math                                        ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1816                                        ;
; Total pins                      ; 2                                           ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 1,673,920                                   ;
; Total DSP Blocks                ; 3                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; Math               ; Math               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
;     Processors 5-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                         ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                   ; Library     ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+
; Qsys/custom_math.v                                                                                       ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/custom_math.v                                                                                       ;             ;
; Qsys/nios_design/synthesis/nios_design.v                                                                 ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/nios_design.v                                                                 ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_reset_controller.v                                          ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_reset_controller.v                                          ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_reset_synchronizer.v                                        ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_reset_synchronizer.v                                        ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_irq_mapper.sv                                          ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v                                    ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v                  ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv                                        ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv                       ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv                       ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux.sv                           ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux_001.sv                     ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux.sv                         ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_002.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_002.sv                       ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv                       ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv                           ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_002.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_002.sv                     ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_001.sv                     ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux.sv                         ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_traffic_limiter.sv                                   ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v                                            ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv                        ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv                        ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv                        ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv                        ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv                        ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv                            ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv                                       ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_merlin_master_agent.sv                                      ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_master_agent.sv                                      ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_slave_translator.sv                                  ; nios_design ;
; Qsys/nios_design/synthesis/submodules/altera_merlin_master_translator.sv                                 ; yes             ; User SystemVerilog HDL File                  ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/altera_merlin_master_translator.sv                                 ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_timer_0.v                                              ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_sysid_qsys_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_sysid_qsys_0.v                                         ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v                                                ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v                                                ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v                                     ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v                                     ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.hex                                   ; yes             ; User Hexadecimal (Intel-Format) File         ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.hex                                   ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v                                         ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v                           ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v                           ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_test_bench.v                          ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_tck.v                     ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v                                     ; yes             ; Encrypted User Verilog HDL File              ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v                                     ; nios_design ;
; Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; nios_design ;
; Qsys/nios_design/synthesis/submodules/custom_math.v                                                      ; yes             ; User Verilog HDL File                        ; /home/chris/FPGA/Math/Qsys/nios_design/synthesis/submodules/custom_math.v                                                      ; nios_design ;
; Math.bdf                                                                                                 ; yes             ; User Block Diagram/Schematic File            ; /home/chris/FPGA/Math/Math.bdf                                                                                                 ;             ;
; altsyncram.tdf                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf                                                         ;             ;
; stratix_ram_block.inc                                                                                    ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                  ;             ;
; lpm_mux.inc                                                                                              ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc                                                            ;             ;
; lpm_decode.inc                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc                                                         ;             ;
; aglobal150.inc                                                                                           ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc                                                         ;             ;
; a_rdenreg.inc                                                                                            ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                          ;             ;
; altrom.inc                                                                                               ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altrom.inc                                                             ;             ;
; altram.inc                                                                                               ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altram.inc                                                             ;             ;
; altdpram.inc                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altdpram.inc                                                           ;             ;
; db/altsyncram_spj1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_spj1.tdf                                                                                   ;             ;
; db/altsyncram_rgj1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_rgj1.tdf                                                                                   ;             ;
; db/altsyncram_pdj1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_pdj1.tdf                                                                                   ;             ;
; db/altsyncram_voi1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_voi1.tdf                                                                                   ;             ;
; altera_mult_add.tdf                                                                                      ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add.tdf                                                    ;             ;
; db/altera_mult_add_37p2.v                                                                                ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altera_mult_add_37p2.v                                                                                ;             ;
; altera_mult_add_rtl.v                                                                                    ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                  ;             ;
; db/altsyncram_3pi1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_3pi1.tdf                                                                                   ;             ;
; db/altsyncram_4kl1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_4kl1.tdf                                                                                   ;             ;
; db/altsyncram_baj1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_baj1.tdf                                                                                   ;             ;
; altera_std_synchronizer.v                                                                                ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altera_std_synchronizer.v                                              ;             ;
; db/altsyncram_kg91.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_kg91.tdf                                                                                   ;             ;
; sld_virtual_jtag_basic.v                                                                                 ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                               ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                            ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                          ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                        ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                      ;             ;
; db/altsyncram_kpj1.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/altsyncram_kpj1.tdf                                                                                   ;             ;
; db/decode_cla.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/decode_cla.tdf                                                                                        ;             ;
; db/mux_9hb.tdf                                                                                           ; yes             ; Auto-Generated Megafunction                  ; /home/chris/FPGA/Math/db/mux_9hb.tdf                                                                                           ;             ;
; altera_pll.v                                                                                             ; yes             ; Megafunction                                 ; /home/chris/altera/15.0/quartus/libraries/megafunctions/altera_pll.v                                                           ;             ;
; sld_hub.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/15.0/quartus/libraries/megafunctions/sld_hub.vhd                                                            ; altera_sld  ;
; db/ip/sld4b378a6e/alt_sld_fab.v                                                                          ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/chris/FPGA/Math/db/ip/sld4b378a6e/alt_sld_fab.v                                                                          ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v                                                   ; yes             ; Encrypted Auto-Found Verilog HDL File        ; /home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v                                                   ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File            ; /home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                            ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                         ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                       ; yes             ; Encrypted Auto-Found VHDL File               ; /home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                       ; alt_sld_fab ;
; db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                         ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; /home/chris/FPGA/Math/db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                         ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/15.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                       ;             ;
; sld_rom_sr.vhd                                                                                           ; yes             ; Encrypted Megafunction                       ; /home/chris/altera/15.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                         ;             ;
+----------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1280                                                                            ;
;                                             ;                                                                                 ;
; Combinational ALUT usage for logic          ; 1897                                                                            ;
;     -- 7 input functions                    ; 51                                                                              ;
;     -- 6 input functions                    ; 405                                                                             ;
;     -- 5 input functions                    ; 452                                                                             ;
;     -- 4 input functions                    ; 338                                                                             ;
;     -- <=3 input functions                  ; 651                                                                             ;
;                                             ;                                                                                 ;
; Dedicated logic registers                   ; 1816                                                                            ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 2                                                                               ;
; Total MLAB memory bits                      ; 0                                                                               ;
; Total block memory bits                     ; 1673920                                                                         ;
;                                             ;                                                                                 ;
; Total DSP Blocks                            ; 3                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 2137                                                                            ;
; Total fan-out                               ; 22738                                                                           ;
; Average fan-out                             ; 5.45                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Library Name ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Math                                                                                                                   ; 1897 (78)         ; 1816 (0)     ; 1673920           ; 3          ; 2    ; 0            ; |Math                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work         ;
;    |nios_design:inst|                                                                                                   ; 1727 (0)          ; 1740 (0)     ; 1673920           ; 3          ; 0    ; 0            ; |Math|nios_design:inst                                                                                                                                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;       |altera_reset_controller:rst_controller|                                                                          ; 6 (5)             ; 16 (10)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                  ; nios_design  ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                               ; 1 (1)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                   ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                       ; nios_design  ;
;       |nios_design_mm_interconnect_0:mm_interconnect_0|                                                                 ; 283 (0)           ; 100 (0)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;          |altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|                                                    ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                            ; 8 (8)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; nios_design  ;
;          |altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|                                                     ; 7 (7)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                ; nios_design  ;
;          |altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|                                              ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                              ; 4 (4)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                         ; nios_design  ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                    ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                 ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                            ; nios_design  ;
;          |altera_merlin_slave_agent:onchip_memory2_0_s1_agent|                                                          ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                                                                     ; nios_design  ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                   ; 1 (1)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                              ; nios_design  ;
;          |altera_merlin_slave_translator:custom_math_0_avs_s0_translator|                                               ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator                                                                                                                                                                                                                                                                                                          ; nios_design  ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                       ; 1 (1)             ; 33 (33)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                                  ; nios_design  ;
;          |altera_merlin_slave_translator:onchip_memory2_0_s1_translator|                                                ; 1 (1)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                                                           ; nios_design  ;
;          |altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|                                         ; 8 (8)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                                                                    ; nios_design  ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                         ; 7 (7)             ; 5 (5)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                                    ; nios_design  ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|                                               ; 11 (11)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                                                          ; nios_design  ;
;          |altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|                                        ; 7 (7)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                    ; 12 (12)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002|                                                    ; 5 (5)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_mux:cmd_mux|                                                                ; 60 (56)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                                           ; nios_design  ;
;             |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                              ; nios_design  ;
;          |nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                        ; 53 (49)           ; 5 (3)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;             |altera_merlin_arbitrator:arb|                                                                              ; 4 (4)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                      ; nios_design  ;
;          |nios_design_mm_interconnect_0_router_001:router_001|                                                          ; 11 (11)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                                     ; nios_design  ;
;          |nios_design_mm_interconnect_0_router_002:router_002|                                                          ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                                                                     ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_demux:rsp_demux|                                                            ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                                                       ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                    ; 2 (2)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                               ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                        ; 34 (34)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|                                                        ; 33 (33)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;       |nios_design_nios2_gen2_0:nios2_gen2_0|                                                                           ; 1311 (0)          ; 1589 (0)     ; 62720             ; 3          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                                   ; nios_design  ;
;          |nios_design_nios2_gen2_0_cpu:cpu|                                                                             ; 1311 (1144)       ; 1589 (1256)  ; 62720             ; 3          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                                  ; nios_design  ;
;             |nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|                                  ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                                                         ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                               ; work         ;
;                   |altsyncram_pdj1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 512               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated                                                                                                                                                                                                                ; work         ;
;             |nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|                          ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_4kl1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 16384             ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated                                                                                                                                                                                                        ; work         ;
;             |nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|                            ; 0 (0)             ; 0 (0)        ; 640               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                                                                   ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 640               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_3pi1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 640               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated                                                                                                                                                                                                          ; work         ;
;             |nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|                      ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                                                             ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; work         ;
;                   |altsyncram_baj1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 256               ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated                                                                                                                                                                                                    ; work         ;
;             |nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|                          ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_spj1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 32768             ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated                                                                                                                                                                                                        ; work         ;
;             |nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|                            ; 0 (0)             ; 0 (0)        ; 1920              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                                                                   ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1920              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                         ; work         ;
;                   |altsyncram_rgj1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1920              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated                                                                                                                                                                                                          ; work         ;
;             |nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|                         ; 0 (0)             ; 64 (0)       ; 0                 ; 3          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell                                                                                                                                                                                                                                                                ; nios_design  ;
;                |altera_mult_add:the_altmult_add_p1|                                                                     ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                 ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0 (0)             ; 32 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                          ; 0 (0)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p2|                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; work         ;
;                |altera_mult_add:the_altmult_add_p3|                                                                     ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                             ; work         ;
;                   |altera_mult_add_37p2:auto_generated|                                                                 ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated                                                                                                                                                                                         ; work         ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                         ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                                ; work         ;
;                         |ama_multiplier_function:multiplier_block|                                                      ; 0 (0)             ; 16 (0)       ; 0                 ; 1          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                       ; work         ;
;                            |ama_register_function:multiplier_register_block_0|                                          ; 0 (0)             ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                     ; work         ;
;             |nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|                         ; 167 (5)           ; 269 (80)     ; 8192              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                                ; nios_design  ;
;                |nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|  ; 63 (0)            ; 96 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                          ; nios_design  ;
;                   |nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk| ; 6 (6)             ; 49 (45)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; nios_design  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3 ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; work         ;
;                   |nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|       ; 53 (53)           ; 47 (43)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck                                                            ; nios_design  ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer1|                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1       ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                             ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; work         ;
;                   |sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy|                                 ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy                                                                                      ; work         ;
;                |nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|        ; 11 (11)           ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                                ; nios_design  ;
;                |nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|          ; 2 (2)             ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                                  ; nios_design  ;
;                |nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|          ; 6 (6)             ; 8 (6)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                                  ; nios_design  ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                 ; 0 (0)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                              ; work         ;
;                |nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|                ; 80 (80)           ; 49 (49)      ; 8192              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                        ; nios_design  ;
;                   |nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; nios_design  ;
;                      |altsyncram:the_altsyncram|                                                                        ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; work         ;
;                         |altsyncram_kg91:auto_generated|                                                                ; 0 (0)             ; 0 (0)        ; 8192              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated                  ; work         ;
;             |nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                        ; work         ;
;             |nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|          ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                                 ; nios_design  ;
;                |altsyncram:the_altsyncram|                                                                              ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                       ; work         ;
;                   |altsyncram_voi1:auto_generated|                                                                      ; 0 (0)             ; 0 (0)        ; 1024              ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated                                                                                                                                                                                        ; work         ;
;       |nios_design_onchip_memory2_0:onchip_memory2_0|                                                                   ; 72 (1)            ; 3 (0)        ; 1611200           ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                           ; nios_design  ;
;          |altsyncram:the_altsyncram|                                                                                    ; 71 (0)            ; 3 (0)        ; 1611200           ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                 ; work         ;
;             |altsyncram_kpj1:auto_generated|                                                                            ; 71 (0)            ; 3 (3)        ; 1611200           ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated                                                                                                                                                                                                                                                                                                                  ; work         ;
;                |decode_cla:decode3|                                                                                     ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3                                                                                                                                                                                                                                                                                               ; work         ;
;                |mux_9hb:mux2|                                                                                           ; 64 (64)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|mux_9hb:mux2                                                                                                                                                                                                                                                                                                     ; work         ;
;       |nios_design_pll_0:pll_0|                                                                                         ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                                                                 ; nios_design  ;
;          |altera_pll:altera_pll_i|                                                                                      ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i                                                                                                                                                                                                                                                                                                                                                                         ; work         ;
;       |nios_design_timer_0:timer_0|                                                                                     ; 55 (55)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |Math|nios_design:inst|nios_design_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                             ; nios_design  ;
;    |sld_hub:auto_hub|                                                                                                   ; 92 (1)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                         ; altera_sld   ;
;       |alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|                     ; 91 (0)            ; 76 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                                                             ; alt_sld_fab  ;
;          |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                          ; 91 (1)            ; 76 (5)       ; 0                 ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                                                         ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                               ; 90 (0)            ; 71 (0)       ; 0                 ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                                                             ; alt_sld_fab  ;
;                |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                           ; 90 (56)           ; 71 (43)      ; 0                 ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                ; work         ;
;                   |sld_rom_sr:hub_info_reg|                                                                             ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                        ; work         ;
;                   |sld_shadow_jsm:shadow_jsm|                                                                           ; 19 (19)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                      ; altera_sld   ;
+-------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512     ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384   ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 64           ; 10           ; 64           ; 10           ; 640     ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256     ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 1024         ; 32           ; 1024         ; 32           ; 32768   ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; 128          ; 15           ; 128          ; 15           ; 1920    ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192    ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                             ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated|ALTSYNCRAM                                                                                                                                                                       ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024    ; None                             ;
; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                 ; AUTO ; Single Port      ; 50350        ; 32           ; --           ; --           ; 1611200 ; nios_design_onchip_memory2_0.hex ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+---------+----------------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Independent 18x18               ; 3           ;
; Total number of DSP blocks      ; 3           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 3           ;
+---------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                         ; IP Include File       ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric                                                                                                                                                                                                                                                                                      ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                                                                  ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                                                                                                        ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                                                                      ;                       ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                                                                                                        ;                       ;
; N/A    ; Qsys                            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst                                                                                                                                                                                                                                                                                                                                                                                  ; Qsys/nios_design.qsys ;
; Altera ; altera_irq_mapper               ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                                ; Qsys/nios_design.qsys ;
; Altera ; altera_mm_interconnect          ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                  ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                ; Qsys/nios_design.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                                ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_st_adapter        ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; error_adapter                   ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                        ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002                                                                                                                                                                                                                                                                        ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                    ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_002:cmd_mux_002                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_002:cmd_mux_003                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_002:cmd_mux_004                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_math_0_avm_m0_agent                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator                                                                                                                                                                                                                                                                  ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent                                                                                                                                                                                                                                                                             ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                        ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator                                                                                                                                                                                                                                                                   ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                        ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                                   ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                     ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                           ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_master_agent      ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                                 ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_traffic_limiter   ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_master_translator ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                       ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                         ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator                                                                                                                                                                                                                                                                    ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                      ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_003:router_003                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_004:router_004                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_006                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_router            ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_007                                                                                                                                                                                                                                                                              ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                                ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                        ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_002                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_003                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_004                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                    ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_multiplexer       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent                                                                                                                                                                                                                                                                       ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                  ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator                                                                                                                                                                                                                                                             ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_agent       ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                       ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                  ; Qsys/nios_design.qsys ;
; Altera ; altera_merlin_slave_translator  ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                             ; Qsys/nios_design.qsys ;
; Altera ; altera_nios2_gen2               ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                                  ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                          ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                            ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                      ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                          ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                            ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                          ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                          ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                         ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                         ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                           ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                         ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace|nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_design_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo|nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_im:the_nios_design_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                 ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                         ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_design_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                               ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                             ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                 ;                       ;
; Altera ; Nios II Processor (6AF7_00A2)   ; N/A     ; Apr 2009     ; Licensed     ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                       ;
; Altera ; altera_avalon_onchip_memory2    ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0                                                                                                                                                                                                                                                                                                                                    ; Qsys/nios_design.qsys ;
; Altera ; altera_pll                      ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_pll_0:pll_0                                                                                                                                                                                                                                                                                                                                                          ; Qsys/nios_design.qsys ;
; Altera ; altera_reset_controller         ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                           ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_sysid_qsys        ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_sysid_qsys_0:sysid_qsys_0                                                                                                                                                                                                                                                                                                                                            ; Qsys/nios_design.qsys ;
; Altera ; altera_avalon_timer             ; 15.0    ; N/A          ; N/A          ; |Math|nios_design:inst|nios_design_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                      ; Qsys/nios_design.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name       ; DRsize.101 ; DRsize.100 ; DRsize.011 ; DRsize.010 ; DRsize.001 ; DRsize.000                                                                                                                                                                                                                                                                                                                   ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DRsize.000 ; 0          ; 0          ; 0          ; 0          ; 0          ; 0                                                                                                                                                                                                                                                                                                                            ;
; DRsize.001 ; 0          ; 0          ; 0          ; 0          ; 1          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.010 ; 0          ; 0          ; 0          ; 1          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.011 ; 0          ; 0          ; 1          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.100 ; 0          ; 1          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
; DRsize.101 ; 1          ; 0          ; 0          ; 0          ; 0          ; 1                                                                                                                                                                                                                                                                                                                            ;
+------------+------------+------------+------------+------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]       ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1        ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                              ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                               ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                            ; Reason for Removal                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|locked[0..2]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[0..2,4,10,16..18,20..22,25,26,29,31]                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator|av_readdata_pre[0..31]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|av_chipselect_pre                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_math_0_avm_m0_agent|hold_waitrequest                                                                                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[2..15]                                                                                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_iw_corrupt                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_exc_crst_active                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_ipending_reg_irq7                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1..6,8..31]                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19..31]                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_im:the_nios_design_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_im:the_nios_design_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0..6]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2..15]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                              ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator|read_accepted                                                                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10]                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16]                                                                                                ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[0]                                                                                                                                                                                                                                   ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[1]                                                                                                                                                                                                                                   ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_channel[1]                                                                                                                                                                                                                                   ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter|last_dest_id[0]                                                                                                                                                                                                                                   ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                                             ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                             ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                    ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                                   ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                    ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                    ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                           ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                            ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                            ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                            ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][109]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][74]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[3,5..9,11..15,19,23,24,27,28]                                                                                                                                                                                                      ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[0..17]                                                                                                                                                                                                                                                                       ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                                                                                                                                       ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator|waitrequest_reset_override                                                                                                                                                                                                                               ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                       ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|waitrequest_reset_override                                                                                                                                                                                                                         ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                                                                                                                                         ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|clr_break_line                                                                                                                                                                                                                                                                                   ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_dest_id[2]                                                                                                                                                                                                                                          ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter|last_channel[4]                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                            ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                                                                           ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                    ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                                                                                   ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                    ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                    ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                                                                             ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][109]                                                                                                                                                                                                                                                             ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][74]                                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][75]                                                                                                                                                                                                                                                              ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                                                                                                                                  ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[1,5,6,8,9,11..18]                                                                                                                                                                                                                                                           ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                               ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                               ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                     ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                             ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                             ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                                                                                                                      ; Merged with nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                                                                                                                      ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                          ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                             ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize~4   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize~5   ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ; Lost fanout                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.011 ; Merged with nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.001 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                                                                                                                               ;
; Total Number of Removed Registers = 402                                                                                                                                                                                                                                                                                                                                                  ;                                                                                                                                                                                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                           ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                        ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                   ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                           ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[21],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[21]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[20],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[20]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[19],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[19]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                           ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                            ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                           ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][89]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][89],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ;                           ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse                                                                                                 ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break,                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                      ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                                                                                                                     ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                                                                                                                   ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                                                                                                                                ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                                                                                                                 ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_exc_crst                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_exc_crst_active,                                                                                                                                                                                                                                                                               ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_badaddr_reg_baddr[18]                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator|read_accepted,                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                                                                                                                                         ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                            ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                            ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                               ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][75]                                                                                                                                                                                                                                                  ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][68],                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3]                                                                                                                                                                                     ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                                                                                                                           ; Stuck at VCC              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                         ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                           ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize~3 ; Lost Fanouts              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|DRsize.101 ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto1                                                                                                     ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto1                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|E_xbrk_goto0                                                                                                     ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|M_xbrk_goto0                                                                                                       ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break                                                                                                       ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_oci_sync_hbreak_req                                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|locked[2]                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|saved_grant[0]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1                                                                                                       ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                                                                                                                                  ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                            ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                  ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                    ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                            ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                            ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                              ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][91]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][91]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][108]                                                                                                                                                                                                                                                 ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][108]                                                                                                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[0][90]                                                                                                                                                                                                                                                  ; Lost Fanouts              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo|mem[1][90]                                                                                                                                                                                                                                                    ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                                                                                                                                   ; Stuck at VCC              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[15]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[15]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[14]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[14]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[13]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[13]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[12]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[12]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[11]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[11]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[10]                                                                                                                                                                                                                                                                                                                              ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[9]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[8]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[7]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[7]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[6]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[6]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[5]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[4]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[4]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[3]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[3]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_timer_0:timer_0|readdata[2]                                                                                                                                                                                                                                                                                                                               ; Stuck at GND              ; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                 ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                    ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                                                                                                                          ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[2]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|W_cdsr_reg_status[1]                                                                                                                                                                                                                                                                           ; Stuck at GND              ; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_control_reg_rddata[1]                                                                                                                                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1816  ;
; Number of registers using Synchronous Clear  ; 249   ;
; Number of registers using Synchronous Load   ; 214   ;
; Number of registers using Asynchronous Clear ; 1483  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1345  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                              ; 2       ;
; nios_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                              ; 1       ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                              ; 25      ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                  ; 2       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_pipe_flush                                                                                                                                                                                     ; 8       ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                           ; 4       ;
; nios_design:inst|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                              ; 1       ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                           ; 1       ;
; nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                          ; 2       ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0] ; 2       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                            ; 1       ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                        ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[24]                                                                                                                                                                                                                        ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[21]                                                                                                                                                                                                                        ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[20]                                                                                                                                                                                                                        ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[16]                                                                                                                                                                                                                        ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[13]                                                                                                                                                                                                                        ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                        ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[7]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[6]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                         ; 2       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                              ; 1       ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                               ; 1       ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                ; 1       ;
; nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                ; 1       ;
; nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7] ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                            ; 1       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                 ; 3       ;
; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                 ; 3       ;
; Total number of inverted registers = 36                                                                                                                                                                                                                                                  ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_byteenable[0]                                                                                                                                                                                                                                                                              ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_address_tag_field[1]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_st_data[17]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[6]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_slow_inst_result[7]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_slow_inst_result[14]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_rot_mask[6]                                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_ap_cnt[2]                                                                                                                                                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                         ;
; 4:1                ; 19 bits   ; 38 LEs        ; 0 LEs                ; 38 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                         ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                         ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_writedata[19]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_rd_data_cnt[0]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dc_rd_addr_cnt[2]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[4]                                                                                                                                                                                                                                                                             ;
; 4:1                ; 14 bits   ; 28 LEs        ; 0 LEs                ; 28 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_inst_result[25]                                                                                                                                                                                                                                                                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[37] ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 13 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ;
; 5:1                ; 32 bits   ; 96 LEs        ; 0 LEs                ; 96 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]                                                                                            ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                                    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|M_mem_byte_en[2]                                                                                                                                                                                                                                                                             ;
; 5:1                ; 11 bits   ; 33 LEs        ; 0 LEs                ; 33 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[14]                                                                                                                                                                                                                                                                                   ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                                    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[3]                                                                                                                                                                                                                                                                        ;
; 5:1                ; 14 bits   ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_pipe_flush_waddr[7]                                                                                                                                                                                                                                                                        ;
; 6:1                ; 32 bits   ; 128 LEs       ; 64 LEs               ; 64 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                                   ;
; 6:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_src2[22]                                                                                                                                                                                                                                                                                   ;
; 7:1                ; 7 bits    ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001|src_channel                                                                                                                                                                                                                                                     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_dst_regnum                                                                                                                                                                                                                                                                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_data_rd_port_addr[5]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; No name available in netlist                                                                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[11]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[18]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|dc_data_wr_port_data[29]                                                                                                                                                                                                                                                                     ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_dst_regnum[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|E_logic_result[29]                                                                                                                                                                                                                                                                           ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[27]                                                                                                                                                                                                                                                                     ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|D_src2_reg[14]                                                                                                                                                                                                                                                                               ;
; 7:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|mux_9hb:mux2|l3_w20_n0_mux_dataout                                                                                                                                                                                                                           ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[0]                                                                                                                                                                                                                                                                      ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|A_wr_data_unfiltered[12]                                                                                                                                                                                                                                                                     ;
; 7:1                ; 10 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; No         ; |Math|nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|F_ic_tag_rd_addr_nxt[1]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                 ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                         ;
; 20:1               ; 4 bits    ; 52 LEs        ; 40 LEs               ; 12 LEs                 ; Yes        ; |Math|sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                               ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_002 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_003 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:rsp_demux_004 ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|altera_reset_controller:rst_controller ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0 ;
+----------------+----------------------------------+---------------------------------------------------------+
; Parameter Name ; Value                            ; Type                                                    ;
+----------------+----------------------------------+---------------------------------------------------------+
; INIT_FILE      ; nios_design_onchip_memory2_0.hex ; String                                                  ;
+----------------+----------------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
+------------------------------------+----------------------------------+---------------------------------------------------------------+
; Parameter Name                     ; Value                            ; Type                                                          ;
+------------------------------------+----------------------------------+---------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                                                       ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                                                ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                                                       ;
; OPERATION_MODE                     ; SINGLE_PORT                      ; Untyped                                                       ;
; WIDTH_A                            ; 32                               ; Signed Integer                                                ;
; WIDTHAD_A                          ; 16                               ; Signed Integer                                                ;
; NUMWORDS_A                         ; 50350                            ; Signed Integer                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                                                       ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                                                       ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                                                       ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                                                       ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                                                       ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                                                       ;
; WIDTH_B                            ; 1                                ; Untyped                                                       ;
; WIDTHAD_B                          ; 1                                ; Untyped                                                       ;
; NUMWORDS_B                         ; 1                                ; Untyped                                                       ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                                                       ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                                                       ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                                                       ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                                                       ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                                                       ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                                                       ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                                                       ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                       ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                                                       ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                                                       ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                                                       ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                                                       ;
; WIDTH_BYTEENA_A                    ; 4                                ; Signed Integer                                                ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                                                       ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                                                       ;
; BYTE_SIZE                          ; 8                                ; Signed Integer                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                       ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                                                       ;
; INIT_FILE                          ; nios_design_onchip_memory2_0.hex ; Untyped                                                       ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                                                       ;
; MAXIMUM_DEPTH                      ; 50350                            ; Signed Integer                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                           ; Untyped                                                       ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                           ; Untyped                                                       ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                                                       ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                                                       ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                                                       ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                                                       ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                                                       ;
; DEVICE_FAMILY                      ; Cyclone V                        ; Untyped                                                       ;
; CBXI_PARAMETER                     ; altsyncram_kpj1                  ; Untyped                                                       ;
+------------------------------------+----------------------------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+-----------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                          ;
+--------------------------------------+------------------------+-----------------------------------------------+
; reference_clock_frequency            ; 100.0 MHz              ; String                                        ;
; fractional_vco_multiplier            ; false                  ; String                                        ;
; pll_type                             ; General                ; String                                        ;
; pll_subtype                          ; General                ; String                                        ;
; number_of_clocks                     ; 1                      ; Signed Integer                                ;
; operation_mode                       ; direct                 ; String                                        ;
; deserialization_factor               ; 4                      ; Signed Integer                                ;
; data_rate                            ; 0                      ; Signed Integer                                ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                        ;
; phase_shift0                         ; 0 ps                   ; String                                        ;
; duty_cycle0                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency1              ; 0 MHz                  ; String                                        ;
; phase_shift1                         ; 0 ps                   ; String                                        ;
; duty_cycle1                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency2              ; 0 MHz                  ; String                                        ;
; phase_shift2                         ; 0 ps                   ; String                                        ;
; duty_cycle2                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency3              ; 0 MHz                  ; String                                        ;
; phase_shift3                         ; 0 ps                   ; String                                        ;
; duty_cycle3                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency4              ; 0 MHz                  ; String                                        ;
; phase_shift4                         ; 0 ps                   ; String                                        ;
; duty_cycle4                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency5              ; 0 MHz                  ; String                                        ;
; phase_shift5                         ; 0 ps                   ; String                                        ;
; duty_cycle5                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency6              ; 0 MHz                  ; String                                        ;
; phase_shift6                         ; 0 ps                   ; String                                        ;
; duty_cycle6                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency7              ; 0 MHz                  ; String                                        ;
; phase_shift7                         ; 0 ps                   ; String                                        ;
; duty_cycle7                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency8              ; 0 MHz                  ; String                                        ;
; phase_shift8                         ; 0 ps                   ; String                                        ;
; duty_cycle8                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency9              ; 0 MHz                  ; String                                        ;
; phase_shift9                         ; 0 ps                   ; String                                        ;
; duty_cycle9                          ; 50                     ; Signed Integer                                ;
; output_clock_frequency10             ; 0 MHz                  ; String                                        ;
; phase_shift10                        ; 0 ps                   ; String                                        ;
; duty_cycle10                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency11             ; 0 MHz                  ; String                                        ;
; phase_shift11                        ; 0 ps                   ; String                                        ;
; duty_cycle11                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency12             ; 0 MHz                  ; String                                        ;
; phase_shift12                        ; 0 ps                   ; String                                        ;
; duty_cycle12                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency13             ; 0 MHz                  ; String                                        ;
; phase_shift13                        ; 0 ps                   ; String                                        ;
; duty_cycle13                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency14             ; 0 MHz                  ; String                                        ;
; phase_shift14                        ; 0 ps                   ; String                                        ;
; duty_cycle14                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency15             ; 0 MHz                  ; String                                        ;
; phase_shift15                        ; 0 ps                   ; String                                        ;
; duty_cycle15                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency16             ; 0 MHz                  ; String                                        ;
; phase_shift16                        ; 0 ps                   ; String                                        ;
; duty_cycle16                         ; 50                     ; Signed Integer                                ;
; output_clock_frequency17             ; 0 MHz                  ; String                                        ;
; phase_shift17                        ; 0 ps                   ; String                                        ;
; duty_cycle17                         ; 50                     ; Signed Integer                                ;
; clock_name_0                         ;                        ; String                                        ;
; clock_name_1                         ;                        ; String                                        ;
; clock_name_2                         ;                        ; String                                        ;
; clock_name_3                         ;                        ; String                                        ;
; clock_name_4                         ;                        ; String                                        ;
; clock_name_5                         ;                        ; String                                        ;
; clock_name_6                         ;                        ; String                                        ;
; clock_name_7                         ;                        ; String                                        ;
; clock_name_8                         ;                        ; String                                        ;
; clock_name_global_0                  ; false                  ; String                                        ;
; clock_name_global_1                  ; false                  ; String                                        ;
; clock_name_global_2                  ; false                  ; String                                        ;
; clock_name_global_3                  ; false                  ; String                                        ;
; clock_name_global_4                  ; false                  ; String                                        ;
; clock_name_global_5                  ; false                  ; String                                        ;
; clock_name_global_6                  ; false                  ; String                                        ;
; clock_name_global_7                  ; false                  ; String                                        ;
; clock_name_global_8                  ; false                  ; String                                        ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; m_cnt_bypass_en                      ; false                  ; String                                        ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                ;
; n_cnt_bypass_en                      ; false                  ; String                                        ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                        ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en0                     ; false                  ; String                                        ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                        ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en1                     ; false                  ; String                                        ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                        ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en2                     ; false                  ; String                                        ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                        ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en3                     ; false                  ; String                                        ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                        ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en4                     ; false                  ; String                                        ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                        ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en5                     ; false                  ; String                                        ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                        ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en6                     ; false                  ; String                                        ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                        ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en7                     ; false                  ; String                                        ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                        ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en8                     ; false                  ; String                                        ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                        ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en9                     ; false                  ; String                                        ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                        ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en10                    ; false                  ; String                                        ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                        ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en11                    ; false                  ; String                                        ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                        ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en12                    ; false                  ; String                                        ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                        ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en13                    ; false                  ; String                                        ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                        ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en14                    ; false                  ; String                                        ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                        ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en15                    ; false                  ; String                                        ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                        ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en16                    ; false                  ; String                                        ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                        ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                ;
; c_cnt_bypass_en17                    ; false                  ; String                                        ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                        ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                        ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                ;
; pll_vco_div                          ; 1                      ; Signed Integer                                ;
; pll_slf_rst                          ; false                  ; String                                        ;
; pll_bw_sel                           ; low                    ; String                                        ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                        ;
; pll_cp_current                       ; 0                      ; Signed Integer                                ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                ;
; pll_fractional_division              ; 1                      ; Signed Integer                                ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                        ;
; mimic_fbclk_type                     ; gclk                   ; String                                        ;
; pll_fbclk_mux_1                      ; glb                    ; String                                        ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                        ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                        ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                ;
; refclk1_frequency                    ; 0 MHz                  ; String                                        ;
; pll_clkin_0_src                      ; clk_0                  ; String                                        ;
; pll_clkin_1_src                      ; clk_0                  ; String                                        ;
; pll_clk_loss_sw_en                   ; false                  ; String                                        ;
; pll_auto_clk_sw_en                   ; false                  ; String                                        ;
; pll_manu_clk_sw_en                   ; false                  ; String                                        ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                        ;
+--------------------------------------+------------------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                              ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                              ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                              ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                              ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                              ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                              ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                              ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                                     ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                     ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                     ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                     ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                     ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                     ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                     ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                     ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                     ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                     ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                     ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                     ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                                     ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                     ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 16    ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                              ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                              ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                              ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                              ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 4     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                            ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                            ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                            ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                            ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                            ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                            ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                            ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                            ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                            ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                            ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                            ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                            ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                            ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                            ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                            ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                            ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                            ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                            ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                            ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                            ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                            ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                            ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                            ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                            ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                            ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_math_0_avm_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                      ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                      ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                      ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                      ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                      ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                      ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                      ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                      ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                      ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                      ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                      ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                      ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                      ;
; ID                        ; 1     ; Signed Integer                                                                                                                      ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                      ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                      ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                      ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                      ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                      ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                      ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                      ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                      ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                      ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                      ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 88    ; Signed Integer                                                                                                                             ;
; PKT_QOS_L                 ; 88    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_H       ; 86    ; Signed Integer                                                                                                                             ;
; PKT_DATA_SIDEBAND_L       ; 86    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                                             ;
; PKT_CACHE_H               ; 102   ; Signed Integer                                                                                                                             ;
; PKT_CACHE_L               ; 99    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_H           ; 95    ; Signed Integer                                                                                                                             ;
; PKT_THREAD_ID_L           ; 95    ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 84    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 83    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                             ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                             ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                             ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                             ;
; ID                        ; 2     ; Signed Integer                                                                                                                             ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                             ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                             ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                             ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                             ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                             ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                         ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                         ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                  ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                    ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                    ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                    ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 87    ; Signed Integer                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                       ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                       ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                       ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                       ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                       ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                       ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                       ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_H           ; 79    ; Signed Integer                                                                                                       ;
; PKT_BURSTWRAP_L           ; 77    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_H          ; 98    ; Signed Integer                                                                                                       ;
; PKT_PROTECTION_L          ; 96    ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 104   ; Signed Integer                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 103   ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_H          ; 82    ; Signed Integer                                                                                                       ;
; PKT_BURST_SIZE_L          ; 80    ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 105   ; Signed Integer                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 107   ; Signed Integer                                                                                                       ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                       ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                       ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                       ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                       ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                       ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                       ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                       ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                       ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                       ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                       ;
; FIFO_DATA_W               ; 109   ; Signed Integer                                                                                                       ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                       ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                  ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                  ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                  ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                  ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                  ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                  ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                  ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                  ;
; DATA_WIDTH          ; 109   ; Signed Integer                                                                                                                  ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router:router|nios_design_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                      ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001|nios_design_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002|nios_design_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_003:router_003|nios_design_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_004:router_004|nios_design_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_005|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_006|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_007|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                  ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                           ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                           ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                           ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                           ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                           ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                           ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                           ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                           ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                           ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                           ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_H             ; 94    ; Signed Integer                                                                                                                                  ;
; PKT_DEST_ID_L             ; 92    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_H              ; 91    ; Signed Integer                                                                                                                                  ;
; PKT_SRC_ID_L              ; 89    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 76    ; Signed Integer                                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                                  ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                  ;
; ST_DATA_W                 ; 108   ; Signed Integer                                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                                  ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                  ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                  ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                  ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                                  ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                  ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                  ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                  ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                      ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3           ; Signed Integer                                                                                                                                            ;
; SCHEME         ; round-robin ; String                                                                                                                                                    ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                            ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                              ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                    ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                  ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                        ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                        ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                        ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                        ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                        ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                        ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                        ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                        ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                        ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                        ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                        ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                        ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                        ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                        ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                        ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                        ;
+-----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                     ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                    ;
+-------------------------------------------+------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                        ;
; Entity Instance                           ; nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                              ;
;     -- WIDTH_A                            ; 32                                                                                       ;
;     -- NUMWORDS_A                         ; 50350                                                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                             ;
;     -- WIDTH_B                            ; 1                                                                                        ;
;     -- NUMWORDS_B                         ; 1                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                ;
+-------------------------------------------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                         ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                          ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                     ;
+---------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                  ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..3] ; Input ; Info     ; Stuck at GND                                                                                                                                                             ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_005|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_004:router_004|nios_design_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_003:router_003|nios_design_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                        ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002|nios_design_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001|nios_design_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                            ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router:router|nios_design_mm_interconnect_0_router_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; default_src_channel    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                              ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                      ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                 ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                              ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_0_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                      ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                 ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                 ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:custom_math_0_avs_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:custom_math_0_avs_s0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                        ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                   ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                    ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_math_0_avm_m0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                              ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                         ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                    ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                             ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                        ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i"                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_pll_0:pll_0" ;
+--------+--------+----------+-----------------------------------------+
; Port   ; Type   ; Severity ; Details                                 ;
+--------+--------+----------+-----------------------------------------+
; locked ; Output ; Info     ; Explicitly unconnected                  ;
+--------+--------+----------+-----------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0" ;
+---------------------+--------+----------+------------------------------------------+
; Port                ; Type   ; Severity ; Details                                  ;
+---------------------+--------+----------+------------------------------------------+
; debug_reset_request ; Output ; Info     ; Explicitly unconnected                   ;
; dummy_ci_port       ; Output ; Info     ; Explicitly unconnected                   ;
+---------------------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios_design:inst|custom_math:custom_math_0"                                                                                                                                       ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; avs_s0_address ; Input  ; Warning  ; Input port expression (4 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "avs_s0_address[7..4]" will be connected to GND.                  ;
; avm_m0_address ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (32 bits) it drives.  The 24 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 1740                        ;
;     CLR               ; 301                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 4                           ;
;     ENA               ; 65                          ;
;     ENA CLR           ; 899                         ;
;     ENA CLR SCLR      ; 95                          ;
;     ENA CLR SCLR SLD  ; 57                          ;
;     ENA CLR SLD       ; 93                          ;
;     ENA SCLR          ; 61                          ;
;     ENA SCLR SLD      ; 19                          ;
;     ENA SLD           ; 9                           ;
;     SLD               ; 32                          ;
;     plain             ; 95                          ;
; arriav_lcell_comb     ; 1805                        ;
;     arith             ; 152                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 69                          ;
;         2 data inputs ; 50                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 1                           ;
;     extend            ; 48                          ;
;         7 data inputs ; 48                          ;
;     normal            ; 1605                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 14                          ;
;         2 data inputs ; 199                         ;
;         3 data inputs ; 244                         ;
;         4 data inputs ; 322                         ;
;         5 data inputs ; 431                         ;
;         6 data inputs ; 394                         ;
; arriav_mac            ; 3                           ;
; boundary_port         ; 29                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 443                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.62                        ;
+-----------------------+-----------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 76                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 17                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; arriav_lcell_comb     ; 92                                       ;
;     extend            ; 3                                        ;
;         7 data inputs ; 3                                        ;
;     normal            ; 89                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 19                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 15                                       ;
;         5 data inputs ; 21                                       ;
;         6 data inputs ; 11                                       ;
; boundary_port         ; 90                                       ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.52                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:04     ;
; sld_hub:auto_hub ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Tue Aug  8 07:49:14 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Math -c Math
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/custom_math.v
    Info (12023): Found entity 1: custom_math
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/nios_design.v
    Info (12023): Found entity 1: nios_design
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_irq_mapper.sv
    Info (12023): Found entity 1: nios_design_irq_mapper
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0.v
    Info (12023): Found entity 1: nios_design_mm_interconnect_0
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_avalon_st_adapter
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator
    Info (12023): Found entity 2: altera_merlin_arb_adder
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_002.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_rsp_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_rsp_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_rsp_mux
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_rsp_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_rsp_demux
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_002.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_cmd_mux_002
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_cmd_mux_001
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_cmd_mux
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_002.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_cmd_demux_002
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_cmd_demux_001
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_cmd_demux
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory
    Info (12023): Found entity 2: memory_pointer_controller
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_router_005_default_decode
    Info (12023): Found entity 2: nios_design_mm_interconnect_0_router_005
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_004.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_router_004_default_decode
    Info (12023): Found entity 2: nios_design_mm_interconnect_0_router_004
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_router_003_default_decode
    Info (12023): Found entity 2: nios_design_mm_interconnect_0_router_003
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_router_002_default_decode
    Info (12023): Found entity 2: nios_design_mm_interconnect_0_router_002
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_router_001_default_decode
    Info (12023): Found entity 2: nios_design_mm_interconnect_0_router_001
Info (12021): Found 2 design units, including 2 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios_design_mm_interconnect_0_router_default_decode
    Info (12023): Found entity 2: nios_design_mm_interconnect_0_router
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_timer_0.v
    Info (12023): Found entity 1: nios_design_timer_0
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_sysid_qsys_0.v
    Info (12023): Found entity 1: nios_design_sysid_qsys_0
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_pll_0.v
    Info (12023): Found entity 1: nios_design_pll_0
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_onchip_memory2_0.v
    Info (12023): Found entity 1: nios_design_onchip_memory2_0
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0.v
    Info (12023): Found entity 1: nios_design_nios2_gen2_0
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: nios_design_nios2_gen2_0_cpu_mult_cell
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: nios_design_nios2_gen2_0_cpu_test_bench
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios_design_nios2_gen2_0_cpu_debug_slave_tck
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios_design_nios2_gen2_0_cpu_debug_slave_sysclk
Info (12021): Found 27 design units, including 27 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: nios_design_nios2_gen2_0_cpu_ic_data_module
    Info (12023): Found entity 2: nios_design_nios2_gen2_0_cpu_ic_tag_module
    Info (12023): Found entity 3: nios_design_nios2_gen2_0_cpu_bht_module
    Info (12023): Found entity 4: nios_design_nios2_gen2_0_cpu_register_bank_a_module
    Info (12023): Found entity 5: nios_design_nios2_gen2_0_cpu_register_bank_b_module
    Info (12023): Found entity 6: nios_design_nios2_gen2_0_cpu_dc_tag_module
    Info (12023): Found entity 7: nios_design_nios2_gen2_0_cpu_dc_data_module
    Info (12023): Found entity 8: nios_design_nios2_gen2_0_cpu_dc_victim_module
    Info (12023): Found entity 9: nios_design_nios2_gen2_0_cpu_nios2_oci_debug
    Info (12023): Found entity 10: nios_design_nios2_gen2_0_cpu_nios2_oci_break
    Info (12023): Found entity 11: nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk
    Info (12023): Found entity 12: nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk
    Info (12023): Found entity 13: nios_design_nios2_gen2_0_cpu_nios2_oci_itrace
    Info (12023): Found entity 14: nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode
    Info (12023): Found entity 15: nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace
    Info (12023): Found entity 16: nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt
    Info (12023): Found entity 17: nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc
    Info (12023): Found entity 18: nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc
    Info (12023): Found entity 19: nios_design_nios2_gen2_0_cpu_nios2_oci_fifo
    Info (12023): Found entity 20: nios_design_nios2_gen2_0_cpu_nios2_oci_pib
    Info (12023): Found entity 21: nios_design_nios2_gen2_0_cpu_nios2_oci_im
    Info (12023): Found entity 22: nios_design_nios2_gen2_0_cpu_nios2_performance_monitors
    Info (12023): Found entity 23: nios_design_nios2_gen2_0_cpu_nios2_avalon_reg
    Info (12023): Found entity 24: nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module
    Info (12023): Found entity 25: nios_design_nios2_gen2_0_cpu_nios2_ocimem
    Info (12023): Found entity 26: nios_design_nios2_gen2_0_cpu_nios2_oci
    Info (12023): Found entity 27: nios_design_nios2_gen2_0_cpu
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/nios_design_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios_design_nios2_gen2_0_cpu_debug_slave_wrapper
Info (12021): Found 1 design units, including 1 entities, in source file Qsys/nios_design/synthesis/submodules/custom_math.v
    Info (12023): Found entity 1: custom_math
Info (12021): Found 1 design units, including 1 entities, in source file Math.bdf
    Info (12023): Found entity 1: Math
Info (12127): Elaborating entity "Math" for the top level hierarchy
Info (12128): Elaborating entity "nios_design" for hierarchy "nios_design:inst"
Info (12128): Elaborating entity "custom_math" for hierarchy "nios_design:inst|custom_math:custom_math_0"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_test_bench" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_test_bench:the_nios_design_nios2_gen2_0_cpu_test_bench"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_ic_data_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "numwords_b" = "1024"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "widthad_b" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_data_module:nios_design_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "128"
    Info (12134): Parameter "numwords_b" = "128"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "15"
    Info (12134): Parameter "width_b" = "15"
    Info (12134): Parameter "widthad_a" = "7"
    Info (12134): Parameter "widthad_b" = "7"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rgj1.tdf
    Info (12023): Found entity 1: altsyncram_rgj1
Info (12128): Elaborating entity "altsyncram_rgj1" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_ic_tag_module:nios_design_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_rgj1:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_bht_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_bht_module:nios_design_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_a_module:nios_design_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_register_bank_b_module:nios_design_nios2_gen2_0_cpu_register_bank_b"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_mult_cell" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell"
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "CYCLONEV"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated"
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter:
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "selected_device_family" = "Cyclone V"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_mult_cell:the_nios_design_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "10"
    Info (12134): Parameter "width_b" = "10"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3pi1.tdf
    Info (12023): Found entity 1: altsyncram_3pi1
Info (12128): Elaborating entity "altsyncram_3pi1" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_tag_module:nios_design_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_3pi1:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_dc_data_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_data_module:nios_design_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_dc_victim_module:nios_design_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_design_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter:
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_break:the_nios_design_nios2_gen2_0_cpu_nios2_oci_break"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_xbrk"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dbrk"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_design_nios2_gen2_0_cpu_nios2_oci_dtrace|nios_design_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_design_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo|nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_design_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo|nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_design_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_design_nios2_gen2_0_cpu_nios2_oci_pib"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_oci_im:the_nios_design_nios2_gen2_0_cpu_nios2_oci_im"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_design_nios2_gen2_0_cpu_nios2_avalon_reg"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kg91.tdf
    Info (12023): Found entity 1: altsyncram_kg91
Info (12128): Elaborating entity "altsyncram_kg91" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_nios2_ocimem:the_nios_design_nios2_gen2_0_cpu_nios2_ocimem|nios_design_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_design_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_kg91:auto_generated"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_tck:the_nios_design_nios2_gen2_0_cpu_debug_slave_tck"
Info (12128): Elaborating entity "nios_design_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|nios_design_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_design_nios2_gen2_0_cpu_debug_slave_sysclk"
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter:
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst"
Info (12131): Elaborated megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios_design:inst|nios_design_nios2_gen2_0:nios2_gen2_0|nios_design_nios2_gen2_0_cpu:cpu|nios_design_nios2_gen2_0_cpu_nios2_oci:the_nios_design_nios2_gen2_0_cpu_nios2_oci|nios_design_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_design_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios_design_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst"
Info (12128): Elaborating entity "nios_design_onchip_memory2_0" for hierarchy "nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0"
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram" with the following parameter:
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "nios_design_onchip_memory2_0.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "50350"
    Info (12134): Parameter "numwords_a" = "50350"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "16"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kpj1.tdf
    Info (12023): Found entity 1: altsyncram_kpj1
Info (12128): Elaborating entity "altsyncram_kpj1" for hierarchy "nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_cla.tdf
    Info (12023): Found entity 1: decode_cla
Info (12128): Elaborating entity "decode_cla" for hierarchy "nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|decode_cla:decode3"
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf
    Info (12023): Found entity 1: mux_9hb
Info (12128): Elaborating entity "mux_9hb" for hierarchy "nios_design:inst|nios_design_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_kpj1:auto_generated|mux_9hb:mux2"
Info (12128): Elaborating entity "nios_design_pll_0" for hierarchy "nios_design:inst|nios_design_pll_0:pll_0"
Info (12128): Elaborating entity "altera_pll" for hierarchy "nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i"
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i"
Info (12133): Instantiated megafunction "nios_design:inst|nios_design_pll_0:pll_0|altera_pll:altera_pll_i" with the following parameter:
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "nios_design_sysid_qsys_0" for hierarchy "nios_design:inst|nios_design_sysid_qsys_0:sysid_qsys_0"
Info (12128): Elaborating entity "nios_design_timer_0" for hierarchy "nios_design:inst|nios_design_timer_0:timer_0"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:custom_math_0_avm_m0_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:custom_math_0_avs_s0_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator"
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_0_s1_translator"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:custom_math_0_avm_m0_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent"
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor"
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router:router"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_default_decode" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router:router|nios_design_mm_interconnect_0_router_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_001" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_001_default_decode" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_001:router_001|nios_design_mm_interconnect_0_router_001_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_002" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_002_default_decode" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_002:router_002|nios_design_mm_interconnect_0_router_002_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_003" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_003:router_003"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_003_default_decode" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_003:router_003|nios_design_mm_interconnect_0_router_003_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_004" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_004:router_004"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_004_default_decode" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_004:router_004|nios_design_mm_interconnect_0_router_004_default_decode:the_default_decode"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_005" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_005"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_router_005_default_decode" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_router_005:router_005|nios_design_mm_interconnect_0_router_005_default_decode:the_default_decode"
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_cmd_demux" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux:cmd_demux"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_cmd_demux_001" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_001:cmd_demux_001"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_cmd_demux_002" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_demux_002:cmd_demux_002"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_cmd_mux" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_cmd_mux_001" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_cmd_mux_002" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_cmd_mux_002:cmd_mux_002"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_rsp_demux" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux:rsp_demux"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_rsp_demux_001" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_demux_001:rsp_demux_001"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_rsp_mux" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux:rsp_mux"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_rsp_mux_001" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_rsp_mux_002" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002"
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_rsp_mux_002:rsp_mux_002|altera_merlin_arbitrator:arb"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_avalon_st_adapter" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter"
Info (12128): Elaborating entity "nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nios_design:inst|nios_design_mm_interconnect_0:mm_interconnect_0|nios_design_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios_design_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0"
Info (12128): Elaborating entity "nios_design_irq_mapper" for hierarchy "nios_design:inst|nios_design_irq_mapper:irq_mapper"
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios_design:inst|altera_reset_controller:rst_controller"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1"
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios_design:inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
Warning (12020): Port "jdo" on the entity instantiation of "the_nios_design_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored.
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[31]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[30]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[29]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[28]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[27]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[26]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[25]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[24]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[23]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[22]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[21]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[20]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[19]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[18]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[17]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[16]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[15]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[14]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[13]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[12]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[11]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[10]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[9]" is missing source, defaulting to GND
    Warning (12110): Net "nios_design:inst|custom_math_0_avm_m0_address[8]" is missing source, defaulting to GND
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2017.08.08.07:49:30 Progress: Loading sld4b378a6e/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld4b378a6e/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 46 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file /home/chris/FPGA/Math/output_files/Math.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 14 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3399 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 5 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 2945 logic cells
    Info (21064): Implemented 443 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 3 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 27 warnings
    Info: Peak virtual memory: 1307 megabytes
    Info: Processing ended: Tue Aug  8 07:49:41 2017
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:51


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/chris/FPGA/Math/output_files/Math.map.smsg.


