Input Count   = 4
Output Count  = 5
Initial State = 0-0100001

* State Diagram *
(0)	0-0100001
 P  6	0-0101000
 N  1	1--100001	 0+ 2* 1*	|  4+

(1)	1--110001
 P  0	1--100001
 N  2	11-010001	 1^ 2* 3-	|  7+ 8-	|  4-
 N  5	10-010001	 1_ 2* 3-	|  6+ 8-	|  4-

(2)	1--000010
 P  1	11-010001
	11-010010
 P  4	11-010110
	11-010010
 N  3	1-1100010	 2+ 3+ 1*	|  5+ 6+

(3)	1-1101110
 P  2	1-1100010
 N  4	1-0101110	 2- 1*	|  4+ 5-

(4)	1-0110110
 P  3	1-0101110
 N  2	11-010110	 1^ 2* 3-	|  6-	|  4-
 N  5	10-010110	 1_ 2* 3-	|  7-	|  4-

(5)	1--000100
 P  1	10-010001
	10-010100
 P  4	10-010110
	10-010100
 N  6	--1100100	 0* 2+ 3+ 1*	|  5+ 6-

(6)	--1101000
 P  5	--1100100
 N  0	0-0101000	 0- 2- 1*	|  5- 8+


0 => 1
 4  0-1 I	0-0100001    1--100001
 4  1-1 O	1--100001    1--110001
 5  0-0 I	0-0100001    1--100001
 5  0-0 O	1--100001    1--110001
 6  0-0 I	0-0100001    1--100001
 6  0-0 O	1--100001    1--110001
 7  0-0 I	0-0100001    1--100001
 7  0-0 O	1--100001    1--110001
 8  1-1 I	0-0100001    1--100001
 8  1-1 O	1--100001    1--110001

   InitIO    	0-0100001   [0-0100001]
   After Cond	0-0100001   [0-0100001]
   After IB  	1--100001
   After EOB 	1--110001
   NextIO    	1--110001
 4 [ON]  0-1 O	1--1-0001
   [PRV]	1--100001   [101100001]
   [PRV]	1--100001   [111100001]
 8 [ON]  1-1 I	---100001
 8 [ON]  1-1 O	1--1-0001
 4 [OFF] 0-1 I	0--100001
 5 [OFF] 0-0 I	---100001
 5 [OFF] 0-0 O	1--1-0001
 6 [OFF] 0-0 I	---100001
 6 [OFF] 0-0 O	1--1-0001
 7 [OFF] 0-0 I	---100001
 7 [OFF] 0-0 O	1--1-0001

1 => 2
 4  1-1 I	11-110001    11-010001
 4  1-0 O	11-010001    11-010010
 4  0-0 L	11-010010    1--000010
 5  0-0 I	11-110001    11-010001
 5  0-0 O	11-010001    11-010010
 5  0-0 L	11-010010    1--000010
 6  0-0 I	11-110001    11-010001
 6  0-0 O	11-010001    11-010010
 6  0-0 L	11-010010    1--000010
 7  0-1 I	11-110001    11-010001
 7  1-1 O	11-010001    11-010010
 7  1-1 L	11-010010    1--000010
 8  1-0 I	11-110001    11-010001
 8  0-0 O	11-010001    11-010010
 8  0-0 L	11-010010    1--000010

   InitIO    	1--110001   [1-0110001]
   After Cond	11-110001   [110110001]
   After IB  	11-010001
   After EOB 	11-010010
   NextIO    	1--000010
 4 [ON]  1-0 I	11--10001
 4 [ON]  1-0 O	11-01000-
   [PRV]	11-01000-   [11001000-]
 4 [ON]  1-0 O	11-0100-1
   [PRV]	11-0100-1   [1100100-1]
 7 [ON]  0-1 O	11-0100--
   [PRV]	11-010001   [111010001]
 7 [ON]  0-1 L	1--0-0010
 4 [OFF] 1-0 L	1--0-0010
 5 [OFF] 0-0 I	11--10001
 5 [OFF] 0-0 O	11-0100--
 5 [OFF] 0-0 L	1--0-0010
 6 [OFF] 0-0 I	11--10001
 6 [OFF] 0-0 O	11-0100--
 6 [OFF] 0-0 L	1--0-0010
 8 [OFF] 1-0 O	11-0100--
 8 [OFF] 1-0 L	1--0-0010

1 => 5
 4  1-1 I	10-110001    10-010001
 4  1-0 O	10-010001    10-010100
 4  0-0 L	10-010100    1--000100
 5  0-0 I	10-110001    10-010001
 5  0-0 O	10-010001    10-010100
 5  0-0 L	10-010100    1--000100
 6  0-1 I	10-110001    10-010001
 6  1-1 O	10-010001    10-010100
 6  1-1 L	10-010100    1--000100
 7  0-0 I	10-110001    10-010001
 7  0-0 O	10-010001    10-010100
 7  0-0 L	10-010100    1--000100
 8  1-0 I	10-110001    10-010001
 8  0-0 O	10-010001    10-010100
 8  0-0 L	10-010100    1--000100

   InitIO    	1--110001   [1-0110001]
   After Cond	10-110001   [100110001]
   After IB  	10-010001
   After EOB 	10-010100
   NextIO    	1--000100
 4 [ON]  1-0 I	10--10001
 4 [ON]  1-0 O	10-01000-
   [PRV]	10-01000-   [10001000-]
 4 [ON]  1-0 O	10-010-01
   [PRV]	10-010-01   [100010-01]
 6 [ON]  0-1 O	10-010-0-
   [PRV]	10-010001   [101010001]
 6 [ON]  0-1 L	1--0-0100
 4 [OFF] 1-0 L	1--0-0100
 5 [OFF] 0-0 I	10--10001
 5 [OFF] 0-0 O	10-010-0-
 5 [OFF] 0-0 L	1--0-0100
 7 [OFF] 0-0 I	10--10001
 7 [OFF] 0-0 O	10-010-0-
 7 [OFF] 0-0 L	1--0-0100
 8 [OFF] 1-0 O	10-010-0-
 8 [OFF] 1-0 L	1--0-0100

2 => 3
 4  0-0 I	1--000010    1-1100010
 4  0-0 O	1-1100010    1-1101110
 5  0-1 I	1--000010    1-1100010
 5  1-1 O	1-1100010    1-1101110
 6  0-1 I	1--000010    1-1100010
 6  1-1 O	1-1100010    1-1101110
 7  1-1 I	1--000010    1-1100010
 7  1-1 O	1-1100010    1-1101110
 8  0-0 I	1--000010    1-1100010
 8  0-0 O	1-1100010    1-1101110

   InitIO    	1--000010   [110000010]
   After Cond	1--000010   [110000010]
   After IB  	1-1100010
   After EOB 	1-1101110
   NextIO    	1-1101110
 5 [ON]  0-1 O	1-110--10
   [PRV]	1-1100010   [101100010]
   [PRV]	1-1100010   [111100010]
 6 [ON]  0-1 O	1-110--10
   [PRV]	1-1100010   [101100010]
   [PRV]	1-1100010   [111100010]
 7 [ON]  1-1 I	1---00010
 7 [ON]  1-1 O	1-110--10
 4 [OFF] 0-0 I	1---00010
 4 [OFF] 0-0 O	1-110--10
 5 [OFF] 0-1 I	1-0-00010
 5 [OFF] 0-1 I	1--000010
 6 [OFF] 0-1 I	1-0-00010
 6 [OFF] 0-1 I	1--000010
 8 [OFF] 0-0 I	1---00010
 8 [OFF] 0-0 O	1-110--10

3 => 4
 4  0-1 I	1-1101110    1-0101110
 4  1-1 O	1-0101110    1-0110110
 5  1-0 I	1-1101110    1-0101110
 5  0-0 O	1-0101110    1-0110110
 6  1-1 I	1-1101110    1-0101110
 6  1-1 O	1-0101110    1-0110110
 7  1-1 I	1-1101110    1-0101110
 7  1-1 O	1-0101110    1-0110110
 8  0-0 I	1-1101110    1-0101110
 8  0-0 O	1-0101110    1-0110110

   InitIO    	1-1101110   [1-1101110]
   After Cond	1-1101110   [1-1101110]
   After IB  	1-0101110
   After EOB 	1-0110110
   NextIO    	1-0110110
 4 [ON]  0-1 O	1-01--110
   [PRV]	1-0101110   [100101110]
   [PRV]	1-0101110   [110101110]
 6 [ON]  1-1 I	1--101110
 6 [ON]  1-1 O	1-01--110
 7 [ON]  1-1 I	1--101110
 7 [ON]  1-1 O	1-01--110
 5 [OFF] 1-0 O	1-01--110
 8 [OFF] 0-0 I	1--101110
 8 [OFF] 0-0 O	1-01--110

4 => 2
 4  1-1 I	110110110    11-010110
 4  1-0 O	11-010110    11-010010
 4  0-0 L	11-010010    1--000010
 5  0-0 I	110110110    11-010110
 5  0-0 O	11-010110    11-010010
 5  0-0 L	11-010010    1--000010
 6  1-0 I	110110110    11-010110
 6  0-0 O	11-010110    11-010010
 6  0-0 L	11-010010    1--000010
 7  1-1 I	110110110    11-010110
 7  1-1 O	11-010110    11-010010
 7  1-1 L	11-010010    1--000010
 8  0-0 I	110110110    11-010110
 8  0-0 O	11-010110    11-010010
 8  0-0 L	11-010010    1--000010

   InitIO    	1-0110110   [1-0110110]
   After Cond	110110110   [110110110]
   After IB  	11-010110
   After EOB 	11-010010
   NextIO    	1--000010
 4 [ON]  1-0 I	11--10110
 6 [ON]  1-0 I	11-110110
   [PRV]	11-110110   [110110110]
 7 [ON]  1-1 I	11--10110
 7 [ON]  1-1 O	11-010-10
 7 [ON]  1-1 L	1--0-0010
 4 [OFF] 1-0 L	1--0-0010
 5 [OFF] 0-0 I	11--10110
 5 [OFF] 0-0 O	11-010-10
 5 [OFF] 0-0 L	1--0-0010
 6 [OFF] 1-0 O	11-010-10
 6 [OFF] 1-0 L	1--0-0010
 8 [OFF] 0-0 I	11--10110
 8 [OFF] 0-0 O	11-010-10
 8 [OFF] 0-0 L	1--0-0010

4 => 5
 4  1-1 I	100110110    10-010110
 4  1-0 O	10-010110    10-010100
 4  0-0 L	10-010100    1--000100
 5  0-0 I	100110110    10-010110
 5  0-0 O	10-010110    10-010100
 5  0-0 L	10-010100    1--000100
 6  1-1 I	100110110    10-010110
 6  1-1 O	10-010110    10-010100
 6  1-1 L	10-010100    1--000100
 7  1-0 I	100110110    10-010110
 7  0-0 O	10-010110    10-010100
 7  0-0 L	10-010100    1--000100
 8  0-0 I	100110110    10-010110
 8  0-0 O	10-010110    10-010100
 8  0-0 L	10-010100    1--000100

   InitIO    	1-0110110   [1-0110110]
   After Cond	100110110   [100110110]
   After IB  	10-010110
   After EOB 	10-010100
   NextIO    	1--000100
 4 [ON]  1-0 I	10--10110
 6 [ON]  1-1 I	10--10110
 6 [ON]  1-1 O	10-0101-0
 6 [ON]  1-1 L	1--0-0100
 7 [ON]  1-0 I	10-110110
   [PRV]	10-110110   [100110110]
 4 [OFF] 1-0 L	1--0-0100
 5 [OFF] 0-0 I	10--10110
 5 [OFF] 0-0 O	10-0101-0
 5 [OFF] 0-0 L	1--0-0100
 7 [OFF] 1-0 O	10-0101-0
 7 [OFF] 1-0 L	1--0-0100
 8 [OFF] 0-0 I	10--10110
 8 [OFF] 0-0 O	10-0101-0
 8 [OFF] 0-0 L	1--0-0100

5 => 6
 4  0-0 I	1--000100    --1100100
 4  0-0 O	--1100100    --1101000
 5  0-1 I	1--000100    --1100100
 5  1-1 O	--1100100    --1101000
 6  1-0 I	1--000100    --1100100
 6  0-0 O	--1100100    --1101000
 7  0-0 I	1--000100    --1100100
 7  0-0 O	--1100100    --1101000
 8  0-0 I	1--000100    --1100100
 8  0-0 O	--1100100    --1101000

   InitIO    	1--000100   [100000100]
   After Cond	1--000100   [100000100]
   After IB  	--1100100
   After EOB 	--1101000
   NextIO    	--1101000
 5 [ON]  0-1 O	--110--00
   [PRV]	--1100100   [001100100]
   [PRV]	--1100100   [011100100]
 6 [ON]  1-0 I	--0-00100
   [PRV]	--0-00100   [100000100]
   [PRV]	--0-00100   [110000100]
 6 [ON]  1-0 I	---000100
   [PRV]	---000100   [100000100]
   [PRV]	---000100   [110000100]
 4 [OFF] 0-0 I	----00100
 4 [OFF] 0-0 O	--110--00
 5 [OFF] 0-1 I	--0-00100
 5 [OFF] 0-1 I	---000100
 6 [OFF] 1-0 O	--110--00
 7 [OFF] 0-0 I	----00100
 7 [OFF] 0-0 O	--110--00
 8 [OFF] 0-0 I	----00100
 8 [OFF] 0-0 O	--110--00

6 => 0
 4  0-0 I	--1101000    0-0101000
 4  0-0 O	0-0101000    0-0100001
 5  1-0 I	--1101000    0-0101000
 5  0-0 O	0-0101000    0-0100001
 6  0-0 I	--1101000    0-0101000
 6  0-0 O	0-0101000    0-0100001
 7  0-0 I	--1101000    0-0101000
 7  0-0 O	0-0101000    0-0100001
 8  0-1 I	--1101000    0-0101000
 8  1-1 O	0-0101000    0-0100001

   InitIO    	--1101000   [1-1101000]
   After Cond	--1101000   [1-1101000]
   After IB  	0-0101000
   After EOB 	0-0100001
   NextIO    	0-0100001
 5 [ON]  1-0 I	1--101000
   [PRV]	1--101000   [101101000]
   [PRV]	1--101000   [111101000]
 5 [ON]  1-0 I	--1101000
   [PRV]	--1101000   [101101000]
   [PRV]	--1101000   [111101000]
 8 [ON]  0-1 O	0-010-00-
   [PRV]	0-0101000   [000101000]
   [PRV]	0-0101000   [010101000]
 4 [OFF] 0-0 I	---101000
 4 [OFF] 0-0 O	0-010-00-
 5 [OFF] 1-0 O	0-010-00-
 6 [OFF] 0-0 I	---101000
 6 [OFF] 0-0 O	0-010-00-
 7 [OFF] 0-0 I	---101000
 7 [OFF] 0-0 O	0-010-00-
 8 [OFF] 0-1 I	1--101000
 8 [OFF] 0-1 I	--1101000

* Inputs *
ok
cntgt1
frin
dackn
dreq
faout
zzz00
zzz01
zzz02

* Output <dreq> On-Set *
1--1-0001
11--10001
11-01000-
11-0100-1
10--10001
10-01000-
10-010-01
1-01--110
11--10110
10--10110

* Output <dreq> Off-Set *
0--100001
1--0-0010
1--0-0100
1---00010
1-110--10
1--0-0010
1--0-0100
----00100
--110--00
---101000
0-010-00-

* Output <faout> On-Set *
1-110--10
--110--00
1--101000
--1101000

* Output <faout> Off-Set *
---100001
1--1-0001
11--10001
11-0100--
1--0-0010
10--10001
10-010-0-
1--0-0100
1-0-00010
1--000010
1-01--110
11--10110
11-010-10
1--0-0010
10--10110
10-0101-0
1--0-0100
--0-00100
---000100
0-010-00-

* Output <zzz00> On-Set *
10-010-0-
1--0-0100
1-110--10
1--101110
1-01--110
11-110110
10--10110
10-0101-0
1--0-0100
--0-00100
---000100

* Output <zzz00> Off-Set *
---100001
1--1-0001
11--10001
11-0100--
1--0-0010
1-0-00010
1--000010
11-010-10
1--0-0010
--110--00
---101000
0-010-00-

* Output <zzz01> On-Set *
11-0100--
1--0-0010
1---00010
1-110--10
1--101110
1-01--110
11--10110
11-010-10
1--0-0010
10-110110

* Output <zzz01> Off-Set *
---100001
1--1-0001
10--10001
10-010-0-
1--0-0100
10-0101-0
1--0-0100
----00100
--110--00
---101000
0-010-00-

* Output <zzz02> On-Set *
---100001
1--1-0001
0-010-00-

* Output <zzz02> Off-Set *
11-0100--
1--0-0010
10-010-0-
1--0-0100
1---00010
1-110--10
1--101110
1-01--110
11--10110
11-010-10
1--0-0010
10--10110
10-0101-0
1--0-0100
----00100
--110--00
1--101000
--1101000

* Output <dreq> Rising-Set *
1--100001
1-0101110

* Output <dreq> Falling-Set *
11-010010
10-010100
11-010010
10-010100

* Output <faout> Rising-Set *
1-1100010
--1100100

* Output <faout> Falling-Set *
1-0101110
0-0101000

* Output <zzz00> Rising-Set *
10-010001
1-1100010

* Output <zzz00> Falling-Set *
11-010110
--1100100

* Output <zzz01> Rising-Set *
11-010001

* Output <zzz01> Falling-Set *
10-010110

* Output <zzz02> Rising-Set *
0-0101000

* Output <zzz02> Falling-Set *
11-010001
10-010001
